
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355956000                       # Number of ticks simulated
final_tick                               2263601622000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              221035666                       # Simulator instruction rate (inst/s)
host_op_rate                                221027540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              566057806                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757156                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                   138984608                       # Number of instructions simulated
sim_ops                                     138984608                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       596992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1154944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343772826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    586679252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94034094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234455944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308532515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677151109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3244625740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343772826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94034094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308532515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746339435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669419816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669419816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669419816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343772826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    586679252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94034094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234455944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308532515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677151109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4914045556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357384000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357548500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.316084                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.737983                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357384000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357548500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.107098                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529355                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577743                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357384000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357548500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.338252                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.760868                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577385                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444845                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.445973                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357330000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357494500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.480278                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.903252                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577026                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882624                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883751                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139134000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151416000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61863500     75.48%     75.48% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.52%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4883                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.523374                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69522                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4883                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.237559                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.676186                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.847187                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050149                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.853217                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903366                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129882                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129882                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30669                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30669                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25646                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25646                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56315                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56315                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56315                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56315                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2816                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2816                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61268                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61268                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61268                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61268                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084097                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084097                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076918                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076918                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080842                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080842                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080842                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080842                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2969                       # number of writebacks
system.cpu4.dcache.writebacks::total             2969                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290981                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.108064                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.893238                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.106762                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050573                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949427                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335959                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335959                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164315                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164315                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164315                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164315                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164315                       # number of overall hits
system.cpu4.icache.overall_hits::total         164315                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166758                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166758                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166758                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166758                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166758                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166758                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014650                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014650                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014650                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014650                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014650                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014650                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351252500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357690000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1896839000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.053757                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26450                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.846042                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.827189                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.226568                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189116                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699661                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888777                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79544                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79544                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22656                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22656                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35392                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35392                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35392                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35392                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1643                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1643                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2289                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2289                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2289                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2289                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1053                       # number of writebacks
system.cpu5.dcache.writebacks::total             1053                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.947670                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.052330                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384663                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615337                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552412500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562146500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1683383000     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.667187                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.443170                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.224017                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202037                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627391                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829428                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871709                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.649118                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.222591                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399705                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600044                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357339000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357503500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268335                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116826                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151509                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18988                       # number of replacements
system.l2.tags.tagsinuse                  4007.907632                       # Cycle average of tags in use
system.l2.tags.total_refs                       20877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.774596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.261334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.167797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.933906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.757208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.057092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.659171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.035523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.929816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430714                       # Number of tag accesses
system.l2.tags.data_accesses                   430714                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3992                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4504                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          820                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3244                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1277                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          820                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3244                       # number of overall hits
system.l2.overall_hits::total                    9334                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4151                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5489                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1912                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3263                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18050                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27384                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.168317                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509763                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549284                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718722                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.613936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659144                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718722                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.613936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659144                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9285                       # number of writebacks
system.l2.writebacks::total                      9285                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9640                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9285                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8638                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34893                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526793130                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524446791.322920                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346338.677080                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526793215                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524446876.278862                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346338.721137                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526793300                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524446961.234805                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346338.765195                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526793385                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524447046.190747                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346338.809252                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33980                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8137                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28373                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4589                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62353                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302138                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166646                       # Number of instructions committed
system.switch_cpus4.committedOps               166646                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160893                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17259                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160893                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221950                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113625                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62617                       # number of memory refs
system.switch_cpus4.num_load_insts              34184                       # Number of load instructions
system.switch_cpus4.num_store_insts             28433                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231325.838811                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70812.161189                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234370                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765630                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22730                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96697     57.99%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35137     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28713     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166758                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526793754                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648150205.409462                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878643548.590538                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194098                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805902                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527203245                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643883154.600167                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883320090.399833                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636888                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363112                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526793640                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524447301.058576                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346338.941424                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2692                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18786                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       214104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18988                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61558     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4818      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1727      2.29%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      1.82%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    685      0.91%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    707      0.94%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1622      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75273                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027004                       # Number of seconds simulated
sim_ticks                                 27004119000                       # Number of ticks simulated
final_tick                               2290962332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5489277                       # Simulator instruction rate (inst/s)
host_op_rate                                  5489274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              763373371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765508                       # Number of bytes of host memory used
host_seconds                                    35.37                       # Real time elapsed on the host
sim_insts                                   194181396                       # Number of instructions simulated
sim_ops                                     194181396                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       140096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       235456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        52288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       104640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       395840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1000896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1988160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       140096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        52288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       395840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        608704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1842624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1842624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        15639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5187949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      8719262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1936297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3874964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     14658505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     37064568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       613832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       680193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        18960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       317581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        21330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data        66360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        54510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       244111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        49770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       116130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73624324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5187949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1936297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     14658505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       613832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        18960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        21330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        54510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        49770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22541154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        68234924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68234924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        68234924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5187949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      8719262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1936297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3874964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     14658505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     37064568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       613832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       680193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        18960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       317581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        21330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data        66360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        54510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       244111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        49770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       116130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141859247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2070                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     649     38.00%     38.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    115      6.73%     44.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     27      1.58%     46.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     46.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    916     53.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1708                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      649     45.04%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     115      7.98%     53.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      27      1.87%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.07%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     649     45.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1441                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             26908226000     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8625000      0.03%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1323000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               85980500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27004319000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.708515                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.843677                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.85%      0.91% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.12%      1.03% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1404     85.14%     86.17% # number of callpals executed
system.cpu0.kern.callpal::rdps                     56      3.40%     89.57% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.06%     89.63% # number of callpals executed
system.cpu0.kern.callpal::rti                     161      9.76%     99.39% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.55%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1649                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              178                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.117978                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.207071                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65726000     50.88%     50.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            63465000     49.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5553                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          494.905762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             109159                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5553                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.657663                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   494.905762                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.966613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.966613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           336666                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          336666                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        61612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         61612                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1512                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1512                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1435                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1435                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       156554                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          156554                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       156554                       # number of overall hits
system.cpu0.dcache.overall_hits::total         156554                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3425                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2352                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2352                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          126                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           67                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5777                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5777                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        98367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        98367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        63964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        63964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       162331                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       162331                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       162331                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       162331                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034819                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036771                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036771                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044607                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044607                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035588                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3231                       # number of writebacks
system.cpu0.dcache.writebacks::total             3231                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3281                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             474216                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3281                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.533984                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.003320                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996568                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000006                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           964615                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          964615                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       477383                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         477383                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       477383                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          477383                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       477383                       # number of overall hits
system.cpu0.icache.overall_hits::total         477383                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3283                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3283                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3283                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3283                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3283                       # number of overall misses
system.cpu0.icache.overall_misses::total         3283                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       480666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       480666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       480666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       480666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       480666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       480666                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006830                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006830                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006830                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006830                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006830                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006830                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3281                       # number of writebacks
system.cpu0.icache.writebacks::total             3281                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1336                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     238     34.15%     34.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     27      3.87%     38.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.29%     38.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    430     61.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      238     47.32%     47.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      27      5.37%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.40%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     236     46.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  503                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             26263385500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1323000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22535000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         26287564500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.548837                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.721664                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      7.16%      7.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.50%      7.66% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  572     71.86%     79.52% # number of callpals executed
system.cpu1.kern.callpal::rdps                     57      7.16%     86.68% # number of callpals executed
system.cpu1.kern.callpal::rti                      96     12.06%     98.74% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.13%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   796                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 31                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.032258                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.618182                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67481000      5.29%      5.29% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8354000      0.66%      5.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1198875000     94.05%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2646                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          438.138281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              39030                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2646                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.750567                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     6.695589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   431.442691                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.013077                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.842662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.855739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           119865                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          119865                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        34636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          34636                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        19838                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         19838                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          512                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          512                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        54474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           54474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        54474                       # number of overall hits
system.cpu1.dcache.overall_hits::total          54474                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2067                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           26                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2885                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2885                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2885                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2885                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        36703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        36703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        20656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        20656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        57359                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        57359                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        57359                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        57359                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.056317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.056317                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.039601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039601                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.097002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.097002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.046429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.050297                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050297                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.050297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050297                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1301                       # number of writebacks
system.cpu1.dcache.writebacks::total             1301                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1968                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             152518                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1968                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            77.498984                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    38.190296                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   473.809704                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.074590                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.925410                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           398104                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          398104                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       196100                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         196100                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       196100                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          196100                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       196100                       # number of overall hits
system.cpu1.icache.overall_hits::total         196100                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1968                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1968                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1968                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1968                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1968                       # number of overall misses
system.cpu1.icache.overall_misses::total         1968                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       198068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       198068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       198068                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       198068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       198068                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       198068                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009936                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009936                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009936                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009936                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009936                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009936                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1968                       # number of writebacks
system.cpu1.icache.writebacks::total             1968                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     49305                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1144     35.37%     35.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     25      0.77%     36.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     27      0.83%     36.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2038     63.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3234                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1142     48.89%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      25      1.07%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      27      1.16%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1142     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2336                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             26994667000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1787500      0.01%     99.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1323000      0.00%     99.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              212363000      0.78%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27210140500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998252                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.560353                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.722325                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                        64     76.19%     76.19% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      7.14%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      1.19%     84.52% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      4.76%     89.29% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.19%     90.48% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.19%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::71                        3      3.57%     95.24% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.19%     96.43% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.19%     97.62% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.19%     98.81% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.19%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    84                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   73      0.15%      0.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2954      6.07%      6.24% # number of callpals executed
system.cpu2.kern.callpal::rdps                    170      0.35%      6.59% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      6.59% # number of callpals executed
system.cpu2.kern.callpal::rti                     228      0.47%      7.06% # number of callpals executed
system.cpu2.kern.callpal::callsys                  93      0.19%      7.25% # number of callpals executed
system.cpu2.kern.callpal::rdunique              45101     92.75%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48629                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              300                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                203                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                202                      
system.cpu2.kern.mode_good::user                  203                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.673333                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.805169                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1860265000      6.65%      6.65% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         26132296500     93.35%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      73                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            48745                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.487298                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15048839                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            48745                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           308.725798                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.204619                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   507.282678                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002353                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993139                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30247193                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30247193                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10487997                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10487997                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4537440                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4537440                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11772                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11772                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12182                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15025437                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15025437                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15025437                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15025437                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        24904                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24904                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        24060                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        24060                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          505                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          505                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           80                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        48964                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         48964                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        48964                       # number of overall misses
system.cpu2.dcache.overall_misses::total        48964                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10512901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10512901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4561500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4561500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15074401                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15074401                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15074401                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15074401                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.002369                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002369                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005275                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005275                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.041134                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041134                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006524                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006524                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003248                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003248                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003248                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003248                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        31354                       # number of writebacks
system.cpu2.dcache.writebacks::total            31354                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            44166                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53337355                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            44166                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1207.656455                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     2.911106                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.088894                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.005686                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.994314                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        107005478                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       107005478                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     53436490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53436490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     53436490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53436490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     53436490                       # number of overall hits
system.cpu2.icache.overall_hits::total       53436490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        44166                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        44166                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        44166                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         44166                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        44166                       # number of overall misses
system.cpu2.icache.overall_misses::total        44166                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     53480656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53480656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     53480656                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53480656                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     53480656                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53480656                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000826                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000826                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000826                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000826                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000826                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000826                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        44166                       # number of writebacks
system.cpu2.icache.writebacks::total            44166                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       543                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     132     27.44%     27.44% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     27      5.61%     33.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.42%     33.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    320     66.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 481                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      132     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      27      9.28%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.69%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     130     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  291                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             26267567000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1323000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               18259000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         26287479500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.406250                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.604990                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.59%      0.59% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  423     82.62%     83.20% # number of callpals executed
system.cpu3.kern.callpal::rdps                     57     11.13%     94.34% # number of callpals executed
system.cpu3.kern.callpal::rti                      29      5.66%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   512                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              690                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          409.544925                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              11643                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              690                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.873913                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   107.721345                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   301.823580                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.210393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.589499                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.799892                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            45060                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           45060                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        12824                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          12824                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         8090                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          8090                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          114                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          114                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          115                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        20914                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           20914                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        20914                       # number of overall hits
system.cpu3.dcache.overall_hits::total          20914                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          618                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          618                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          282                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          282                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           27                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           22                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          900                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           900                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          900                       # number of overall misses
system.cpu3.dcache.overall_misses::total          900                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        13442                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        13442                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         8372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         8372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        21814                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        21814                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        21814                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        21814                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.045975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045975                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.033684                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033684                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.191489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191489                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.160584                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.160584                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.041258                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.041258                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.041258                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.041258                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu3.dcache.writebacks::total              277                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1175                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              62675                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1175                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            53.340426                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    38.842837                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   473.157163                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.075865                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.924135                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           132495                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          132495                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        64485                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          64485                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        64485                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           64485                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        64485                       # number of overall hits
system.cpu3.icache.overall_hits::total          64485                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1175                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1175                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1175                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1175                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1175                       # number of overall misses
system.cpu3.icache.overall_misses::total         1175                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        65660                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        65660                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        65660                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        65660                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        65660                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        65660                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.017895                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.017895                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.017895                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.017895                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.017895                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.017895                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1175                       # number of writebacks
system.cpu3.icache.writebacks::total             1175                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       643                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     188     31.92%     31.92% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     27      4.58%     36.50% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.17%     36.67% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    373     63.33%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 589                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      188     46.65%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      27      6.70%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.25%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     187     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  403                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             26270283500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                1323000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               15666000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         26287437000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.501340                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.684211                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                  533     86.67%     86.67% # number of callpals executed
system.cpu4.kern.callpal::rdps                     54      8.78%     95.45% # number of callpals executed
system.cpu4.kern.callpal::rti                      28      4.55%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   615                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements              326                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          404.435163                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               3051                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              326                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             9.358896                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   404.435163                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.789912                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.789912                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            37809                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           37809                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        11735                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          11735                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data         6189                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          6189                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           88                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           76                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        17924                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           17924                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        17924                       # number of overall hits
system.cpu4.dcache.overall_hits::total          17924                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          430                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          430                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           83                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           23                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           28                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          513                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           513                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          513                       # number of overall misses
system.cpu4.dcache.overall_misses::total          513                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        12165                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        12165                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data         6272                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         6272                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        18437                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        18437                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        18437                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        18437                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.035347                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.035347                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.013233                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013233                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.207207                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.207207                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.027824                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.027824                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.027824                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.027824                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          111                       # number of writebacks
system.cpu4.dcache.writebacks::total              111                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              252                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              25365                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              252                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           100.654762                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.098064                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.901936                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000192                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999808                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           114384                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          114384                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst        56814                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          56814                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst        56814                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           56814                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst        56814                       # number of overall hits
system.cpu4.icache.overall_hits::total          56814                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst          252                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst          252                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           252                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst          252                       # number of overall misses
system.cpu4.icache.overall_misses::total          252                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst        57066                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        57066                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst        57066                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        57066                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst        57066                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        57066                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004416                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004416                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004416                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004416                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004416                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004416                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks          252                       # number of writebacks
system.cpu4.icache.writebacks::total              252                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       493                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     114     25.97%     25.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     27      6.15%     32.12% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.23%     32.35% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    297     67.65%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 439                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      114     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      27     10.59%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.39%     55.69% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     113     44.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  255                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             26271604000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                1323000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               14303000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         26287394500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.380471                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.580866                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  383     82.37%     82.37% # number of callpals executed
system.cpu5.kern.callpal::rdps                     54     11.61%     93.98% # number of callpals executed
system.cpu5.kern.callpal::rti                      28      6.02%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   465                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              289                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          445.901616                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               1383                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              289                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.785467                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   439.901616                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.859183                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.870902                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            32684                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           32684                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        10187                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          10187                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         5353                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          5353                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           67                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        15540                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           15540                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        15540                       # number of overall hits
system.cpu5.dcache.overall_hits::total          15540                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          356                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          356                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           49                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           32                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           16                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          405                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           405                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          405                       # number of overall misses
system.cpu5.dcache.overall_misses::total          405                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        10543                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        10543                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         5402                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         5402                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        15945                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        15945                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        15945                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        15945                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033766                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033766                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.009071                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.009071                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.323232                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.323232                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.173913                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.173913                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.025400                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.025400                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.025400                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.025400                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           57                       # number of writebacks
system.cpu5.dcache.writebacks::total               57                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              194                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               8208                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              194                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            42.309278                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.051172                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.948828                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.177834                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.822166                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            98672                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           98672                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        49045                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          49045                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        49045                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           49045                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        49045                       # number of overall hits
system.cpu5.icache.overall_hits::total          49045                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          194                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          194                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          194                       # number of overall misses
system.cpu5.icache.overall_misses::total          194                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        49239                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        49239                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        49239                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        49239                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        49239                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        49239                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003940                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003940                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003940                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003940                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003940                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003940                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          194                       # number of writebacks
system.cpu5.icache.writebacks::total              194                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       567                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     156     30.41%     30.41% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     27      5.26%     35.67% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.19%     35.87% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    329     64.13%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 513                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      156     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      27      7.96%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.29%     54.28% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     155     45.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  339                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             26270915500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                1323000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               14949000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         26287352000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.471125                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.660819                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  457     84.79%     84.79% # number of callpals executed
system.cpu6.kern.callpal::rdps                     54     10.02%     94.81% # number of callpals executed
system.cpu6.kern.callpal::rti                      28      5.19%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   539                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              180                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          442.524511                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1272                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              180                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             7.066667                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   442.524511                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.864306                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.864306                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            29255                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           29255                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data         8978                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           8978                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         4977                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          4977                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          101                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           81                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        13955                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           13955                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        13955                       # number of overall hits
system.cpu6.dcache.overall_hits::total          13955                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          259                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           47                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           14                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          306                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           306                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          306                       # number of overall misses
system.cpu6.dcache.overall_misses::total          306                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data         9237                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         9237                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         5024                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         5024                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        14261                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        14261                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        14261                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        14261                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028039                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028039                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.009355                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.009355                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.121739                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.121739                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.221154                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.221154                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.021457                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.021457                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.021457                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.021457                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu6.dcache.writebacks::total               53                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              199                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              25055                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              199                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           125.904523                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            83929                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           83929                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        41666                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          41666                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        41666                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           41666                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        41666                       # number of overall hits
system.cpu6.icache.overall_hits::total          41666                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          199                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          199                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          199                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           199                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          199                       # number of overall misses
system.cpu6.icache.overall_misses::total          199                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        41865                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        41865                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        41865                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        41865                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        41865                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        41865                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.004753                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004753                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.004753                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004753                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.004753                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004753                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          199                       # number of writebacks
system.cpu6.icache.writebacks::total              199                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       503                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     117     26.06%     26.06% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     27      6.01%     32.07% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.45%     32.52% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    303     67.48%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 449                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      27     10.27%     54.75% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.76%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     117     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             26271269500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                1323000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               14432500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         26287220000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.386139                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.585746                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  393     82.74%     82.74% # number of callpals executed
system.cpu7.kern.callpal::rdps                     54     11.37%     94.11% # number of callpals executed
system.cpu7.kern.callpal::rti                      28      5.89%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   475                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              259                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          448.171129                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               1652                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              259                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.378378                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   442.171129                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.863615                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.875334                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            33250                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           33250                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        10391                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          10391                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         5413                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          5413                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           96                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           73                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        15804                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           15804                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        15804                       # number of overall hits
system.cpu7.dcache.overall_hits::total          15804                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          363                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          363                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           57                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           20                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          420                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           420                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          420                       # number of overall misses
system.cpu7.dcache.overall_misses::total          420                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        10754                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        10754                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         5470                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5470                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        16224                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        16224                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        16224                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        16224                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.033755                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.033755                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.010420                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010420                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.102804                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.102804                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.215054                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.215054                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.025888                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025888                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.025888                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025888                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu7.dcache.writebacks::total               58                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              282                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              26368                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              282                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            93.503546                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    99.355566                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   407.644434                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.194054                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.796181                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           100428                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          100428                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        49791                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          49791                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        49791                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           49791                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        49791                       # number of overall hits
system.cpu7.icache.overall_hits::total          49791                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          282                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          282                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          282                       # number of overall misses
system.cpu7.icache.overall_misses::total          282                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        50073                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        50073                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        50073                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        50073                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        50073                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        50073                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.005632                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005632                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.005632                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005632                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.005632                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005632                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu7.icache.writebacks::total              282                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  992                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 992                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16687                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16687                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6115                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1001779                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     32983                       # number of replacements
system.l2.tags.tagsinuse                  3970.181997                       # Cycle average of tags in use
system.l2.tags.total_refs                      118347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.588121                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1116.396714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.999495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.004050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.008461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.012468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    66.086729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    43.231033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   127.665738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    44.469421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   928.408194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1496.868946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    51.810527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     5.819258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     1.827430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    27.489904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     3.202172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     6.486501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    12.848328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    17.763301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     9.210214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     8.573113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.272558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.016134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.010554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.031168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.226662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.365447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.012649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.006711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.001584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.003137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.004337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.002093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969283                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1614423                       # Number of tag accesses
system.l2.tags.data_accesses                  1614423                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        36442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36442                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        33385                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33385                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        17222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17519                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        37981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42008                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        15512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18875                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1094                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        37981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          244                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          261                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          183                       # number of demand (read+write) hits
system.l2.demand_hits::total                    78402                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1094                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1523                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1151                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1057                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        37981                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32734                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          916                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          351                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          244                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          207                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          185                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          224                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          176                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          115                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          261                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          183                       # number of overall hits
system.l2.overall_hits::total                   78402                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                275                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         6627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9539                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         6185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9511                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         9032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           83                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12056                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3681                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          817                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         6185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15659                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          259                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31106                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2189                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3681                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          817                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1640                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         6185                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15659                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          259                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          291                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          134                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          103                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           54                       # number of overall misses
system.l2.overall_misses::total                 31106                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        36442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        33385                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33385                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          114                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              300                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        23849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        44166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst          252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        24544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data          299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2697                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        44166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        48393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst          252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          341                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          257                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               109508                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2697                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        44166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        48393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst          252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          341                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          257                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              109508                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.843750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.648649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.789474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.916667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.972973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.887218                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.905696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.905759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.277873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.934673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.761905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352539                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.666768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.415142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.140040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.220426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.031746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.046392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.115578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.074468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.184612                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.568583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.490429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.367992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.237020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.341137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.058824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.419192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.144860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389771                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.666768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.707341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.415142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.608083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.140040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.323580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.220426                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.453271                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.031746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.392962                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.046392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.128405                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.115578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.472477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.074468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.227848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284052                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.666768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.707341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.415142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.608083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.140040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.323580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.220426                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.453271                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.031746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.392962                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.046392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.128405                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.115578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.472477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.074468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.227848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284052                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13239                       # number of writebacks
system.l2.writebacks::total                     13239                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 950                       # Transaction distribution
system.membus.trans_dist::ReadResp              22559                       # Transaction distribution
system.membus.trans_dist::WriteReq               1135                       # Transaction distribution
system.membus.trans_dist::WriteResp              1135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28791                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13953                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              559                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             434                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9645                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21609                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        15552                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        90729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        94899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2835456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2841571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3839587                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             92503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   92503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               92503                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              100332                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           28572                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              66061                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16469                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              166393                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           45041                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             154162                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         154283                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                54008269                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             480509                       # Number of instructions committed
system.switch_cpus0.committedOps               480509                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       463685                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           348                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              23768                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        43389                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              463685                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  348                       # number of float instructions
system.switch_cpus0.num_int_register_reads       620451                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       344999                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               166981                       # number of memory refs
system.switch_cpus0.num_load_insts             100821                       # Number of load instructions
system.switch_cpus0.num_store_insts             66160                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      53527512.722070                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      480756.277930                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.008902                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.991098                       # Percentage of idle cycles
system.switch_cpus0.Branches                    72328                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         5527      1.15%      1.15% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           292754     60.91%     62.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             542      0.11%     62.17% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          104717     21.79%     83.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          66497     13.83%     97.80% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10581      2.20%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            480666                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36733                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1883                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              21158                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            922                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               57891                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2805                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              29738                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          29863                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                52575161                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             197682                       # Number of instructions committed
system.switch_cpus1.committedOps               197682                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       190199                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5070                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        21844                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              190199                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       254177                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       145375                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                59018                       # number of memory refs
system.switch_cpus1.num_load_insts              37612                       # Number of load instructions
system.switch_cpus1.num_store_insts             21406                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      52382258.086216                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      192902.913784                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.003669                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.996331                       # Percentage of idle cycles
system.switch_cpus1.Branches                    29079                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3047      1.54%      1.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           125682     63.45%     64.99% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             389      0.20%     65.19% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           38882     19.63%     84.84% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          21428     10.82%     95.66% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          8605      4.34%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            198068                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10479747                       # DTB read hits
system.switch_cpus2.dtb.read_misses               281                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        10256918                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4574185                       # DTB write hits
system.switch_cpus2.dtb.write_misses              124                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4423137                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            15053932                       # DTB hits
system.switch_cpus2.dtb.data_misses               405                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        14680055                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           52305268                       # ITB hits
system.switch_cpus2.itb.fetch_misses              219                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       52305487                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                54420368                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           53480251                       # Number of instructions committed
system.switch_cpus2.committedOps             53480251                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     51185260                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        280850                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             749101                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6832232                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            51185260                       # number of integer instructions
system.switch_cpus2.num_fp_insts               280850                       # number of float instructions
system.switch_cpus2.num_int_register_reads     71818368                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     39277644                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       267303                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       177083                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             15100278                       # number of memory refs
system.switch_cpus2.num_load_insts           10525714                       # Number of load instructions
system.switch_cpus2.num_store_insts           4574564                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      531459.249341                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      53888908.750659                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.990234                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.009766                       # Percentage of idle cycles
system.switch_cpus2.Branches                  8930503                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       888472      1.66%      1.66% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         37258336     69.67%     71.33% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           27624      0.05%     71.38% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          65934      0.12%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          57311      0.11%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10541777     19.71%     91.32% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4574944      8.55%     99.88% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         66254      0.12%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          53480656                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               13570                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              18                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               8543                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               22113                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              18                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               6490                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           6490                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                52574991                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              65658                       # Number of instructions committed
system.switch_cpus3.committedOps                65658                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        63182                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2740                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         5336                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               63182                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        86885                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        48465                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                22170                       # number of memory refs
system.switch_cpus3.num_load_insts              13589                       # Number of load instructions
system.switch_cpus3.num_store_insts              8581                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      52511104.607165                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      63886.392835                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001215                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998785                       # Percentage of idle cycles
system.switch_cpus3.Branches                     9227                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          462      0.70%      0.70% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            40281     61.35%     62.05% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             218      0.33%     62.38% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.02%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           13868     21.12%     83.52% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           8585     13.07%     96.60% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          2235      3.40%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             65660                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               12276                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits               6407                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               18683                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits               7225                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses           7225                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                52574902                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts              57066                       # Number of instructions committed
system.switch_cpus4.committedOps                57066                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses        54760                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               2280                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts         4310                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts               54760                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads        75106                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes        43567                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                18711                       # number of memory refs
system.switch_cpus4.num_load_insts              12276                       # Number of load instructions
system.switch_cpus4.num_store_insts              6435                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      52519377.743494                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      55524.256506                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001056                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998944                       # Percentage of idle cycles
system.switch_cpus4.Branches                     7744                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass          260      0.46%      0.46% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            35077     61.47%     61.92% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             189      0.33%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           12497     21.90%     84.15% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite           6435     11.28%     95.43% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          2608      4.57%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total             57066                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               10642                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               5527                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               16169                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits               5875                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses           5875                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                52574817                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              49239                       # Number of instructions committed
system.switch_cpus5.committedOps                49239                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        47291                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               1990                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         3796                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               47291                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        64875                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        37531                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                16197                       # number of memory refs
system.switch_cpus5.num_load_insts              10642                       # Number of load instructions
system.switch_cpus5.num_store_insts              5555                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      52526912.098542                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      47904.901458                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000911                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999089                       # Percentage of idle cycles
system.switch_cpus5.Branches                     6766                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          250      0.51%      0.51% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            30402     61.74%     62.25% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             185      0.38%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           10839     22.01%     84.64% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           5555     11.28%     95.92% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          2008      4.08%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             49239                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                9352                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               5165                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               14517                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               6541                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           6541                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                52574732                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              41865                       # Number of instructions committed
system.switch_cpus6.committedOps                41865                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        39876                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               1764                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         2816                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               39876                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads        53993                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        31633                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                14545                       # number of memory refs
system.switch_cpus6.num_load_insts               9352                       # Number of load instructions
system.switch_cpus6.num_store_insts              5193                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      52534005.452642                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      40726.547358                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000775                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999225                       # Percentage of idle cycles
system.switch_cpus6.Branches                     5519                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          243      0.58%      0.58% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            24422     58.34%     58.92% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             139      0.33%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus6.op_class::MemRead            9564     22.84%     82.09% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           5193     12.40%     94.50% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          2304      5.50%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             41865                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               10861                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               5602                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               16463                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               5965                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           5965                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                52574468                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              50073                       # Number of instructions committed
system.switch_cpus7.committedOps                50073                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        48094                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               2016                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         3939                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               48094                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        65880                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        38117                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                16491                       # number of memory refs
system.switch_cpus7.num_load_insts              10861                       # Number of load instructions
system.switch_cpus7.num_store_insts              5630                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      52525751.556946                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      48716.443054                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000927                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999073                       # Percentage of idle cycles
system.switch_cpus7.Branches                     6955                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          246      0.49%      0.49% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            30901     61.71%     62.20% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             185      0.37%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.57% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           11062     22.09%     84.66% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           5631     11.25%     95.91% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          2048      4.09%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             50073                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       222969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        90696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        47887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6209                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3542                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                950                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             85684                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1135                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33385                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             543                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27205                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        19007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         8075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       118033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       143933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         1307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         1061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                314024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       340736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       576109                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       194880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       268668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4727488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5164414                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       101632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        74044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        16896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        39648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        30240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        16448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        22496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        29664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11639139                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64209                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           289225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.683942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.677391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 228636     79.05%     79.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15112      5.22%     84.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18053      6.24%     90.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6919      2.39%     92.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3046      1.05%     93.96% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3086      1.07%     95.03% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2556      0.88%     95.91% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  11648      4.03%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    169      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             289225                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053829                       # Number of seconds simulated
sim_ticks                                 53828853000                       # Number of ticks simulated
final_tick                               2344791185500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1757008                       # Simulator instruction rate (inst/s)
host_op_rate                                  1757008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               90227053                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765508                       # Number of bytes of host memory used
host_seconds                                   596.59                       # Real time elapsed on the host
sim_insts                                  1048218919                       # Number of instructions simulated
sim_ops                                    1048218919                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        31424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        24576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        81152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       253312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        15040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        31296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data        27072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data        17856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             569344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        81152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        15040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        125824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       278144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          278144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data          279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        67770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       583776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        66581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       456558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1507593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      4705878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       299616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       443480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       279404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       581398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        71337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       633712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        30913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       502927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst        14267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       331718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10576930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        67770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        66581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1507593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       299616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       279404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        71337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        30913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst        14267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2337482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5167192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5167192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5167192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        67770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       583776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        66581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       456558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1507593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      4705878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       299616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       443480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       279404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       581398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        71337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       633712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        30913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       502927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst        14267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       331718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15744121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    903892                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  300367     49.95%     49.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     38      0.01%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.00%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 300865     50.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              601339                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   300367     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      38      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      56      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  300356     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               600830                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             46076998000     85.65%     85.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2850000      0.01%     85.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2744000      0.01%     85.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2083000      0.00%     85.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             7715085500     14.34%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         53799760500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.998308                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  100000     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  200000     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                300001                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                    3      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               301121     33.32%     33.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                    113      0.01%     33.33% # number of callpals executed
system.cpu0.kern.callpal::rti                  300111     33.21%     66.54% # number of callpals executed
system.cpu0.kern.callpal::callsys              300002     33.20%     99.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2403      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                903753                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           300112                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             300031                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             300031                      
system.cpu0.kern.mode_good::user               300031                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999730                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999865                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       53587386000     67.06%     67.06% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         26323169000     32.94%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           208180                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.351889                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15636059                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           208180                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            75.108363                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.351889                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         67655519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        67655519                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19937910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19937910                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13575639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13575639                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          564                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          564                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     33513549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33513549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     33513549                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33513549                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       196085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       196085                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        12512                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12512                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           36                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          101                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       208597                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        208597                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       208597                       # number of overall misses
system.cpu0.dcache.overall_misses::total       208597                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20133995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20133995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     13588151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13588151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     33722146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33722146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     33722146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33722146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009739                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009739                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000921                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000921                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050847                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050847                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.151880                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.151880                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006186                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16095                       # number of writebacks
system.cpu0.dcache.writebacks::total            16095                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2095                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53603795                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2095                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         25586.536993                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        212043243                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       212043243                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    106018479                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      106018479                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    106018479                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       106018479                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    106018479                       # number of overall hits
system.cpu0.icache.overall_hits::total      106018479                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2095                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2095                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2095                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2095                       # number of overall misses
system.cpu0.icache.overall_misses::total         2095                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    106020574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106020574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    106020574                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106020574                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    106020574                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106020574                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2095                       # number of writebacks
system.cpu0.icache.writebacks::total             2095                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    922699                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  307449     49.96%     49.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     13      0.00%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 307837     50.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              615355                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   307449     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      13      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  307438     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               614956                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             46867599000     85.62%     85.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2744000      0.01%     85.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2068500      0.00%     85.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             7868058000     14.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         54740469500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  102400     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  204800     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                307201                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    2      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl               308015     33.39%     33.39% # number of callpals executed
system.cpu1.kern.callpal::rdps                    112      0.01%     33.40% # number of callpals executed
system.cpu1.kern.callpal::rti                  307271     33.30%     66.70% # number of callpals executed
system.cpu1.kern.callpal::callsys              307202     33.30%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  3      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                922606                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           307261                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             307239                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 12                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             307240                      
system.cpu1.kern.mode_good::user               307239                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.999932                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.083333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999948                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       27281479500     33.83%     33.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         26467495000     32.82%     66.66% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         26887580000     33.34%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           192498                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          479.016364                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9998255                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           192498                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.939527                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     3.008510                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   476.007854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005876                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.929703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68747413                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68747413                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20255850                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20255850                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     13827954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13827954                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          238                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          238                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     34083804                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34083804                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     34083804                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34083804                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185083                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185083                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7830                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           34                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           52                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192913                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192913                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192913                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192913                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     20440933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20440933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     13835784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13835784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     34276717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34276717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     34276717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34276717                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000566                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000566                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.195489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.195489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005628                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005628                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005628                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005628                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8324                       # number of writebacks
system.cpu1.dcache.writebacks::total             8324                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1617                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33197892                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1617                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20530.545455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    25.045986                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   486.954014                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048918                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951082                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        215015239                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       215015239                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    107505194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      107505194                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    107505194                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       107505194                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    107505194                       # number of overall hits
system.cpu1.icache.overall_hits::total      107505194                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1617                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1617                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1617                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1617                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1617                       # number of overall misses
system.cpu1.icache.overall_misses::total         1617                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    107506811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    107506811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    107506811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    107506811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    107506811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    107506811                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1617                       # number of writebacks
system.cpu1.icache.writebacks::total             1617                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    904395                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  300438     49.96%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      9      0.00%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 300831     50.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              601334                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   300438     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       9      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  300431     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               600934                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             46114156000     85.67%     85.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2744000      0.01%     85.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1236500      0.00%     85.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7710623000     14.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         53828759500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998670                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999335                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        8      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        8      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::256                  100000     33.33%     33.34% # number of syscalls executed
system.cpu2.kern.syscall::257                  200000     66.66%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                300020                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   70      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   28      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl               301164     33.31%     33.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                    121      0.01%     33.34% # number of callpals executed
system.cpu2.kern.callpal::rti                  300106     33.20%     66.54% # number of callpals executed
system.cpu2.kern.callpal::callsys              300033     33.19%     99.72% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2491      0.28%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                904013                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           300134                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             300080                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             300080                      
system.cpu2.kern.mode_good::user               300080                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999820                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999910                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       27500951000     51.09%     51.09% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         26327808500     48.91%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           192412                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.057861                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           26937496                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           192412                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           139.999044                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.057861                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978629                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978629                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67725127                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67725127                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     19963347                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19963347                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13607442                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13607442                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          695                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          695                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          824                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          824                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     33570789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33570789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     33570789                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33570789                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       187315                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       187315                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5839                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5839                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          291                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          291                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       193154                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        193154                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       193154                       # number of overall misses
system.cpu2.dcache.overall_misses::total       193154                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20150662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20150662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13613281                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13613281                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     33763943                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33763943                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     33763943                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33763943                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009296                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000429                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.295132                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.295132                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.162602                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.162602                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005721                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7236                       # number of writebacks
system.cpu2.dcache.writebacks::total             7236                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             6433                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           74808635                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6433                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11628.887766                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        212299999                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       212299999                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    106140350                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      106140350                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    106140350                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       106140350                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    106140350                       # number of overall hits
system.cpu2.icache.overall_hits::total      106140350                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         6433                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6433                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         6433                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6433                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         6433                       # number of overall misses
system.cpu2.icache.overall_misses::total         6433                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    106146783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    106146783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    106146783                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    106146783                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    106146783                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    106146783                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000061                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000061                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         6433                       # number of writebacks
system.cpu2.icache.writebacks::total             6433                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    922777                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  307455     49.96%     49.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     10      0.00%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 307847     50.03%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              615368                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   307455     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      10      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  307449     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               614970                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             46849175000     85.61%     85.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2744000      0.01%     85.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1585500      0.00%     85.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             7868941000     14.38%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         54722445500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.998707                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.999353                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                  102400     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                  204800     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                307201                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   23      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                    6      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl               308031     33.39%     33.39% # number of callpals executed
system.cpu3.kern.callpal::rdps                    115      0.01%     33.40% # number of callpals executed
system.cpu3.kern.callpal::rti                  307271     33.30%     66.70% # number of callpals executed
system.cpu3.kern.callpal::callsys              307202     33.30%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  3      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                922651                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           307277                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             307245                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             307245                      
system.cpu3.kern.mode_good::user               307245                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999896                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999948                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       55240631500     67.61%     67.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         26464051500     32.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           191229                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          466.062961                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21865829                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           191229                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           114.343687                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    58.437104                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   407.625858                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.114135                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.796144                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910279                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         68749341                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        68749341                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     20261823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20261823                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     13824786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13824786                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          205                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          246                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          246                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     34086609                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        34086609                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     34086609                       # number of overall hits
system.cpu3.dcache.overall_hits::total       34086609                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       180362                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       180362                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        11235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        11235                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          117                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191597                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191597                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191597                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191597                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     20442185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     20442185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     13836021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13836021                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     34278206                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     34278206                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     34278206                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     34278206                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008823                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008823                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000812                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000812                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.363354                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.363354                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.216561                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.216561                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005589                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005589                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005589                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005589                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11465                       # number of writebacks
system.cpu3.dcache.writebacks::total            11465                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1885                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           52364970                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1885                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         27779.824934                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    17.016791                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   494.983209                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.033236                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.966764                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        215013893                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       215013893                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    107504119                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      107504119                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    107504119                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       107504119                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    107504119                       # number of overall hits
system.cpu3.icache.overall_hits::total      107504119                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1885                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1885                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1885                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1885                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1885                       # number of overall misses
system.cpu3.icache.overall_misses::total         1885                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    107506004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    107506004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    107506004                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    107506004                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    107506004                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    107506004                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000018                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000018                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1885                       # number of writebacks
system.cpu3.icache.writebacks::total             1885                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    903506                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                  300247     49.96%     49.96% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     13      0.00%     49.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                 300638     50.03%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total              600954                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                   300247     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      13      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                  300240     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total               600556                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             47033264000     85.95%     85.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                2744000      0.01%     85.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                2038000      0.00%     85.96% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             7684442000     14.04%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         54722488000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.998676                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.999338                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu4.kern.syscall::256                  100000     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::257                  200000     66.67%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                300001                       # number of syscalls executed
system.cpu4.kern.callpal::swpctx                    3      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpipl               300814     33.30%     33.30% # number of callpals executed
system.cpu4.kern.callpal::rdps                    112      0.01%     33.31% # number of callpals executed
system.cpu4.kern.callpal::rti                  300071     33.22%     66.53% # number of callpals executed
system.cpu4.kern.callpal::callsys              300002     33.21%     99.73% # number of callpals executed
system.cpu4.kern.callpal::rdunique               2403      0.27%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                903405                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel           300074                       # number of protection mode switches
system.cpu4.kern.mode_switch::user             300046                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel             300046                      
system.cpu4.kern.mode_good::user               300046                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.999907                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.999953                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       54295507000     67.35%     67.35% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         26319744000     32.65%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           207709                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          451.765056                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           16422118                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           207709                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            79.063103                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   451.765056                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.882354                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.882354                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         67596898                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        67596898                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     19919466                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19919466                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     13566267                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      13566267                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          231                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          231                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          217                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     33485733                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        33485733                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     33485733                       # number of overall hits
system.cpu4.dcache.overall_hits::total       33485733                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       195715                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       195715                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        12414                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        12414                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           33                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           45                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       208129                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        208129                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       208129                       # number of overall misses
system.cpu4.dcache.overall_misses::total       208129                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     20115181                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     20115181                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     13578681                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     13578681                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     33693862                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     33693862                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     33693862                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     33693862                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009730                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009730                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000914                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000914                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.171756                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.171756                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006177                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006177                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006177                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006177                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        16257                       # number of writebacks
system.cpu4.dcache.writebacks::total            16257                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1574                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           50539977                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1574                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         32109.261118                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        211862938                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       211862938                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    105929108                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      105929108                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    105929108                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       105929108                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    105929108                       # number of overall hits
system.cpu4.icache.overall_hits::total      105929108                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         1574                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         1574                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1574                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         1574                       # number of overall misses
system.cpu4.icache.overall_misses::total         1574                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    105930682                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    105930682                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    105930682                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    105930682                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    105930682                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    105930682                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000015                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000015                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         1574                       # number of writebacks
system.cpu4.icache.writebacks::total             1574                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    922702                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                  307451     49.96%     49.96% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     13      0.00%     49.97% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                 307836     50.03%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total              615356                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                   307451     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      13      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                  307441     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total               614961                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             46849463500     85.61%     85.61% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                2744000      0.01%     85.62% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                2092000      0.00%     85.62% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             7868231000     14.38%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         54722530500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.998717                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.999358                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu5.kern.syscall::256                  102400     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::257                  204800     66.67%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                307201                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::swpctx                    3      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::swpipl               308015     33.39%     33.39% # number of callpals executed
system.cpu5.kern.callpal::rdps                    112      0.01%     33.40% # number of callpals executed
system.cpu5.kern.callpal::rti                  307272     33.30%     66.70% # number of callpals executed
system.cpu5.kern.callpal::callsys              307202     33.30%    100.00% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  3      0.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                922608                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel           307275                       # number of protection mode switches
system.cpu5.kern.mode_switch::user             307245                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel             307245                      
system.cpu5.kern.mode_good::user               307245                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.999902                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.999951                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       54900105000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         26465084000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements           190777                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          416.301541                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            8794682                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           190777                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            46.099278                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     1.020096                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   415.281445                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.001992                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.811097                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.813089                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         68748795                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        68748795                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     20258291                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       20258291                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     13828708                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      13828708                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          233                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          233                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          204                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     34086999                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        34086999                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     34086999                       # number of overall hits
system.cpu5.dcache.overall_hits::total       34086999                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183268                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183268                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         7978                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         7978                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           40                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           67                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       191246                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        191246                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       191246                       # number of overall misses
system.cpu5.dcache.overall_misses::total       191246                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     20441559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     20441559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     13836686                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     13836686                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     34278245                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     34278245                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     34278245                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     34278245                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008965                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008965                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000577                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000577                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.146520                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.146520                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.247232                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.247232                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005579                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005579                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9851                       # number of writebacks
system.cpu5.dcache.writebacks::total             9851                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1698                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           34389699                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1698                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         20253.061837                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    69.979756                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   442.020244                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.136679                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.863321                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        215003450                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       215003450                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    107499178                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      107499178                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    107499178                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       107499178                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    107499178                       # number of overall hits
system.cpu5.icache.overall_hits::total      107499178                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1698                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1698                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1698                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1698                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1698                       # number of overall misses
system.cpu5.icache.overall_misses::total         1698                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    107500876                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    107500876                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    107500876                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    107500876                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    107500876                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    107500876                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000016                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000016                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1698                       # number of writebacks
system.cpu5.icache.writebacks::total             1698                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    903492                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                  300247     49.96%     49.96% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     13      0.00%     49.97% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                 300630     50.03%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total              600946                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                   300247     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      13      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                  300239     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total               600555                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             47033582500     85.95%     85.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                2744000      0.01%     85.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                2051000      0.00%     85.96% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             7684195500     14.04%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         54722573000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.998699                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.999349                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu6.kern.syscall::256                  100000     33.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::257                  200000     66.67%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                300001                       # number of syscalls executed
system.cpu6.kern.callpal::swpctx                    3      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpipl               300806     33.30%     33.30% # number of callpals executed
system.cpu6.kern.callpal::rdps                    112      0.01%     33.31% # number of callpals executed
system.cpu6.kern.callpal::rti                  300071     33.22%     66.53% # number of callpals executed
system.cpu6.kern.callpal::callsys              300002     33.21%     99.73% # number of callpals executed
system.cpu6.kern.callpal::rdunique               2403      0.27%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                903397                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel           300074                       # number of protection mode switches
system.cpu6.kern.mode_switch::user             300044                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel             300044                      
system.cpu6.kern.mode_good::user               300044                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.999900                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.999950                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel       53954342000     67.21%     67.21% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         26317986000     32.79%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           187309                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          480.003251                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            4392134                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           187309                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            23.448601                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   480.003251                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.937506                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.937506                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         67575789                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        67575789                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     19930214                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       19930214                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     13575564                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      13575564                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          236                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          236                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          200                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     33505778                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        33505778                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     33505778                       # number of overall hits
system.cpu6.dcache.overall_hits::total       33505778                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       184689                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       184689                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3039                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3039                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           34                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           62                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       187728                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        187728                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       187728                       # number of overall misses
system.cpu6.dcache.overall_misses::total       187728                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     20114903                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     20114903                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     13578603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     13578603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     33693506                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     33693506                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     33693506                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     33693506                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009182                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009182                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000224                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.125926                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.125926                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.236641                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.236641                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005572                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005572                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3521                       # number of writebacks
system.cpu6.dcache.writebacks::total             3521                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             1541                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           50531620                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1541                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         32791.447112                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        211854549                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       211854549                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    105924963                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      105924963                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    105924963                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       105924963                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    105924963                       # number of overall hits
system.cpu6.icache.overall_hits::total      105924963                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         1541                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1541                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         1541                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1541                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         1541                       # number of overall misses
system.cpu6.icache.overall_misses::total         1541                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    105926504                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    105926504                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    105926504                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    105926504                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    105926504                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    105926504                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000015                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000015                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         1541                       # number of writebacks
system.cpu6.icache.writebacks::total             1541                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                    922752                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                  307463     49.96%     49.96% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     56      0.01%     49.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     24      0.00%     49.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                 307863     50.03%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total              615406                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                   307463     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      56      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      24      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                  307464     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total               615007                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             46848896000     85.61%     85.61% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                2744000      0.01%     85.62% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                2421500      0.00%     85.62% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             7868599000     14.38%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         54722660500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.999352                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu7.kern.syscall::256                  102400     33.33%     33.33% # number of syscalls executed
system.cpu7.kern.syscall::257                  204800     66.67%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                307201                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpctx                    3      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpipl               308066     33.39%     33.39% # number of callpals executed
system.cpu7.kern.callpal::rdps                    112      0.01%     33.40% # number of callpals executed
system.cpu7.kern.callpal::rti                  307271     33.30%     66.70% # number of callpals executed
system.cpu7.kern.callpal::callsys              307202     33.30%    100.00% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  3      0.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                922658                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel           307274                       # number of protection mode switches
system.cpu7.kern.mode_switch::user             307242                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel             307242                      
system.cpu7.kern.mode_good::user               307242                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.999896                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.999948                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       54560863000     67.34%     67.34% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         26464368000     32.66%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           191050                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          496.433492                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21621768                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           191050                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           113.173347                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     4.000523                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   492.432968                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.007814                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.961783                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.969597                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         68746641                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        68746641                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     20261228                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       20261228                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     13824385                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      13824385                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          180                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          207                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     34085613                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        34085613                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     34085613                       # number of overall hits
system.cpu7.dcache.overall_hits::total       34085613                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       179950                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       179950                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        11483                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        11483                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          102                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           72                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       191433                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        191433                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       191433                       # number of overall misses
system.cpu7.dcache.overall_misses::total       191433                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     20441178                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     20441178                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     13835868                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     13835868                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          279                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     34277046                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     34277046                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     34277046                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     34277046                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008803                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008803                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000830                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000830                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.361702                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.361702                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.258065                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.258065                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005585                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005585                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005585                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005585                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        11741                       # number of writebacks
system.cpu7.dcache.writebacks::total            11741                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             1606                       # number of replacements
system.cpu7.icache.tags.tagsinuse          508.001126                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           34391696                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1606                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         21414.505604                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    77.998740                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   430.002386                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.152341                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.839848                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.992190                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        215000952                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       215000952                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    107498061                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      107498061                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    107498061                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       107498061                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    107498061                       # number of overall hits
system.cpu7.icache.overall_hits::total      107498061                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         1610                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1610                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         1610                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1610                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         1610                       # number of overall misses
system.cpu7.icache.overall_misses::total         1610                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    107499671                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    107499671                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    107499671                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    107499671                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    107499671                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    107499671                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000015                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000015                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         1606                       # number of writebacks
system.cpu7.icache.writebacks::total             1606                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  234                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 234                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 796                       # Transaction distribution
system.iobus.trans_dist::WriteResp                796                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          419                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          199                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6042                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     6042                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     10469                       # number of replacements
system.l2.tags.tagsinuse                  3886.433129                       # Cycle average of tags in use
system.l2.tags.total_refs                     1061425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    101.387430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1374.323020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.000010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    25.583140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   205.489771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     6.699267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   203.540720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   466.868906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   429.779611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   114.779663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   217.025157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     6.602296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   200.947404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    12.333420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   210.283359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     7.282215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   205.297114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     2.813244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   196.784813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.335528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.050168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.049693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.113982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.104927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.028022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.052985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.049059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.003011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.051339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.050121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.048043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24473671                       # Number of tag accesses
system.l2.tags.data_accesses                 24473671                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        84490                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            84490                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5680                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5680                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        12012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         7497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        10988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        12070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data         7524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data         2719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        11079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66880                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         5165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         1339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         1638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         1598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16487                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       195475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       184558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       183800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       179874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       195152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       182718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       182523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       179602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1483702                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       207487                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1561                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       192055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         5165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       186791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       190862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         1339                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       207222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         1638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       190242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         1515                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       185242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         1598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       190681                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1567069                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2038                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       207487                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1561                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       192055                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         5165                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       186791                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1633                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       190862                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         1339                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       207222                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         1638                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       190242                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         1515                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       185242                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         1598                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       190681                       # number of overall hits
system.l2.overall_hits::total                 1567069                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                281                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              142                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           64                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           34                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3094                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst          235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1966                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data          390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data          235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3849                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1268                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3969                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          252                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          489                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          279                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8909                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          491                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          385                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1268                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3969                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          252                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          373                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          235                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          489                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          533                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          424                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          279                       # number of overall misses
system.l2.overall_misses::total                  8909                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        84490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        84490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5680                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              295                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        12079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         5574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        11051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        12147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data         7686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         2753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        11123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         6433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         1574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         1541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst         1610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       195899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       184879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       185186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       180184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data       195564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data       183089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       182913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       179837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1487551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       207978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       192440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         6433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       190760                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1885                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       191235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         1574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       207711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       190775                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         1541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       185666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         1610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       190960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1575978                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       207978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       192440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         6433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       190760                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1885                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       191235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         1574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       207711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       190775                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         1541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       185666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         1610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       190960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1575978                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.974026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.972973                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.952542                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.983333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.953020                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.005547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.008464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.463402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.005701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.006339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.021077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.012350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.003956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044216                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.027208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.034632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.197109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.133687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.149301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.035336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.016872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.007453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.106541                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.002164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.001736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.007484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.001720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.002107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.002026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.002132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.001307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002587                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.027208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.002361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.034632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.002001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.197109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.020806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.133687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.001950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.149301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.002354                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.035336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.002794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.016872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.002284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.007453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.001461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005653                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.027208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.002361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.034632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.002001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.197109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.020806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.133687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.001950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.149301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.002354                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.035336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.002794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.016872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.002284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.007453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.001461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005653                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4346                       # number of writebacks
system.l2.writebacks::total                      4346                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 234                       # Transaction distribution
system.membus.trans_dist::ReadResp               6049                       # Transaction distribution
system.membus.trans_dist::WriteReq                796                       # Transaction distribution
system.membus.trans_dist::WriteResp               796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4794                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              662                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            620                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             436                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4774                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        32403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       847488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       853530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  853530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             22041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   22041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               22041                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            20132437                       # DTB read hits
system.switch_cpus0.dtb.read_misses                21                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         7494107                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13889077                       # DTB write hits
system.switch_cpus0.dtb.write_misses                2                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        2867362                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            34021514                       # DTB hits
system.switch_cpus0.dtb.data_misses                23                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        10361469                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           63766070                       # ITB hits
system.switch_cpus0.itb.fetch_misses                9                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       63766079                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               107599481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          106020551                       # Number of instructions committed
system.switch_cpus0.committedOps            106020551                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     84860741                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      22695372                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3253534                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      6197951                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            84860741                       # number of integer instructions
system.switch_cpus0.num_fp_insts             22695372                       # number of float instructions
system.switch_cpus0.num_int_register_reads    135827610                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     60307183                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     26312686                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     18352878                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             34024115                       # number of memory refs
system.switch_cpus0.num_load_insts           20134958                       # Number of load instructions
system.switch_cpus0.num_store_insts          13889157                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1636244.585608                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      105963236.414392                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.984793                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.015207                       # Percentage of idle cycles
system.switch_cpus0.Branches                 10984633                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      4712212      4.44%      4.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         46263921     43.64%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             582      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        9068709      8.55%     56.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1145600      1.08%     57.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        1297603      1.22%     58.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       3506400      3.31%     62.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         239201      0.23%     62.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt         51200      0.05%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        20136707     18.99%     81.51% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       13889272     13.10%     94.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5709167      5.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         106020574                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            20441186                       # DTB read hits
system.switch_cpus1.dtb.read_misses                16                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses         7517494                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           14143321                       # DTB write hits
system.switch_cpus1.dtb.write_misses                1                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        2867361                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            34584507                       # DTB hits
system.switch_cpus1.dtb.data_misses                17                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        10384855                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           64314471                       # ITB hits
system.switch_cpus1.itb.fetch_misses                7                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       64314478                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               109481010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          107506794                       # Number of instructions committed
system.switch_cpus1.committedOps            107506794                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     86208591                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      22788866                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3280725                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      6279079                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            86208591                       # number of integer instructions
system.switch_cpus1.num_fp_insts             22788866                       # number of float instructions
system.switch_cpus1.num_int_register_reads    137781622                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     61323095                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     26378885                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     18419778                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             34584619                       # number of memory refs
system.switch_cpus1.num_load_insts           20441221                       # Number of load instructions
system.switch_cpus1.num_store_insts          14143398                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      153454.645844                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      109327555.354156                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.998598                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.001402                       # Percentage of idle cycles
system.switch_cpus1.Branches                 11112602                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      4762353      4.43%      4.43% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         46943203     43.67%     48.10% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             434      0.00%     48.10% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     48.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        9109809      8.47%     56.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1143400      1.06%     57.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        1314203      1.22%     58.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       3516400      3.27%     62.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         239001      0.22%     62.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt         51200      0.05%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        20441767     19.01%     81.41% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       14143402     13.16%     94.57% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       5841639      5.43%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         107506811                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            20148881                       # DTB read hits
system.switch_cpus2.dtb.read_misses               172                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         7495949                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13914289                       # DTB write hits
system.switch_cpus2.dtb.write_misses               52                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2869236                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            34063170                       # DTB hits
system.switch_cpus2.dtb.data_misses               224                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        10365185                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           63774821                       # ITB hits
system.switch_cpus2.itb.fetch_misses               94                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       63774915                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               107657712                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          106146559                       # Number of instructions committed
system.switch_cpus2.committedOps            106146559                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     84984537                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      22692689                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            3252577                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6221300                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            84984537                       # number of integer instructions
system.switch_cpus2.num_fp_insts             22692689                       # number of float instructions
system.switch_cpus2.num_int_register_reads    135997604                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     60383417                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     26306913                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     18349324                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             34066379                       # number of memory refs
system.switch_cpus2.num_load_insts           20151820                       # Number of load instructions
system.switch_cpus2.num_store_insts          13914559                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1510835.084174                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      106146876.915826                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.985966                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.014034                       # Percentage of idle cycles
system.switch_cpus2.Branches                 11006683                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      4717107      4.44%      4.44% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         46342644     43.66%     48.10% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             879      0.00%     48.10% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     48.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        9067589      8.54%     56.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        1145800      1.08%     57.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1297403      1.22%     58.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       3504400      3.30%     62.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         239001      0.23%     62.47% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         51200      0.05%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        20154082     18.99%     81.51% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13914689     13.11%     94.62% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5711989      5.38%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         106146783                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            20442456                       # DTB read hits
system.switch_cpus3.dtb.read_misses                40                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses         7517749                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           14143595                       # DTB write hits
system.switch_cpus3.dtb.write_misses                2                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        2867362                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            34586051                       # DTB hits
system.switch_cpus3.dtb.data_misses                42                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        10385111                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           64308071                       # ITB hits
system.switch_cpus3.itb.fetch_misses               18                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       64308089                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               109444894                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          107505962                       # Number of instructions committed
system.switch_cpus3.committedOps            107505962                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     86212969                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      22784679                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3280977                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      6279988                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            86212969                       # number of integer instructions
system.switch_cpus3.num_fp_insts             22784679                       # number of float instructions
system.switch_cpus3.num_int_register_reads    137783232                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     61326008                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     26370085                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     18415578                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             34586251                       # number of memory refs
system.switch_cpus3.num_load_insts           20442547                       # Number of load instructions
system.switch_cpus3.num_store_insts          14143704                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      154205.104972                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      109290688.895028                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.998591                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.001409                       # Percentage of idle cycles
system.switch_cpus3.Branches                 11112055                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      4762498      4.43%      4.43% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         46943907     43.67%     48.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             426      0.00%     48.10% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     48.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        9105412      8.47%     56.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        1143400      1.06%     57.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        1314203      1.22%     58.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult       3516400      3.27%     62.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         239001      0.22%     62.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         51200      0.05%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        20443775     19.02%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       14143734     13.16%     94.57% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       5842048      5.43%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         107506004                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            20113021                       # DTB read hits
system.switch_cpus4.dtb.read_misses                21                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses         7492507                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           13879007                       # DTB write hits
system.switch_cpus4.dtb.write_misses                2                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        2867362                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            33992028                       # DTB hits
system.switch_cpus4.dtb.data_misses                23                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        10359869                       # DTB accesses
system.switch_cpus4.itb.fetch_hits           63752528                       # ITB hits
system.switch_cpus4.itb.fetch_misses                9                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses       63752537                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               109444983                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          105930659                       # Number of instructions committed
system.switch_cpus4.committedOps            105930659                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     84776295                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      22690772                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            3246975                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      6192275                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            84776295                       # number of integer instructions
system.switch_cpus4.num_fp_insts             22690772                       # number of float instructions
system.switch_cpus4.num_int_register_reads    135709728                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     60242975                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     26307086                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     18348078                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             33994553                       # number of memory refs
system.switch_cpus4.num_load_insts           20115466                       # Number of load instructions
system.switch_cpus4.num_store_insts          13879087                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1755693.119134                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      107689289.880865                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.983958                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.016042                       # Percentage of idle cycles
system.switch_cpus4.Branches                 10971708                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass      4711969      4.45%      4.45% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         46210145     43.62%     48.07% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             421      0.00%     48.07% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     48.07% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd        9067909      8.56%     56.63% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        1145800      1.08%     57.71% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        1297403      1.22%     58.94% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult       3504400      3.31%     62.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         239001      0.23%     62.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt         51200      0.05%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        20116003     18.99%     81.51% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       13879088     13.10%     94.61% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess       5707343      5.39%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         105930682                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            20441808                       # DTB read hits
system.switch_cpus5.dtb.read_misses                16                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses         7518495                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           14144222                       # DTB write hits
system.switch_cpus5.dtb.write_misses                2                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        2867362                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            34586030                       # DTB hits
system.switch_cpus5.dtb.data_misses                18                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        10385857                       # DTB accesses
system.switch_cpus5.itb.fetch_hits           64309692                       # ITB hits
system.switch_cpus5.itb.fetch_misses                7                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses       64309699                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               109445068                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          107500858                       # Number of instructions committed
system.switch_cpus5.committedOps            107500858                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     86205947                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      22788967                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            3280637                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      6278820                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            86205947                       # number of integer instructions
system.switch_cpus5.num_fp_insts             22788967                       # number of float instructions
system.switch_cpus5.num_int_register_reads    137776375                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     61319025                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     26377286                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     18419778                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             34586151                       # number of memory refs
system.switch_cpus5.num_load_insts           20441848                       # Number of load instructions
system.switch_cpus5.num_store_insts          14144303                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      159433.735594                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      109285634.264406                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.998543                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.001457                       # Percentage of idle cycles
system.switch_cpus5.Branches                 11109631                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      4762486      4.43%      4.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         46936457     43.66%     48.09% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             426      0.00%     48.09% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     48.09% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd        9110009      8.47%     56.57% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        1143500      1.06%     57.63% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        1314103      1.22%     58.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult       3515400      3.27%     62.12% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         238901      0.22%     62.34% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt         51200      0.05%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        20442394     19.02%     81.41% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       14144308     13.16%     94.57% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       5841692      5.43%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         107500876                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            20112749                       # DTB read hits
system.switch_cpus6.dtb.read_misses                16                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses         7492296                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           13878935                       # DTB write hits
system.switch_cpus6.dtb.write_misses                1                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        2867361                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            33991684                       # DTB hits
system.switch_cpus6.dtb.data_misses                17                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        10359657                       # DTB accesses
system.switch_cpus6.itb.fetch_hits           63748956                       # ITB hits
system.switch_cpus6.itb.fetch_misses                9                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses       63748965                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               109445155                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          105926487                       # Number of instructions committed
system.switch_cpus6.committedOps            105926487                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses     84774757                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      22688366                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            3246951                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts      6192247                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts            84774757                       # number of integer instructions
system.switch_cpus6.num_fp_insts             22688366                       # number of float instructions
system.switch_cpus6.num_int_register_reads    135705462                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes     60241753                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     26302685                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     18345678                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             33994203                       # number of memory refs
system.switch_cpus6.num_load_insts           20115189                       # Number of load instructions
system.switch_cpus6.num_store_insts          13879014                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1759945.279177                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      107685209.720823                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.983919                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.016081                       # Percentage of idle cycles
system.switch_cpus6.Branches                 10971246                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass      4711956      4.45%      4.45% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu         46208638     43.62%     48.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             418      0.00%     48.07% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     48.07% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd        9065709      8.56%     56.63% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        1145800      1.08%     57.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        1297403      1.22%     58.94% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult       3504400      3.31%     62.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv         239001      0.23%     62.47% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt         51200      0.05%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        20115721     18.99%     81.51% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       13879015     13.10%     94.61% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess       5707243      5.39%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         105926504                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            20441436                       # DTB read hits
system.switch_cpus7.dtb.read_misses                17                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses         7517796                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           14143411                       # DTB write hits
system.switch_cpus7.dtb.write_misses                1                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        2867361                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            34584847                       # DTB hits
system.switch_cpus7.dtb.data_misses                18                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        10385157                       # DTB accesses
system.switch_cpus7.itb.fetch_hits           64308692                       # ITB hits
system.switch_cpus7.itb.fetch_misses                7                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses       64308699                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               109445330                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          107499653                       # Number of instructions committed
system.switch_cpus7.committedOps            107499653                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     86205461                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      22786866                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            3280729                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      6278764                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            86205461                       # number of integer instructions
system.switch_cpus7.num_fp_insts             22786866                       # number of float instructions
system.switch_cpus7.num_int_register_reads    137773311                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     61320135                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     26374485                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     18417678                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             34584968                       # number of memory refs
system.switch_cpus7.num_load_insts           20441477                       # Number of load instructions
system.switch_cpus7.num_store_insts          14143491                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      160661.159135                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      109284668.840865                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.998532                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.001468                       # Percentage of idle cycles
system.switch_cpus7.Branches                 11110430                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass      4762313      4.43%      4.43% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         46937790     43.66%     48.09% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             422      0.00%     48.09% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     48.09% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd        9108609      8.47%     56.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        1143500      1.06%     57.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        1314103      1.22%     58.85% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult       3515400      3.27%     62.12% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         238901      0.22%     62.35% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt         51200      0.05%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        20442051     19.02%     81.41% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       14143507     13.16%     94.57% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess       5841875      5.43%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         107499671                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3164177                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1478207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       213807                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1912                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          895                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                234                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1511841                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               796                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1382527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             663                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18453                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1493154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       602906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       568183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       568483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       572762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       600617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       563990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         3269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       552219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         3527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       572139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4643885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       168896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14374338                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       130944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12879088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       636800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12835440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       143296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13000520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       108992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     14360808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     12868912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     12239528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       122688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     13003312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107106458                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10469                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3175676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.432718                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.641217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2954400     93.03%     93.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10626      0.33%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5168      0.16%     93.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8333      0.26%     93.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4712      0.15%     93.94% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  13568      0.43%     94.37% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  10762      0.34%     94.71% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 167904      5.29%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    203      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3175676                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011950                       # Number of seconds simulated
sim_ticks                                 11949543000                       # Number of ticks simulated
final_tick                               2356740728500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               69952166                       # Simulator instruction rate (inst/s)
host_op_rate                                 69952060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              779461744                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765508                       # Number of bytes of host memory used
host_seconds                                    15.33                       # Real time elapsed on the host
sim_insts                                  1072398957                       # Number of instructions simulated
sim_ops                                    1072398957                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       319680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       459904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        83328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       613504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1638592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       319680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       112384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        474752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       567104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          567104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         7186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       299928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       144608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       139252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       117829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26752488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     38487162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2865382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      6973321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      9404878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     51341210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst         5356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data        96405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        74982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       112473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       187455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       123185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137125914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       299928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       139252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26752488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2865382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      9404878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst         5356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        74982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       187455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39729720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47458217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47458217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47458217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       299928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       144608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       139252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       117829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26752488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     38487162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2865382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      6973321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      9404878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     51341210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst         5356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data        96405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        74982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       112473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       187455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       123185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184584130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       923                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     339     37.83%     37.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     10.27%     48.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     12      1.34%     49.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     49.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    452     50.45%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 896                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      339     43.35%     43.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     11.76%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      12      1.53%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     56.78% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     338     43.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  782                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             11716214000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.06%     99.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 588000      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               50667000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         11774533500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.747788                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.872768                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  686     83.86%     83.86% # number of callpals executed
system.cpu0.kern.callpal::rdps                     27      3.30%     87.16% # number of callpals executed
system.cpu0.kern.callpal::rti                     105     12.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   818                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              105                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               56                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          475.454404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16653675                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              467                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         35660.974304                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   475.454404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.928622                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928622                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            92847                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           92847                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        28843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          28843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15964                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          626                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          626                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        44807                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           44807                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        44807                       # number of overall hits
system.cpu0.dcache.overall_hits::total          44807                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           83                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           22                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           27                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          150                       # number of overall misses
system.cpu0.dcache.overall_misses::total          150                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        28926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        28926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        16031                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        16031                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        44957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        44957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        44957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        44957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002869                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002869                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004179                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004179                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.029139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.029139                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.041348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003337                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003337                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003337                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003337                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu0.dcache.writebacks::total               29                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              230                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           52743170                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              742                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         71082.439353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           296984                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          296984                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       148147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         148147                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       148147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          148147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       148147                       # number of overall hits
system.cpu0.icache.overall_hits::total         148147                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          230                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          230                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          230                       # number of overall misses
system.cpu0.icache.overall_misses::total          230                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       148377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       148377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       148377                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       148377                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       148377                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       148377                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001550                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001550                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001550                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001550                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001550                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          230                       # number of writebacks
system.cpu0.icache.writebacks::total              230                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       228                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      55     26.96%     26.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     12      5.88%     32.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.49%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    136     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 204                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  122                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             11749160500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 588000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6554000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         11756467000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  178     82.79%     82.79% # number of callpals executed
system.cpu1.kern.callpal::rdps                     24     11.16%     93.95% # number of callpals executed
system.cpu1.kern.callpal::rti                      13      6.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   215                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 13                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               71                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          465.492331                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           22255097                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              485                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         45886.797938                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data            3                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   462.492331                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.903305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909165                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            12487                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           12487                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         3854                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3854                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         2127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2127                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           45                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           39                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         5981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         5981                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5981                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           93                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           13                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          106                       # number of overall misses
system.cpu1.dcache.overall_misses::total          106                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         3947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         2140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         2140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         6087                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6087                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         6087                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6087                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.023562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023562                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006075                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.150943                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.150943                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.220000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.220000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017414                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu1.dcache.writebacks::total               11                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              149                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           74390072                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              661                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         112541.712557                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.403272                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   504.596728                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.014460                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.985540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            36017                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           36017                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        17785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          17785                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        17785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           17785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        17785                       # number of overall hits
system.cpu1.icache.overall_hits::total          17785                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          149                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          149                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          149                       # number of overall misses
system.cpu1.icache.overall_misses::total          149                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        17934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        17934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        17934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        17934                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        17934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        17934                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008308                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008308                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008308                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008308                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008308                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008308                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          149                       # number of writebacks
system.cpu1.icache.writebacks::total              149                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30827                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     543     40.01%     40.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.29%     40.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     12      0.88%     41.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     41.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    797     58.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1357                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      543     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.36%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      12      1.09%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.09%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     542     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1102                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             11686557500     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 588000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     99.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               58005000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         11745601000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.680050                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.812085                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   24      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.01%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1262      4.17%      4.26% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      0.29%      4.55% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.56% # number of callpals executed
system.cpu2.kern.callpal::rti                      78      0.26%      4.81% # number of callpals executed
system.cpu2.kern.callpal::callsys                  46      0.15%      4.97% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.02%      4.99% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28752     95.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30261                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              103                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 72                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 73                      
system.cpu2.kern.mode_good::user                   72                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.708738                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.828571                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         258529500      2.21%      2.21% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         11417482000     97.79%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14976                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.305242                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11997341                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15480                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           775.022028                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.305242                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996690                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10753643                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10753643                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3419289                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3419289                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1914814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1914814                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9857                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9857                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10126                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10126                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5334103                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5334103                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5334103                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5334103                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9937                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9937                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4877                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4877                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          333                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14814                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14814                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14814                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14814                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3429226                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3429226                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1919691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1919691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5348917                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5348917                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5348917                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5348917                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.002898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002541                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.032679                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.032679                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004620                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004620                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.002770                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002770                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.002770                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002770                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7592                       # number of writebacks
system.cpu2.dcache.writebacks::total             7592                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            26502                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998542                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           54784626                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27014                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2028.008662                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.998542                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         46698501                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        46698501                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     23309490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23309490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     23309490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23309490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     23309490                       # number of overall hits
system.cpu2.icache.overall_hits::total       23309490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        26507                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26507                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        26507                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26507                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        26507                       # number of overall misses
system.cpu2.icache.overall_misses::total        26507                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     23335997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23335997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     23335997                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23335997                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     23335997                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23335997                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001136                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001136                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001136                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001136                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001136                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001136                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        26502                       # number of writebacks
system.cpu2.icache.writebacks::total            26502                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1000                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     145     37.18%     37.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     12      3.08%     40.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.51%     40.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    231     59.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 390                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      145     48.01%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      12      3.97%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.66%     52.65% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     143     47.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  302                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             11761579000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 588000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               12132500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         11774630000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774359                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.21%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     12.18%     12.39% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.05%     13.45% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  295     61.97%     75.42% # number of callpals executed
system.cpu3.kern.callpal::rdps                     25      5.25%     80.67% # number of callpals executed
system.cpu3.kern.callpal::rti                      81     17.02%     97.69% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.89%     99.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   476                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              139                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.482014                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.650485                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       11784203000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2061                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          433.686623                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12279554                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2512                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          4888.357484                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    39.323382                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   394.363241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.076803                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.770241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            91021                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           91021                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        26437                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          26437                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        14713                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         14713                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          477                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          477                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          493                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          493                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        41150                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           41150                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        41150                       # number of overall hits
system.cpu3.dcache.overall_hits::total          41150                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1545                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1545                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          661                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          661                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           50                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2206                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2206                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        27982                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        27982                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        15374                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        15374                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        43356                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        43356                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        43356                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        43356                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.055214                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.055214                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.042995                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.042995                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.094877                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.094877                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.048263                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.048263                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.050881                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050881                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.050881                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.050881                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu3.dcache.writebacks::total              952                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1307                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           55345323                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1819                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         30426.235844                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    10.912904                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   501.087096                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.021314                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.978686                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           309729                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          309729                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       152904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         152904                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       152904                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          152904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       152904                       # number of overall hits
system.cpu3.icache.overall_hits::total         152904                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1307                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1307                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1307                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1307                       # number of overall misses
system.cpu3.icache.overall_misses::total         1307                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       154211                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       154211                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       154211                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       154211                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       154211                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       154211                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.008475                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008475                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.008475                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.008475                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1307                       # number of writebacks
system.cpu3.icache.writebacks::total             1307                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1423                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     298     43.57%     43.57% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     12      1.75%     45.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.15%     45.47% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    373     54.53%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 684                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      296     49.01%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      12      1.99%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.17%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     295     48.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  604                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             11961691000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                 588000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               15944500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         11978335500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.993289                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.790885                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.883041                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.90%      0.90% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      6.83%      7.73% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.13%      7.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  559     72.04%     79.90% # number of callpals executed
system.cpu4.kern.callpal::rdps                     25      3.22%     83.12% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.13%     83.25% # number of callpals executed
system.cpu4.kern.callpal::rti                     112     14.43%     97.68% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      1.93%     99.61% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.39%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   776                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              164                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.585366                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.739464                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       12722496000     99.41%     99.41% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.59%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12455                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.918267                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           17248808                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            12967                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1330.208067                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   435.918267                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.851403                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851403                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          445                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           368051                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          368051                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        80464                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          80464                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        82041                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         82041                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1198                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1198                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1292                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1292                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       162505                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          162505                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       162505                       # number of overall hits
system.cpu4.dcache.overall_hits::total         162505                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5669                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5669                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6873                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6873                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          139                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           33                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12542                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12542                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12542                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12542                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        86133                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        86133                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        88914                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        88914                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1325                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1325                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       175047                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       175047                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       175047                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       175047                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.065817                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.065817                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077299                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077299                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.103964                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.103964                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.024906                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.024906                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.071649                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.071649                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.071649                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.071649                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8037                       # number of writebacks
system.cpu4.dcache.writebacks::total             8037                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4577                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999017                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           55928539                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5089                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10990.084299                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999017                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           944657                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          944657                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       465460                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         465460                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       465460                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          465460                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       465460                       # number of overall hits
system.cpu4.icache.overall_hits::total         465460                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4579                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4579                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4579                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4579                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4579                       # number of overall misses
system.cpu4.icache.overall_misses::total         4579                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       470039                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       470039                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       470039                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       470039                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       470039                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       470039                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009742                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009742                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009742                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009742                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009742                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009742                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4577                       # number of writebacks
system.cpu4.icache.writebacks::total             4577                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       228                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      55     26.96%     26.96% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     12      5.88%     32.84% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.49%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    136     66.67%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 204                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  122                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             11767128500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                 588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6652500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         11774533500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  178     82.79%     82.79% # number of callpals executed
system.cpu5.kern.callpal::rdps                     24     11.16%     93.95% # number of callpals executed
system.cpu5.kern.callpal::rti                      13      6.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   215                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               13                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               89                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          408.579158                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           23211063                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              481                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         48255.848233                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            1                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   407.579158                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.001953                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.796053                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.798006                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            12742                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           12742                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data         3941                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           3941                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         2120                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          2120                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           37                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           38                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         6061                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            6061                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         6061                       # number of overall hits
system.cpu5.dcache.overall_hits::total           6061                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          117                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           20                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           12                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          132                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          132                       # number of overall misses
system.cpu5.dcache.overall_misses::total          132                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data         4058                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4058                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         6193                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         6193                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         6193                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         6193                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028832                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028832                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007026                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007026                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.350877                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.350877                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.021314                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021314                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.021314                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021314                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu5.dcache.writebacks::total               20                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              127                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           73208144                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              639                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         114566.735524                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    35.479636                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   476.520364                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.069296                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.930704                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            36473                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           36473                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        18046                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          18046                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        18046                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           18046                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        18046                       # number of overall hits
system.cpu5.icache.overall_hits::total          18046                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          127                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          127                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          127                       # number of overall misses
system.cpu5.icache.overall_misses::total          127                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        18173                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        18173                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        18173                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        18173                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        18173                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        18173                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.006988                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.006988                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.006988                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.006988                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.006988                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.006988                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          127                       # number of writebacks
system.cpu5.icache.writebacks::total              127                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       222                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      54     27.27%     27.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     12      6.06%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.51%     33.84% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    131     66.16%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 198                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                      53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  120                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             11767334500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                 588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                6446500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         11774533500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  172     82.30%     82.30% # number of callpals executed
system.cpu6.kern.callpal::rdps                     24     11.48%     93.78% # number of callpals executed
system.cpu6.kern.callpal::rti                      13      6.22%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   209                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               13                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               50                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          454.652944                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           29136020                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              433                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         67288.729792                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   454.652944                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.887994                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.887994                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            12219                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           12219                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data         3794                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3794                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         2074                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          2074                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           48                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           39                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         5868                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            5868                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         5868                       # number of overall hits
system.cpu6.dcache.overall_hits::total           5868                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           13                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            7                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           11                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           91                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           91                       # number of overall misses
system.cpu6.dcache.overall_misses::total           91                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data         3872                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3872                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         5959                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         5959                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         5959                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         5959                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.020145                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020145                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.006229                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006229                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.127273                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.127273                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.220000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.220000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.015271                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.015271                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.015271                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.015271                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu6.dcache.writebacks::total                7                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               54                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           55474902                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              566                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         98012.194346                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            35054                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           35054                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        17446                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          17446                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        17446                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           17446                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        17446                       # number of overall hits
system.cpu6.icache.overall_hits::total          17446                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        17500                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        17500                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        17500                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        17500                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        17500                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        17500                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003086                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003086                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003086                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003086                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003086                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003086                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu6.icache.writebacks::total               54                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       232                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                      56     26.92%     26.92% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     12      5.77%     32.69% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.96%     33.65% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    138     66.35%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                       56     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      12      9.52%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      1.59%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                      56     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  126                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             11766777500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                 588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                6973000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         11774533500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.405797                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.605769                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  182     83.11%     83.11% # number of callpals executed
system.cpu7.kern.callpal::rdps                     24     10.96%     94.06% # number of callpals executed
system.cpu7.kern.callpal::rti                      13      5.94%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   219                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               13                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               66                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          463.276167                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            8201608                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              501                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         16370.475050                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            2                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   461.276167                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003906                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.900930                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.904836                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            13429                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           13429                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data         4279                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4279                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         2140                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2140                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           51                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           38                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         6419                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            6419                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         6419                       # number of overall hits
system.cpu7.dcache.overall_hits::total           6419                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          103                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           19                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           13                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          122                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          122                       # number of overall misses
system.cpu7.dcache.overall_misses::total          122                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data         4382                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4382                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         2159                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2159                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         6541                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         6541                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         6541                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         6541                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.023505                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023505                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.008800                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008800                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.177419                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.177419                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.254902                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.254902                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018652                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018652                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018652                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018652                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu7.dcache.writebacks::total               18                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              134                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           73255219                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              645                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         113573.982946                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    45.882902                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   465.117098                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.089615                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.908432                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            38066                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           38066                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        18832                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          18832                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        18832                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           18832                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        18832                       # number of overall hits
system.cpu7.icache.overall_hits::total          18832                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          134                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          134                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           134                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          134                       # number of overall misses
system.cpu7.icache.overall_misses::total          134                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        18966                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        18966                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        18966                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        18966                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        18966                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        18966                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.007065                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.007065                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.007065                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.007065                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.007065                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.007065                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          134                       # number of writebacks
system.cpu7.icache.writebacks::total              134                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 816                       # Transaction distribution
system.iobus.trans_dist::WriteResp                816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3394                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19810                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26053                       # number of replacements
system.l2.tags.tagsinuse                  3949.430075                       # Cycle average of tags in use
system.l2.tags.total_refs                     2002455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.557701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1171.244603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    25.107231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    30.767067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    22.202782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    32.013700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1634.864693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   758.567035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    42.745999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    22.622972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    50.292351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    50.253088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     8.645017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data    20.232097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    11.547503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    10.894607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    29.793015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    27.636313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.285948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.007511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.399137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.185197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.010436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.012278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.012269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.004939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.002819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.002660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.007274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.006747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984619                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    962630                       # Number of tag accesses
system.l2.tags.data_accesses                   962630                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16666                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        26919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            26919                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1617                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        21512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25669                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         6034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9406                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          174                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           30                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           50                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        21512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         7161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2855                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data           78                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           33                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           45                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36692                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          174                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           30                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          123                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           50                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        21512                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         7161                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          772                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          771                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2823                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2855                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          126                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data           78                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           40                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           33                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           99                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           45                       # number of overall hits
system.l2.overall_hits::total                   36692                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                115                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               48                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10593                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7418                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7626                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4995                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1756                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25637                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           22                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4995                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7193                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          535                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1302                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1756                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9613                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           18                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           23                       # number of overall misses
system.l2.overall_misses::total                 25637                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        16666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        26919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        26919                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              126                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        26507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         5655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           93                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        26507                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62329                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        26507                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62329                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.912698                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.905660                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.762687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.888710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.938647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867568                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.243478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.174497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.188441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.409334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.383490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.007874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.259259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.261194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.224197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.404255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.264706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.371786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.516862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.569054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.161290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.285714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.447745                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.243478                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.473684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.174497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.305556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.188441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.501115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.409334                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.628075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.383490                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.771014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.007874                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.187500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.259259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.261194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.338235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411317                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.243478                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.473684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.174497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.305556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.188441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.501115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.409334                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.628075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.383490                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.771014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.007874                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.187500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.259259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.261194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.338235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411317                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8605                       # number of writebacks
system.l2.writebacks::total                      8605                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 596                       # Transaction distribution
system.membus.trans_dist::ReadResp              15644                       # Transaction distribution
system.membus.trans_dist::WriteReq                560                       # Transaction distribution
system.membus.trans_dist::WriteResp               560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8861                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            174                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             193                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10651                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15048                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2189568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2192962                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2209602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49581                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               30049                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              17168                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               47217                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              16414                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          16414                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                23549083                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             148377                       # Number of instructions committed
system.switch_cpus0.committedOps               148377                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       142423                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              12570                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        10108                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              142423                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       182562                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       110429                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                47414                       # number of memory refs
system.switch_cpus0.num_load_insts              30233                       # Number of load instructions
system.switch_cpus0.num_store_insts             17181                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23402894.752354                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      146188.247646                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.006208                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.993792                       # Percentage of idle cycles
system.switch_cpus0.Branches                    24779                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          670      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            93342     62.91%     63.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             178      0.12%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           32453     21.87%     85.35% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          17205     11.60%     96.95% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4529      3.05%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            148377                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                4000                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               2205                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                6205                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               2725                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           2725                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                23512887                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              17934                       # Number of instructions committed
system.switch_cpus1.committedOps                17934                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        17087                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                762                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         1229                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               17087                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        23088                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        13535                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 6218                       # number of memory refs
system.switch_cpus1.num_load_insts               4000                       # Number of load instructions
system.switch_cpus1.num_store_insts              2218                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23495255.595691                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      17631.404309                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000750                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999250                       # Percentage of idle cycles
system.switch_cpus1.Branches                     2388                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          102      0.57%      0.57% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            10512     58.61%     59.18% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              62      0.35%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            4106     22.90%     82.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           2219     12.37%     94.80% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           933      5.20%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             17934                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             3410494                       # DTB read hits
system.switch_cpus2.dtb.read_misses               253                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3324595                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1929946                       # DTB write hits
system.switch_cpus2.dtb.write_misses               27                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1861469                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             5340440                       # DTB hits
system.switch_cpus2.dtb.data_misses               280                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         5186064                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           22850542                       # ITB hits
system.switch_cpus2.itb.fetch_misses              257                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       22850799                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                23491018                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           23335705                       # Number of instructions committed
system.switch_cpus2.committedOps             23335705                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     22766880                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         66777                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             543938                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2011884                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            22766880                       # number of integer instructions
system.switch_cpus2.num_fp_insts                66777                       # number of float instructions
system.switch_cpus2.num_int_register_reads     35642336                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     18571780                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        62101                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        29259                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              5369784                       # number of memory refs
system.switch_cpus2.num_load_insts            3439713                       # Number of load instructions
system.switch_cpus2.num_store_insts           1930071                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      553234.632993                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      22937783.367007                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.976449                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.023551                       # Percentage of idle cycles
system.switch_cpus2.Branches                  2806611                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       267189      1.14%      1.14% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         17453516     74.79%     75.94% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          169087      0.72%     76.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     76.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          12467      0.05%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp           4097      0.02%     76.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           8194      0.04%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3451614     14.79%     91.56% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1930403      8.27%     99.83% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         39414      0.17%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          23335997                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               27961                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              15806                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               43767                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              25734                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          25859                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                23549274                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             153826                       # Number of instructions committed
system.switch_cpus3.committedOps               153826                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       147720                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3453                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        17892                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              147720                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       196202                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       112708                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                44889                       # number of memory refs
system.switch_cpus3.num_load_insts              28850                       # Number of load instructions
system.switch_cpus3.num_store_insts             16039                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      23397210.818089                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      152063.181911                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006457                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993543                       # Percentage of idle cycles
system.switch_cpus3.Branches                    22761                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2929      1.90%      1.90% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            97835     63.44%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             147      0.10%     65.44% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           29979     19.44%     84.89% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          16048     10.41%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          7246      4.70%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            154211                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               87002                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              90197                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              177199                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             164395                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         164547                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                23957076                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             469557                       # Number of instructions committed
system.switch_cpus4.committedOps               469557                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       451743                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               9275                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        48780                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              451743                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       648014                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       308396                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               178328                       # number of memory refs
system.switch_cpus4.num_load_insts              87841                       # Number of load instructions
system.switch_cpus4.num_store_insts             90487                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      23485757.133391                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      471318.866609                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.019673                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.980327                       # Percentage of idle cycles
system.switch_cpus4.Branches                    61310                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9872      2.10%      2.10% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           267588     56.93%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             585      0.12%     59.15% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.15% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.25%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           90188     19.19%     78.64% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          90558     19.27%     97.90% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          9849      2.10%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            470039                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                4115                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               2203                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                6318                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits               2725                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses           2725                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                23549080                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              18173                       # Number of instructions committed
system.switch_cpus5.committedOps                18173                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        17325                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                762                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         1353                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               17325                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        23323                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        13654                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 6331                       # number of memory refs
system.switch_cpus5.num_load_insts               4115                       # Number of load instructions
system.switch_cpus5.num_store_insts              2216                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      23531185.956154                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      17894.043846                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000760                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999240                       # Percentage of idle cycles
system.switch_cpus5.Branches                     2515                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          102      0.56%      0.56% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            10640     58.55%     59.11% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              62      0.34%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus5.op_class::MemRead            4220     23.22%     82.67% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           2216     12.19%     94.87% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           933      5.13%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             18173                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                3927                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               2155                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                6082                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               2671                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           2671                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                23549080                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              17500                       # Number of instructions committed
system.switch_cpus6.committedOps                17500                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        16671                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                742                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         1213                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               16671                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads        22533                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        13192                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 6095                       # number of memory refs
system.switch_cpus6.num_load_insts               3927                       # Number of load instructions
system.switch_cpus6.num_store_insts              2168                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      23531849.099959                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      17230.900041                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000732                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999268                       # Percentage of idle cycles
system.switch_cpus6.Branches                     2343                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          106      0.61%      0.61% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            10228     58.45%     59.05% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              62      0.35%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus6.op_class::MemRead            4027     23.01%     82.42% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           2168     12.39%     94.81% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           909      5.19%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             17500                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                4444                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               2232                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                6676                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               2761                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           2761                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                23549080                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              18966                       # Number of instructions committed
system.switch_cpus7.committedOps                18966                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        18102                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                770                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         1660                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               18102                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        24168                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        14099                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 6689                       # number of memory refs
system.switch_cpus7.num_load_insts               4444                       # Number of load instructions
system.switch_cpus7.num_store_insts              2245                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      23530404.569768                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      18675.430232                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000793                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999207                       # Percentage of idle cycles
system.switch_cpus7.Branches                     2839                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          102      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            11056     58.29%     58.83% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              62      0.33%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::MemRead            4551     24.00%     83.15% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           2246     11.84%     95.00% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           949      5.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             18966                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       126923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        56355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17092                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4646                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2100                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                596                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             51898                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               560                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        26919                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             240                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12298                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33087                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        43332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        37067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                183375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        11659                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         7656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3176704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1451583                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       118656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       203064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       486976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1323040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         8384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        10472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         6376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         9000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6863234                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26577                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           154652                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.611256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.733905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129546     83.77%     83.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8952      5.79%     89.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2371      1.53%     91.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1775      1.15%     92.24% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1356      0.88%     93.11% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1316      0.85%     93.96% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1952      1.26%     95.23% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   7275      4.70%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    109      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             154652                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
