
F427IIH_Saramander_Standard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aecc  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800b080  0800b080  0001b080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b558  0800b558  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b558  0800b558  0001b558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b560  0800b560  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b560  0800b560  0001b560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b564  0800b564  0001b564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800b568  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e0  200001fc  0800b764  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008dc  0800b764  000208dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f857  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004122  00000000  00000000  0003fa83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001058f  00000000  00000000  00043ba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000e80  00000000  00000000  00054138  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002a28  00000000  00000000  00054fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002613f  00000000  00000000  000579e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000116cf  00000000  00000000  0007db1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000dd1c3  00000000  00000000  0008f1ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0016c3b1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004590  00000000  00000000  0016c42c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b064 	.word	0x0800b064

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000200 	.word	0x20000200
 80001ec:	0800b064 	.word	0x0800b064

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033e:	f1a4 0401 	sub.w	r4, r4, #1
 8000342:	d1e9      	bne.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2iz>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae0:	d215      	bcs.n	8000b0e <__aeabi_d2iz+0x36>
 8000ae2:	d511      	bpl.n	8000b08 <__aeabi_d2iz+0x30>
 8000ae4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aec:	d912      	bls.n	8000b14 <__aeabi_d2iz+0x3c>
 8000aee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d105      	bne.n	8000b20 <__aeabi_d2iz+0x48>
 8000b14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	bf08      	it	eq
 8000b1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2f>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b30:	bf24      	itt	cs
 8000b32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3a:	d90d      	bls.n	8000b58 <__aeabi_d2f+0x30>
 8000b3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b5c:	d121      	bne.n	8000ba2 <__aeabi_d2f+0x7a>
 8000b5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b62:	bfbc      	itt	lt
 8000b64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	4770      	bxlt	lr
 8000b6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b72:	f1c2 0218 	rsb	r2, r2, #24
 8000b76:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b82:	bf18      	it	ne
 8000b84:	f040 0001 	orrne.w	r0, r0, #1
 8000b88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b94:	ea40 000c 	orr.w	r0, r0, ip
 8000b98:	fa23 f302 	lsr.w	r3, r3, r2
 8000b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba0:	e7cc      	b.n	8000b3c <__aeabi_d2f+0x14>
 8000ba2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba6:	d107      	bne.n	8000bb8 <__aeabi_d2f+0x90>
 8000ba8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bac:	bf1e      	ittt	ne
 8000bae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb6:	4770      	bxne	lr
 8000bb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b972 	b.w	8000ec4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4688      	mov	r8, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4615      	mov	r5, r2
 8000c0a:	d967      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0720 	rsb	r7, r2, #32
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c1e:	4095      	lsls	r5, r2
 8000c20:	ea47 0803 	orr.w	r8, r7, r3
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c30:	fa1f fc85 	uxth.w	ip, r5
 8000c34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c4a:	f080 811b 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8118 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c54:	3f02      	subs	r7, #2
 8000c56:	442b      	add	r3, r5
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6c:	45a4      	cmp	ip, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	192c      	adds	r4, r5, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8107 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	f240 8104 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c80:	3802      	subs	r0, #2
 8000c82:	442c      	add	r4, r5
 8000c84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c88:	eba4 040c 	sub.w	r4, r4, ip
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	b11e      	cbz	r6, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c6 4300 	strd	r4, r3, [r6]
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0xbe>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80eb 	beq.w	8000e7e <__udivmoddi4+0x286>
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e9c6 0100 	strd	r0, r1, [r6]
 8000cae:	4638      	mov	r0, r7
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f783 	clz	r7, r3
 8000cba:	2f00      	cmp	r7, #0
 8000cbc:	d147      	bne.n	8000d4e <__udivmoddi4+0x156>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0xd0>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80fa 	bhi.w	8000ebc <__udivmoddi4+0x2c4>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0303 	sbc.w	r3, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0e0      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000cd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cda:	e7dd      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000cdc:	b902      	cbnz	r2, 8000ce0 <__udivmoddi4+0xe8>
 8000cde:	deff      	udf	#255	; 0xff
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f040 808f 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000cea:	1b49      	subs	r1, r1, r5
 8000cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf0:	fa1f f885 	uxth.w	r8, r5
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb08 f10c 	mul.w	r1, r8, ip
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0c:	18eb      	adds	r3, r5, r3
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4299      	cmp	r1, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x14c>
 8000d34:	192c      	adds	r4, r5, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x14a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80b6 	bhi.w	8000eae <__udivmoddi4+0x2b6>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e79f      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d52:	40bb      	lsls	r3, r7
 8000d54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d6c:	4325      	orrs	r5, r4
 8000d6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d72:	0c2c      	lsrs	r4, r5, #16
 8000d74:	fb08 3319 	mls	r3, r8, r9, r3
 8000d78:	fa1f fa8e 	uxth.w	sl, lr
 8000d7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d80:	fb09 f40a 	mul.w	r4, r9, sl
 8000d84:	429c      	cmp	r4, r3
 8000d86:	fa02 f207 	lsl.w	r2, r2, r7
 8000d8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1e 0303 	adds.w	r3, lr, r3
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	f080 8087 	bcs.w	8000eaa <__udivmoddi4+0x2b2>
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	f240 8084 	bls.w	8000eaa <__udivmoddi4+0x2b2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4473      	add	r3, lr
 8000da8:	1b1b      	subs	r3, r3, r4
 8000daa:	b2ad      	uxth	r5, r5
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000db8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dbc:	45a2      	cmp	sl, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	d26b      	bcs.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d969      	bls.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4474      	add	r4, lr
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	eba4 040a 	sub.w	r4, r4, sl
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c2      	mov	sl, r8
 8000de2:	464b      	mov	r3, r9
 8000de4:	d354      	bcc.n	8000e90 <__udivmoddi4+0x298>
 8000de6:	d051      	beq.n	8000e8c <__udivmoddi4+0x294>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d069      	beq.n	8000ec0 <__udivmoddi4+0x2c8>
 8000dec:	ebb1 050a 	subs.w	r5, r1, sl
 8000df0:	eb64 0403 	sbc.w	r4, r4, r3
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	40fc      	lsrs	r4, r7
 8000dfc:	ea4c 0505 	orr.w	r5, ip, r5
 8000e00:	e9c6 5400 	strd	r5, r4, [r6]
 8000e04:	2700      	movs	r7, #0
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e08:	f1c2 0320 	rsb	r3, r2, #32
 8000e0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e10:	4095      	lsls	r5, r2
 8000e12:	fa01 f002 	lsl.w	r0, r1, r2
 8000e16:	fa21 f303 	lsr.w	r3, r1, r3
 8000e1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e1e:	4338      	orrs	r0, r7
 8000e20:	0c01      	lsrs	r1, r0, #16
 8000e22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e26:	fa1f f885 	uxth.w	r8, r5
 8000e2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb07 f308 	mul.w	r3, r7, r8
 8000e36:	428b      	cmp	r3, r1
 8000e38:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x256>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e44:	d22f      	bcs.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d92d      	bls.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e4a:	3f02      	subs	r7, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1acb      	subs	r3, r1, r3
 8000e50:	b281      	uxth	r1, r0
 8000e52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e5e:	fb00 f308 	mul.w	r3, r0, r8
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x27e>
 8000e66:	1869      	adds	r1, r5, r1
 8000e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e6c:	d217      	bcs.n	8000e9e <__udivmoddi4+0x2a6>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d915      	bls.n	8000e9e <__udivmoddi4+0x2a6>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4429      	add	r1, r5
 8000e76:	1ac9      	subs	r1, r1, r3
 8000e78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e7c:	e73b      	b.n	8000cf6 <__udivmoddi4+0xfe>
 8000e7e:	4637      	mov	r7, r6
 8000e80:	4630      	mov	r0, r6
 8000e82:	e709      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e84:	4607      	mov	r7, r0
 8000e86:	e6e7      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fb      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e8c:	4541      	cmp	r1, r8
 8000e8e:	d2ab      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e94:	eb69 020e 	sbc.w	r2, r9, lr
 8000e98:	3801      	subs	r0, #1
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	e7a4      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000e9e:	4660      	mov	r0, ip
 8000ea0:	e7e9      	b.n	8000e76 <__udivmoddi4+0x27e>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e795      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea6:	4667      	mov	r7, ip
 8000ea8:	e7d1      	b.n	8000e4e <__udivmoddi4+0x256>
 8000eaa:	4681      	mov	r9, r0
 8000eac:	e77c      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	442c      	add	r4, r5
 8000eb2:	e747      	b.n	8000d44 <__udivmoddi4+0x14c>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	442b      	add	r3, r5
 8000eba:	e72f      	b.n	8000d1c <__udivmoddi4+0x124>
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	e708      	b.n	8000cd2 <__udivmoddi4+0xda>
 8000ec0:	4637      	mov	r7, r6
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0xa0>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eca:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <HAL_InitTick+0x3c>)
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_InitTick+0x40>)
 8000ece:	7812      	ldrb	r2, [r2, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
{
 8000ed2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed8:	fbb0 f0f2 	udiv	r0, r0, r2
 8000edc:	fbb3 f0f0 	udiv	r0, r3, r0
 8000ee0:	f000 fc0a 	bl	80016f8 <HAL_SYSTICK_Config>
 8000ee4:	b908      	cbnz	r0, 8000eea <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee6:	2d0f      	cmp	r5, #15
 8000ee8:	d901      	bls.n	8000eee <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000eea:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eec:	bd38      	pop	{r3, r4, r5, pc}
 8000eee:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	4629      	mov	r1, r5
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef8:	f000 fbba 	bl	8001670 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <HAL_InitTick+0x44>)
 8000efe:	4620      	mov	r0, r4
 8000f00:	601d      	str	r5, [r3, #0]
}
 8000f02:	bd38      	pop	{r3, r4, r5, pc}
 8000f04:	20000000 	.word	0x20000000
 8000f08:	20000024 	.word	0x20000024
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_Init>:
{
 8000f10:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f12:	4b0b      	ldr	r3, [pc, #44]	; (8000f40 <HAL_Init+0x30>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f1a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f22:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f2a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	f000 fb8d 	bl	800164c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff ffc8 	bl	8000ec8 <HAL_InitTick>
  HAL_MspInit();
 8000f38:	f005 fa2e 	bl	8006398 <HAL_MspInit>
}
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	bd08      	pop	{r3, pc}
 8000f40:	40023c00 	.word	0x40023c00

08000f44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f44:	4a03      	ldr	r2, [pc, #12]	; (8000f54 <HAL_IncTick+0x10>)
 8000f46:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <HAL_IncTick+0x14>)
 8000f48:	6811      	ldr	r1, [r2, #0]
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	440b      	add	r3, r1
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	200002d4 	.word	0x200002d4
 8000f58:	20000000 	.word	0x20000000

08000f5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f5c:	4b01      	ldr	r3, [pc, #4]	; (8000f64 <HAL_GetTick+0x8>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200002d4 	.word	0x200002d4

08000f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
 8000f6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f6c:	f7ff fff6 	bl	8000f5c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f70:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f72:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000f74:	d002      	beq.n	8000f7c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <HAL_Delay+0x20>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f7c:	f7ff ffee 	bl	8000f5c <HAL_GetTick>
 8000f80:	1b40      	subs	r0, r0, r5
 8000f82:	42a0      	cmp	r0, r4
 8000f84:	d3fa      	bcc.n	8000f7c <HAL_Delay+0x14>
  {
  }
}
 8000f86:	bd38      	pop	{r3, r4, r5, pc}
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	d07c      	beq.n	800108a <HAL_CAN_Init+0xfe>
{
 8000f90:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f92:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000f96:	4604      	mov	r4, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d073      	beq.n	8001084 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f9c:	6822      	ldr	r2, [r4, #0]
 8000f9e:	6813      	ldr	r3, [r2, #0]
 8000fa0:	f023 0302 	bic.w	r3, r3, #2
 8000fa4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fa6:	f7ff ffd9 	bl	8000f5c <HAL_GetTick>
 8000faa:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fac:	e004      	b.n	8000fb8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fae:	f7ff ffd5 	bl	8000f5c <HAL_GetTick>
 8000fb2:	1b40      	subs	r0, r0, r5
 8000fb4:	280a      	cmp	r0, #10
 8000fb6:	d85c      	bhi.n	8001072 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fb8:	6823      	ldr	r3, [r4, #0]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	0791      	lsls	r1, r2, #30
 8000fbe:	d4f6      	bmi.n	8000fae <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	f042 0201 	orr.w	r2, r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc8:	f7ff ffc8 	bl	8000f5c <HAL_GetTick>
 8000fcc:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fce:	e004      	b.n	8000fda <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fd0:	f7ff ffc4 	bl	8000f5c <HAL_GetTick>
 8000fd4:	1b40      	subs	r0, r0, r5
 8000fd6:	280a      	cmp	r0, #10
 8000fd8:	d84b      	bhi.n	8001072 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fda:	6823      	ldr	r3, [r4, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	07d2      	lsls	r2, r2, #31
 8000fe0:	d5f6      	bpl.n	8000fd0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fe2:	7e22      	ldrb	r2, [r4, #24]
 8000fe4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	bf0c      	ite	eq
 8000fea:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fee:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000ff2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ff4:	7e62      	ldrb	r2, [r4, #25]
 8000ff6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	bf0c      	ite	eq
 8000ffc:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001000:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001006:	7ea2      	ldrb	r2, [r4, #26]
 8001008:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	bf0c      	ite	eq
 800100e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001012:	f022 0220 	bicne.w	r2, r2, #32
 8001016:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001018:	7ee2      	ldrb	r2, [r4, #27]
 800101a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	bf0c      	ite	eq
 8001020:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001024:	f042 0210 	orrne.w	r2, r2, #16
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800102a:	7f22      	ldrb	r2, [r4, #28]
 800102c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	bf0c      	ite	eq
 8001032:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001036:	f022 0208 	bicne.w	r2, r2, #8
 800103a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800103c:	7f62      	ldrb	r2, [r4, #29]
 800103e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	bf0c      	ite	eq
 8001044:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001048:	f022 0204 	bicne.w	r2, r2, #4
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800104e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8001052:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
 8001056:	430a      	orrs	r2, r1
 8001058:	6861      	ldr	r1, [r4, #4]
 800105a:	432a      	orrs	r2, r5
 800105c:	4302      	orrs	r2, r0
 800105e:	3901      	subs	r1, #1
 8001060:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001062:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001064:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001066:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001068:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800106c:	f884 5020 	strb.w	r5, [r4, #32]
}
 8001070:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001072:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001074:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 800107c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 800107e:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001082:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001084:	f003 f8f2 	bl	800426c <HAL_CAN_MspInit>
 8001088:	e788      	b.n	8000f9c <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 800108a:	2001      	movs	r0, #1
}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001090:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001094:	3b01      	subs	r3, #1
 8001096:	2b01      	cmp	r3, #1
 8001098:	d905      	bls.n	80010a6 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800109a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800109c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010a0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80010a2:	2001      	movs	r0, #1
  }
}
 80010a4:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010a6:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 80010a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010ac:	f042 0201 	orr.w	r2, r2, #1
{
 80010b0:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80010b6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010ba:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80010be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80010c2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010c6:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80010c8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80010cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80010d0:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010d2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80010d6:	2401      	movs	r4, #1
 80010d8:	f002 001f 	and.w	r0, r2, #31
 80010dc:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010e0:	43c4      	mvns	r4, r0
 80010e2:	4025      	ands	r5, r4
 80010e4:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010e8:	69cd      	ldr	r5, [r1, #28]
 80010ea:	2d00      	cmp	r5, #0
 80010ec:	d03a      	beq.n	8001164 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80010ee:	2d01      	cmp	r5, #1
 80010f0:	d115      	bne.n	800111e <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80010f2:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80010f6:	4305      	orrs	r5, r0
 80010f8:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 80010fc:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010fe:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001100:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001102:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001104:	898b      	ldrh	r3, [r1, #12]
 8001106:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800110a:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800110e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001112:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001116:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800111a:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800111e:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001120:	4a1d      	ldr	r2, [pc, #116]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001122:	bb9b      	cbnz	r3, 800118c <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001124:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001128:	4023      	ands	r3, r4
 800112a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800112e:	690b      	ldr	r3, [r1, #16]
 8001130:	bb2b      	cbnz	r3, 800117e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001134:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001138:	4014      	ands	r4, r2
 800113a:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800113e:	6a0b      	ldr	r3, [r1, #32]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d105      	bne.n	8001150 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001146:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
 800114a:	4318      	orrs	r0, r3
 800114c:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001150:	4a11      	ldr	r2, [pc, #68]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001152:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001156:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 800115a:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800115c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8001160:	bcf0      	pop	{r4, r5, r6, r7}
 8001162:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001164:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001168:	4025      	ands	r5, r4
 800116a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800116e:	00d2      	lsls	r2, r2, #3
 8001170:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001174:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001176:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001178:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800117a:	880b      	ldrh	r3, [r1, #0]
 800117c:	e7c5      	b.n	800110a <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001180:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8001184:	4303      	orrs	r3, r0
 8001186:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800118a:	e7d8      	b.n	800113e <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800118c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001190:	4303      	orrs	r3, r0
 8001192:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001196:	e7ca      	b.n	800112e <HAL_CAN_ConfigFilter+0x9e>
 8001198:	40006400 	.word	0x40006400

0800119c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800119c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800119e:	f890 3020 	ldrb.w	r3, [r0, #32]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011ac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80011ae:	2001      	movs	r0, #1
  }
}
 80011b0:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011b2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011b4:	2302      	movs	r3, #2
 80011b6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011ba:	6813      	ldr	r3, [r2, #0]
 80011bc:	f023 0301 	bic.w	r3, r3, #1
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 80011c4:	f7ff feca 	bl	8000f5c <HAL_GetTick>
 80011c8:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011ca:	e004      	b.n	80011d6 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011cc:	f7ff fec6 	bl	8000f5c <HAL_GetTick>
 80011d0:	1b40      	subs	r0, r0, r5
 80011d2:	280a      	cmp	r0, #10
 80011d4:	d807      	bhi.n	80011e6 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f013 0301 	ands.w	r3, r3, #1
 80011de:	d1f5      	bne.n	80011cc <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011e0:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 80011e2:	4618      	mov	r0, r3
}
 80011e4:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80011e8:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ee:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 80011f2:	f884 2020 	strb.w	r2, [r4, #32]
}
 80011f6:	bd38      	pop	{r3, r4, r5, pc}

080011f8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80011f8:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80011fa:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80011fe:	6805      	ldr	r5, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001200:	3c01      	subs	r4, #1
 8001202:	2c01      	cmp	r4, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001204:	68ae      	ldr	r6, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8001206:	d906      	bls.n	8001216 <HAL_CAN_AddTxMessage+0x1e>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001208:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800120a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001210:	2001      	movs	r0, #1
  }
}
 8001212:	bc70      	pop	{r4, r5, r6}
 8001214:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001216:	f016 5fe0 	tst.w	r6, #469762048	; 0x1c000000
 800121a:	d02e      	beq.n	800127a <HAL_CAN_AddTxMessage+0x82>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800121c:	f3c6 6601 	ubfx	r6, r6, #24, #2
      if (transmitmailbox > 2U)
 8001220:	2e03      	cmp	r6, #3
 8001222:	d031      	beq.n	8001288 <HAL_CAN_AddTxMessage+0x90>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001224:	2001      	movs	r0, #1
 8001226:	40b0      	lsls	r0, r6
 8001228:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 800122a:	688b      	ldr	r3, [r1, #8]
 800122c:	bb93      	cbnz	r3, 8001294 <HAL_CAN_AddTxMessage+0x9c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800122e:	680c      	ldr	r4, [r1, #0]
 8001230:	68c8      	ldr	r0, [r1, #12]
 8001232:	f106 0318 	add.w	r3, r6, #24
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 800123c:	50e8      	str	r0, [r5, r3]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800123e:	7d08      	ldrb	r0, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001240:	6909      	ldr	r1, [r1, #16]
 8001242:	0136      	lsls	r6, r6, #4
 8001244:	19ab      	adds	r3, r5, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001246:	2801      	cmp	r0, #1
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001248:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800124c:	d105      	bne.n	800125a <HAL_CAN_AddTxMessage+0x62>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800124e:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001252:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001256:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800125a:	4435      	add	r5, r6
 800125c:	6851      	ldr	r1, [r2, #4]
 800125e:	f8c5 118c 	str.w	r1, [r5, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001262:	6812      	ldr	r2, [r2, #0]
 8001264:	f8c5 2188 	str.w	r2, [r5, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001268:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800126c:	f042 0201 	orr.w	r2, r2, #1
      return HAL_OK;
 8001270:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001272:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 8001276:	bc70      	pop	{r4, r5, r6}
 8001278:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800127a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800127c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001280:	6243      	str	r3, [r0, #36]	; 0x24
}
 8001282:	bc70      	pop	{r4, r5, r6}
      return HAL_ERROR;
 8001284:	2001      	movs	r0, #1
}
 8001286:	4770      	bx	lr
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001288:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800128a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800128e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
 8001292:	e7be      	b.n	8001212 <HAL_CAN_AddTxMessage+0x1a>
                                                           pHeader->IDE |
 8001294:	68c8      	ldr	r0, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001296:	684c      	ldr	r4, [r1, #4]
                                                           pHeader->IDE |
 8001298:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800129a:	f106 0018 	add.w	r0, r6, #24
 800129e:	0100      	lsls	r0, r0, #4
                                                           pHeader->IDE |
 80012a0:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012a4:	502b      	str	r3, [r5, r0]
 80012a6:	e7ca      	b.n	800123e <HAL_CAN_AddTxMessage+0x46>

080012a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80012ac:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012b0:	3c01      	subs	r4, #1
 80012b2:	2c01      	cmp	r4, #1
 80012b4:	d906      	bls.n	80012c4 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012bc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012be:	2001      	movs	r0, #1
  }
}
 80012c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012c4:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012c6:	2900      	cmp	r1, #0
 80012c8:	d058      	beq.n	800137c <HAL_CAN_GetRxMessage+0xd4>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80012ca:	692c      	ldr	r4, [r5, #16]
 80012cc:	07a4      	lsls	r4, r4, #30
 80012ce:	d058      	beq.n	8001382 <HAL_CAN_GetRxMessage+0xda>
 80012d0:	010c      	lsls	r4, r1, #4
 80012d2:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80012d4:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80012d8:	f007 0704 	and.w	r7, r7, #4
 80012dc:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80012de:	2f00      	cmp	r7, #0
 80012e0:	d15c      	bne.n	800139c <HAL_CAN_GetRxMessage+0xf4>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80012e2:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80012e6:	0d7f      	lsrs	r7, r7, #21
 80012e8:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012ea:	f8d6 e1b0 	ldr.w	lr, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012ee:	f8d6 c1b4 	ldr.w	ip, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012f2:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012f6:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012fa:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012fc:	f3ce 0e40 	ubfx	lr, lr, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001300:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001304:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001308:	f00c 050f 	and.w	r5, ip, #15
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800130c:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800130e:	e9c2 e503 	strd	lr, r5, [r2, #12]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001312:	e9c2 6705 	strd	r6, r7, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001316:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800131a:	6802      	ldr	r2, [r0, #0]
 800131c:	4422      	add	r2, r4
 800131e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001322:	0a12      	lsrs	r2, r2, #8
 8001324:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001326:	6802      	ldr	r2, [r0, #0]
 8001328:	4422      	add	r2, r4
 800132a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800132e:	0c12      	lsrs	r2, r2, #16
 8001330:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001332:	6802      	ldr	r2, [r0, #0]
 8001334:	4422      	add	r2, r4
 8001336:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800133a:	0e12      	lsrs	r2, r2, #24
 800133c:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800133e:	6802      	ldr	r2, [r0, #0]
 8001340:	4422      	add	r2, r4
 8001342:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001346:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001348:	6802      	ldr	r2, [r0, #0]
 800134a:	4422      	add	r2, r4
 800134c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001350:	0a12      	lsrs	r2, r2, #8
 8001352:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001354:	6802      	ldr	r2, [r0, #0]
 8001356:	4422      	add	r2, r4
 8001358:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800135c:	0c12      	lsrs	r2, r2, #16
 800135e:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001360:	6802      	ldr	r2, [r0, #0]
 8001362:	4414      	add	r4, r2
 8001364:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001368:	0e12      	lsrs	r2, r2, #24
 800136a:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800136c:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800136e:	b979      	cbnz	r1, 8001390 <HAL_CAN_GetRxMessage+0xe8>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001370:	68d3      	ldr	r3, [r2, #12]
 8001372:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8001376:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001378:	60d3      	str	r3, [r2, #12]
 800137a:	e7a1      	b.n	80012c0 <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800137c:	68ec      	ldr	r4, [r5, #12]
 800137e:	07a6      	lsls	r6, r4, #30
 8001380:	d1a6      	bne.n	80012d0 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001382:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001388:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800138a:	2001      	movs	r0, #1
}
 800138c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001390:	6913      	ldr	r3, [r2, #16]
 8001392:	f043 0320 	orr.w	r3, r3, #32
 8001396:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001398:	2000      	movs	r0, #0
 800139a:	e791      	b.n	80012c0 <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800139c:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80013a0:	08ff      	lsrs	r7, r7, #3
 80013a2:	6057      	str	r7, [r2, #4]
 80013a4:	e7a1      	b.n	80012ea <HAL_CAN_GetRxMessage+0x42>
 80013a6:	bf00      	nop

080013a8 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80013a8:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80013ac:	3b01      	subs	r3, #1
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d905      	bls.n	80013be <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80013ba:	2001      	movs	r0, #1
  }
}
 80013bc:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80013be:	6802      	ldr	r2, [r0, #0]
 80013c0:	6953      	ldr	r3, [r2, #20]
 80013c2:	4319      	orrs	r1, r3
 80013c4:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80013c6:	2000      	movs	r0, #0
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <HAL_CAN_TxMailbox0CompleteCallback>:
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop

080013d0 <HAL_CAN_TxMailbox1CompleteCallback>:
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop

080013d4 <HAL_CAN_TxMailbox2CompleteCallback>:
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop

080013d8 <HAL_CAN_TxMailbox0AbortCallback>:
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <HAL_CAN_TxMailbox1AbortCallback>:
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <HAL_CAN_TxMailbox2AbortCallback>:
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <HAL_CAN_RxFifo0FullCallback>:
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop

080013e8 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop

080013ec <HAL_CAN_RxFifo1FullCallback>:
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <HAL_CAN_SleepCallback>:
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop

080013f4 <HAL_CAN_WakeUpFromRxMsgCallback>:
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop

080013f8 <HAL_CAN_ErrorCallback>:
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop

080013fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80013fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001400:	6803      	ldr	r3, [r0, #0]
 8001402:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001404:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001408:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800140a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800140e:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001412:	f8d3 a018 	ldr.w	sl, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001416:	f014 0601 	ands.w	r6, r4, #1
{
 800141a:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800141c:	d025      	beq.n	800146a <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800141e:	f017 0601 	ands.w	r6, r7, #1
 8001422:	f040 809c 	bne.w	800155e <HAL_CAN_IRQHandler+0x162>
 8001426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800142a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800142e:	05f8      	lsls	r0, r7, #23
 8001430:	d50d      	bpl.n	800144e <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001432:	682b      	ldr	r3, [r5, #0]
 8001434:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001438:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800143a:	05bb      	lsls	r3, r7, #22
 800143c:	f100 80c7 	bmi.w	80015ce <HAL_CAN_IRQHandler+0x1d2>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001440:	0578      	lsls	r0, r7, #21
 8001442:	f100 80d7 	bmi.w	80015f4 <HAL_CAN_IRQHandler+0x1f8>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001446:	053a      	lsls	r2, r7, #20
 8001448:	f140 80e8 	bpl.w	800161c <HAL_CAN_IRQHandler+0x220>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800144c:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800144e:	03fb      	lsls	r3, r7, #15
 8001450:	d50b      	bpl.n	800146a <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001452:	682b      	ldr	r3, [r5, #0]
 8001454:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001458:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800145a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800145c:	f100 80b3 	bmi.w	80015c6 <HAL_CAN_IRQHandler+0x1ca>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001460:	0379      	lsls	r1, r7, #13
 8001462:	f140 80c9 	bpl.w	80015f8 <HAL_CAN_IRQHandler+0x1fc>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001466:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800146a:	0723      	lsls	r3, r4, #28
 800146c:	d502      	bpl.n	8001474 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800146e:	f01b 0f10 	tst.w	fp, #16
 8001472:	d16e      	bne.n	8001552 <HAL_CAN_IRQHandler+0x156>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001474:	0767      	lsls	r7, r4, #29
 8001476:	d502      	bpl.n	800147e <HAL_CAN_IRQHandler+0x82>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001478:	f01b 0f08 	tst.w	fp, #8
 800147c:	d17f      	bne.n	800157e <HAL_CAN_IRQHandler+0x182>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800147e:	07a0      	lsls	r0, r4, #30
 8001480:	d504      	bpl.n	800148c <HAL_CAN_IRQHandler+0x90>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001482:	682b      	ldr	r3, [r5, #0]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	0799      	lsls	r1, r3, #30
 8001488:	f040 808e 	bne.w	80015a8 <HAL_CAN_IRQHandler+0x1ac>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800148c:	0662      	lsls	r2, r4, #25
 800148e:	d502      	bpl.n	8001496 <HAL_CAN_IRQHandler+0x9a>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001490:	f019 0f10 	tst.w	r9, #16
 8001494:	d157      	bne.n	8001546 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001496:	06a3      	lsls	r3, r4, #26
 8001498:	d503      	bpl.n	80014a2 <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800149a:	f019 0f08 	tst.w	r9, #8
 800149e:	f040 8087 	bne.w	80015b0 <HAL_CAN_IRQHandler+0x1b4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80014a2:	06e7      	lsls	r7, r4, #27
 80014a4:	d504      	bpl.n	80014b0 <HAL_CAN_IRQHandler+0xb4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014a6:	682b      	ldr	r3, [r5, #0]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	0798      	lsls	r0, r3, #30
 80014ac:	f040 8087 	bne.w	80015be <HAL_CAN_IRQHandler+0x1c2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014b0:	03a1      	lsls	r1, r4, #14
 80014b2:	d502      	bpl.n	80014ba <HAL_CAN_IRQHandler+0xbe>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014b4:	f018 0f10 	tst.w	r8, #16
 80014b8:	d168      	bne.n	800158c <HAL_CAN_IRQHandler+0x190>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014ba:	03e2      	lsls	r2, r4, #15
 80014bc:	d502      	bpl.n	80014c4 <HAL_CAN_IRQHandler+0xc8>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80014be:	f018 0f08 	tst.w	r8, #8
 80014c2:	d16a      	bne.n	800159a <HAL_CAN_IRQHandler+0x19e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80014c4:	0423      	lsls	r3, r4, #16
 80014c6:	d535      	bpl.n	8001534 <HAL_CAN_IRQHandler+0x138>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80014c8:	f018 0f04 	tst.w	r8, #4
 80014cc:	682b      	ldr	r3, [r5, #0]
 80014ce:	d02f      	beq.n	8001530 <HAL_CAN_IRQHandler+0x134>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80014d0:	05e7      	lsls	r7, r4, #23
 80014d2:	d504      	bpl.n	80014de <HAL_CAN_IRQHandler+0xe2>
 80014d4:	f01a 0f01 	tst.w	sl, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80014d8:	bf18      	it	ne
 80014da:	f046 0601 	orrne.w	r6, r6, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80014de:	05a0      	lsls	r0, r4, #22
 80014e0:	d504      	bpl.n	80014ec <HAL_CAN_IRQHandler+0xf0>
 80014e2:	f01a 0f02 	tst.w	sl, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80014e6:	bf18      	it	ne
 80014e8:	f046 0602 	orrne.w	r6, r6, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80014ec:	0561      	lsls	r1, r4, #21
 80014ee:	d504      	bpl.n	80014fa <HAL_CAN_IRQHandler+0xfe>
 80014f0:	f01a 0f04 	tst.w	sl, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80014f4:	bf18      	it	ne
 80014f6:	f046 0604 	orrne.w	r6, r6, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014fa:	0522      	lsls	r2, r4, #20
 80014fc:	d518      	bpl.n	8001530 <HAL_CAN_IRQHandler+0x134>
 80014fe:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8001502:	d015      	beq.n	8001530 <HAL_CAN_IRQHandler+0x134>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8001504:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8001508:	f000 8096 	beq.w	8001638 <HAL_CAN_IRQHandler+0x23c>
 800150c:	d979      	bls.n	8001602 <HAL_CAN_IRQHandler+0x206>
 800150e:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8001512:	f000 808e 	beq.w	8001632 <HAL_CAN_IRQHandler+0x236>
 8001516:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800151a:	f000 8090 	beq.w	800163e <HAL_CAN_IRQHandler+0x242>
 800151e:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8001522:	d101      	bne.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            /* Set CAN error code to Acknowledgement error */
            errorcode |= HAL_CAN_ERROR_ACK;
            break;
          case (CAN_ESR_LEC_2):
            /* Set CAN error code to Bit recessive error */
            errorcode |= HAL_CAN_ERROR_BR;
 8001524:	f046 0640 	orr.w	r6, r6, #64	; 0x40
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001528:	699a      	ldr	r2, [r3, #24]
 800152a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800152e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001530:	2204      	movs	r2, #4
 8001532:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001534:	b12e      	cbz	r6, 8001542 <HAL_CAN_IRQHandler+0x146>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001536:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001538:	431e      	orrs	r6, r3
 800153a:	626e      	str	r6, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800153c:	4628      	mov	r0, r5
 800153e:	f7ff ff5b 	bl	80013f8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001542:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001546:	682b      	ldr	r3, [r5, #0]
 8001548:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800154a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800154e:	611a      	str	r2, [r3, #16]
 8001550:	e7a1      	b.n	8001496 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001552:	682b      	ldr	r3, [r5, #0]
 8001554:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001556:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	e78a      	b.n	8001474 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800155e:	2201      	movs	r2, #1
 8001560:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001562:	07bb      	lsls	r3, r7, #30
 8001564:	d437      	bmi.n	80015d6 <HAL_CAN_IRQHandler+0x1da>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001566:	077e      	lsls	r6, r7, #29
 8001568:	d43d      	bmi.n	80015e6 <HAL_CAN_IRQHandler+0x1ea>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800156a:	f017 0608 	ands.w	r6, r7, #8
 800156e:	d059      	beq.n	8001624 <HAL_CAN_IRQHandler+0x228>
 8001570:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001574:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001578:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 800157c:	e757      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800157e:	682b      	ldr	r3, [r5, #0]
 8001580:	2208      	movs	r2, #8
 8001582:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001584:	4628      	mov	r0, r5
 8001586:	f7ff ff2d 	bl	80013e4 <HAL_CAN_RxFifo0FullCallback>
 800158a:	e778      	b.n	800147e <HAL_CAN_IRQHandler+0x82>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800158c:	682b      	ldr	r3, [r5, #0]
 800158e:	2210      	movs	r2, #16
 8001590:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001592:	4628      	mov	r0, r5
 8001594:	f7ff ff2c 	bl	80013f0 <HAL_CAN_SleepCallback>
 8001598:	e78f      	b.n	80014ba <HAL_CAN_IRQHandler+0xbe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800159a:	682b      	ldr	r3, [r5, #0]
 800159c:	2208      	movs	r2, #8
 800159e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80015a0:	4628      	mov	r0, r5
 80015a2:	f7ff ff27 	bl	80013f4 <HAL_CAN_WakeUpFromRxMsgCallback>
 80015a6:	e78d      	b.n	80014c4 <HAL_CAN_IRQHandler+0xc8>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015a8:	4628      	mov	r0, r5
 80015aa:	f003 fc05 	bl	8004db8 <HAL_CAN_RxFifo0MsgPendingCallback>
 80015ae:	e76d      	b.n	800148c <HAL_CAN_IRQHandler+0x90>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	2208      	movs	r2, #8
 80015b4:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80015b6:	4628      	mov	r0, r5
 80015b8:	f7ff ff18 	bl	80013ec <HAL_CAN_RxFifo1FullCallback>
 80015bc:	e771      	b.n	80014a2 <HAL_CAN_IRQHandler+0xa6>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80015be:	4628      	mov	r0, r5
 80015c0:	f7ff ff12 	bl	80013e8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80015c4:	e774      	b.n	80014b0 <HAL_CAN_IRQHandler+0xb4>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80015c6:	4628      	mov	r0, r5
 80015c8:	f7ff ff04 	bl	80013d4 <HAL_CAN_TxMailbox2CompleteCallback>
 80015cc:	e74d      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80015ce:	4628      	mov	r0, r5
 80015d0:	f7ff fefe 	bl	80013d0 <HAL_CAN_TxMailbox1CompleteCallback>
 80015d4:	e73b      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80015d6:	f7ff fef9 	bl	80013cc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015da:	2600      	movs	r6, #0
 80015dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015e4:	e723      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
 80015e6:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80015ea:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80015ee:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80015f2:	e71c      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80015f4:	4616      	mov	r6, r2
 80015f6:	e72a      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80015f8:	033a      	lsls	r2, r7, #12
 80015fa:	d50b      	bpl.n	8001614 <HAL_CAN_IRQHandler+0x218>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80015fc:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8001600:	e733      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8001602:	f1ba 0f10 	cmp.w	sl, #16
 8001606:	d01d      	beq.n	8001644 <HAL_CAN_IRQHandler+0x248>
 8001608:	f1ba 0f20 	cmp.w	sl, #32
 800160c:	d18c      	bne.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_FOR;
 800160e:	f046 0610 	orr.w	r6, r6, #16
            break;
 8001612:	e789      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001614:	4628      	mov	r0, r5
 8001616:	f7ff fee3 	bl	80013e0 <HAL_CAN_TxMailbox2AbortCallback>
 800161a:	e726      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800161c:	4628      	mov	r0, r5
 800161e:	f7ff fedd 	bl	80013dc <HAL_CAN_TxMailbox1AbortCallback>
 8001622:	e714      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001624:	f7ff fed8 	bl	80013d8 <HAL_CAN_TxMailbox0AbortCallback>
 8001628:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800162c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001630:	e6fd      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8001632:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 8001636:	e777      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001638:	f046 0620 	orr.w	r6, r6, #32
            break;
 800163c:	e774      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_CRC;
 800163e:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 8001642:	e771      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001644:	f046 0608 	orr.w	r6, r6, #8
            break;
 8001648:	e76e      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
 800164a:	bf00      	nop

0800164c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800164e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001650:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001654:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001656:	0200      	lsls	r0, r0, #8
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001664:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001666:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001670:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_NVIC_SetPriority+0x64>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001678:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800167a:	f1c3 0507 	rsb	r5, r3, #7
 800167e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001680:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	bf28      	it	cs
 8001686:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001688:	2c06      	cmp	r4, #6
 800168a:	d919      	bls.n	80016c0 <HAL_NVIC_SetPriority+0x50>
 800168c:	3b03      	subs	r3, #3
 800168e:	f04f 34ff 	mov.w	r4, #4294967295
 8001692:	409c      	lsls	r4, r3
 8001694:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	f04f 32ff 	mov.w	r2, #4294967295
 800169c:	40aa      	lsls	r2, r5
 800169e:	ea21 0102 	bic.w	r1, r1, r2
 80016a2:	fa01 f203 	lsl.w	r2, r1, r3
 80016a6:	4322      	orrs	r2, r4
 80016a8:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 80016aa:	2800      	cmp	r0, #0
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	db0a      	blt.n	80016c6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80016b4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80016b8:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80016bc:	bc30      	pop	{r4, r5}
 80016be:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c0:	2400      	movs	r4, #0
 80016c2:	4623      	mov	r3, r4
 80016c4:	e7e8      	b.n	8001698 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c6:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <HAL_NVIC_SetPriority+0x68>)
 80016c8:	f000 000f 	and.w	r0, r0, #15
 80016cc:	4403      	add	r3, r0
 80016ce:	761a      	strb	r2, [r3, #24]
 80016d0:	bc30      	pop	{r4, r5}
 80016d2:	4770      	bx	lr
 80016d4:	e000ed00 	.word	0xe000ed00
 80016d8:	e000ecfc 	.word	0xe000ecfc

080016dc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80016dc:	2800      	cmp	r0, #0
 80016de:	db07      	blt.n	80016f0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e0:	f000 011f 	and.w	r1, r0, #31
 80016e4:	2301      	movs	r3, #1
 80016e6:	0940      	lsrs	r0, r0, #5
 80016e8:	4a02      	ldr	r2, [pc, #8]	; (80016f4 <HAL_NVIC_EnableIRQ+0x18>)
 80016ea:	408b      	lsls	r3, r1
 80016ec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f8:	3801      	subs	r0, #1
 80016fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80016fe:	d20e      	bcs.n	800171e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001702:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001704:	4c08      	ldr	r4, [pc, #32]	; (8001728 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001706:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	20f0      	movs	r0, #240	; 0xf0
 800170a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001710:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001712:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800171c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800171e:	2001      	movs	r0, #1
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800172c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001730:	2b02      	cmp	r3, #2
 8001732:	d003      	beq.n	800173c <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001738:	2001      	movs	r0, #1
 800173a:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800173c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800173e:	2305      	movs	r3, #5
 8001740:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001744:	6813      	ldr	r3, [r2, #0]
 8001746:	f023 0301 	bic.w	r3, r3, #1
 800174a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800174c:	2000      	movs	r0, #0
}
 800174e:	4770      	bx	lr

08001750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001754:	f8df c260 	ldr.w	ip, [pc, #608]	; 80019b8 <HAL_GPIO_Init+0x268>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001758:	f8df 8260 	ldr.w	r8, [pc, #608]	; 80019bc <HAL_GPIO_Init+0x26c>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175c:	f8d1 e000 	ldr.w	lr, [r1]
{
 8001760:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001762:	2500      	movs	r5, #0
 8001764:	e003      	b.n	800176e <HAL_GPIO_Init+0x1e>
 8001766:	3501      	adds	r5, #1
 8001768:	2d10      	cmp	r5, #16
 800176a:	f000 80a4 	beq.w	80018b6 <HAL_GPIO_Init+0x166>
    ioposition = 0x01U << position;
 800176e:	2301      	movs	r3, #1
 8001770:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001772:	ea0e 0403 	and.w	r4, lr, r3
    if(iocurrent == ioposition)
 8001776:	42a3      	cmp	r3, r4
 8001778:	d1f5      	bne.n	8001766 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800177a:	684e      	ldr	r6, [r1, #4]
 800177c:	f026 0a10 	bic.w	sl, r6, #16
 8001780:	f1ba 0f02 	cmp.w	sl, #2
 8001784:	f000 809a 	beq.w	80018bc <HAL_GPIO_Init+0x16c>
 8001788:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800178c:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 800178e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001792:	fa02 f209 	lsl.w	r2, r2, r9
 8001796:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001798:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800179c:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a0:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017a4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a8:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ac:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80017b0:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017b2:	f240 80a9 	bls.w	8001908 <HAL_GPIO_Init+0x1b8>
      temp = GPIOx->PUPDR;
 80017b6:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b8:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ba:	403a      	ands	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017bc:	fa03 f309 	lsl.w	r3, r3, r9
 80017c0:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 80017c2:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017c4:	00f3      	lsls	r3, r6, #3
 80017c6:	d5ce      	bpl.n	8001766 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c8:	2300      	movs	r3, #0
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d4:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 80017d8:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80017dc:	f025 0203 	bic.w	r2, r5, #3
 80017e0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80017e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e8:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80017ec:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017ee:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f2:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80017f4:	f8d2 9008 	ldr.w	r9, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017f8:	00bf      	lsls	r7, r7, #2
 80017fa:	230f      	movs	r3, #15
 80017fc:	40bb      	lsls	r3, r7
 80017fe:	ea29 0a03 	bic.w	sl, r9, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001802:	4b67      	ldr	r3, [pc, #412]	; (80019a0 <HAL_GPIO_Init+0x250>)
 8001804:	4298      	cmp	r0, r3
 8001806:	d02e      	beq.n	8001866 <HAL_GPIO_Init+0x116>
 8001808:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800180c:	4298      	cmp	r0, r3
 800180e:	f000 808e 	beq.w	800192e <HAL_GPIO_Init+0x1de>
 8001812:	4b64      	ldr	r3, [pc, #400]	; (80019a4 <HAL_GPIO_Init+0x254>)
 8001814:	4298      	cmp	r0, r3
 8001816:	f000 8091 	beq.w	800193c <HAL_GPIO_Init+0x1ec>
 800181a:	4b63      	ldr	r3, [pc, #396]	; (80019a8 <HAL_GPIO_Init+0x258>)
 800181c:	4298      	cmp	r0, r3
 800181e:	f000 8094 	beq.w	800194a <HAL_GPIO_Init+0x1fa>
 8001822:	4b62      	ldr	r3, [pc, #392]	; (80019ac <HAL_GPIO_Init+0x25c>)
 8001824:	4298      	cmp	r0, r3
 8001826:	f000 8097 	beq.w	8001958 <HAL_GPIO_Init+0x208>
 800182a:	4b61      	ldr	r3, [pc, #388]	; (80019b0 <HAL_GPIO_Init+0x260>)
 800182c:	4298      	cmp	r0, r3
 800182e:	f000 80a1 	beq.w	8001974 <HAL_GPIO_Init+0x224>
 8001832:	4b60      	ldr	r3, [pc, #384]	; (80019b4 <HAL_GPIO_Init+0x264>)
 8001834:	4298      	cmp	r0, r3
 8001836:	f000 80a4 	beq.w	8001982 <HAL_GPIO_Init+0x232>
 800183a:	f8df 9184 	ldr.w	r9, [pc, #388]	; 80019c0 <HAL_GPIO_Init+0x270>
 800183e:	4548      	cmp	r0, r9
 8001840:	f000 8091 	beq.w	8001966 <HAL_GPIO_Init+0x216>
 8001844:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80019c4 <HAL_GPIO_Init+0x274>
 8001848:	4548      	cmp	r0, r9
 800184a:	f000 80a1 	beq.w	8001990 <HAL_GPIO_Init+0x240>
 800184e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80019c8 <HAL_GPIO_Init+0x278>
 8001852:	4548      	cmp	r0, r9
 8001854:	bf0c      	ite	eq
 8001856:	f04f 0909 	moveq.w	r9, #9
 800185a:	f04f 090a 	movne.w	r9, #10
 800185e:	fa09 f707 	lsl.w	r7, r9, r7
 8001862:	ea4a 0a07 	orr.w	sl, sl, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001866:	f8c2 a008 	str.w	sl, [r2, #8]
        temp = EXTI->IMR;
 800186a:	f8dc 3000 	ldr.w	r3, [ip]
        temp &= ~((uint32_t)iocurrent);
 800186e:	43e2      	mvns	r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001870:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001872:	bf54      	ite	pl
 8001874:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001876:	4323      	orrmi	r3, r4
        }
        EXTI->IMR = temp;
 8001878:	f8cc 3000 	str.w	r3, [ip]

        temp = EXTI->EMR;
 800187c:	f8dc 3004 	ldr.w	r3, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001880:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001882:	bf54      	ite	pl
 8001884:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001886:	4323      	orrmi	r3, r4
        }
        EXTI->EMR = temp;
 8001888:	f8cc 3004 	str.w	r3, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188c:	f8dc 3008 	ldr.w	r3, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001890:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001892:	bf54      	ite	pl
 8001894:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001896:	4323      	orrmi	r3, r4
        }
        EXTI->RTSR = temp;
 8001898:	f8cc 3008 	str.w	r3, [ip, #8]

        temp = EXTI->FTSR;
 800189c:	f8dc 300c 	ldr.w	r3, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018a0:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018a2:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 80018a6:	bf54      	ite	pl
 80018a8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80018aa:	4323      	orrmi	r3, r4
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ac:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 80018ae:	f8cc 300c 	str.w	r3, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b2:	f47f af5c 	bne.w	800176e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 80018b6:	b003      	add	sp, #12
 80018b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 80018bc:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 80018c0:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018c4:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 80018c8:	f8d9 2020 	ldr.w	r2, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018cc:	00bf      	lsls	r7, r7, #2
 80018ce:	f04f 0b0f 	mov.w	fp, #15
 80018d2:	fa0b fb07 	lsl.w	fp, fp, r7
 80018d6:	ea22 0a0b 	bic.w	sl, r2, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018da:	690a      	ldr	r2, [r1, #16]
 80018dc:	40ba      	lsls	r2, r7
 80018de:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 80018e2:	f8c9 2020 	str.w	r2, [r9, #32]
 80018e6:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ea:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 80018ec:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018f0:	fa02 f209 	lsl.w	r2, r2, r9
 80018f4:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f6:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018fa:	ea02 0a0a 	and.w	sl, r2, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018fe:	fa07 f709 	lsl.w	r7, r7, r9
 8001902:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8001906:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001908:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800190a:	ea07 0a02 	and.w	sl, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800190e:	68cf      	ldr	r7, [r1, #12]
 8001910:	fa07 f709 	lsl.w	r7, r7, r9
 8001914:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001918:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800191a:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800191e:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001922:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001926:	40af      	lsls	r7, r5
 8001928:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 800192a:	6047      	str	r7, [r0, #4]
 800192c:	e743      	b.n	80017b6 <HAL_GPIO_Init+0x66>
 800192e:	f04f 0901 	mov.w	r9, #1
 8001932:	fa09 f707 	lsl.w	r7, r9, r7
 8001936:	ea4a 0a07 	orr.w	sl, sl, r7
 800193a:	e794      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800193c:	f04f 0902 	mov.w	r9, #2
 8001940:	fa09 f707 	lsl.w	r7, r9, r7
 8001944:	ea4a 0a07 	orr.w	sl, sl, r7
 8001948:	e78d      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800194a:	f04f 0903 	mov.w	r9, #3
 800194e:	fa09 f707 	lsl.w	r7, r9, r7
 8001952:	ea4a 0a07 	orr.w	sl, sl, r7
 8001956:	e786      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001958:	f04f 0904 	mov.w	r9, #4
 800195c:	fa09 f707 	lsl.w	r7, r9, r7
 8001960:	ea4a 0a07 	orr.w	sl, sl, r7
 8001964:	e77f      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001966:	f04f 0907 	mov.w	r9, #7
 800196a:	fa09 f707 	lsl.w	r7, r9, r7
 800196e:	ea4a 0a07 	orr.w	sl, sl, r7
 8001972:	e778      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001974:	f04f 0905 	mov.w	r9, #5
 8001978:	fa09 f707 	lsl.w	r7, r9, r7
 800197c:	ea4a 0a07 	orr.w	sl, sl, r7
 8001980:	e771      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001982:	f04f 0906 	mov.w	r9, #6
 8001986:	fa09 f707 	lsl.w	r7, r9, r7
 800198a:	ea4a 0a07 	orr.w	sl, sl, r7
 800198e:	e76a      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001990:	f04f 0908 	mov.w	r9, #8
 8001994:	fa09 f707 	lsl.w	r7, r9, r7
 8001998:	ea4a 0a07 	orr.w	sl, sl, r7
 800199c:	e763      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800199e:	bf00      	nop
 80019a0:	40020000 	.word	0x40020000
 80019a4:	40020800 	.word	0x40020800
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40021400 	.word	0x40021400
 80019b4:	40021800 	.word	0x40021800
 80019b8:	40013c00 	.word	0x40013c00
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40021c00 	.word	0x40021c00
 80019c4:	40022000 	.word	0x40022000
 80019c8:	40022400 	.word	0x40022400

080019cc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019cc:	6903      	ldr	r3, [r0, #16]
 80019ce:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80019d0:	bf14      	ite	ne
 80019d2:	2001      	movne	r0, #1
 80019d4:	2000      	moveq	r0, #0
 80019d6:	4770      	bx	lr

080019d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019d8:	b902      	cbnz	r2, 80019dc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019da:	0409      	lsls	r1, r1, #16
 80019dc:	6181      	str	r1, [r0, #24]
  }
}
 80019de:	4770      	bx	lr

080019e0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80019e0:	6943      	ldr	r3, [r0, #20]
 80019e2:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80019e6:	bf08      	it	eq
 80019e8:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ea:	6181      	str	r1, [r0, #24]
  }
}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop

080019f0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019f0:	2800      	cmp	r0, #0
 80019f2:	f000 8132 	beq.w	8001c5a <HAL_RCC_OscConfig+0x26a>
{
 80019f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fa:	6803      	ldr	r3, [r0, #0]
 80019fc:	07dd      	lsls	r5, r3, #31
{
 80019fe:	b082      	sub	sp, #8
 8001a00:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a02:	d52f      	bpl.n	8001a64 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a04:	49ac      	ldr	r1, [pc, #688]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001a06:	688a      	ldr	r2, [r1, #8]
 8001a08:	f002 020c 	and.w	r2, r2, #12
 8001a0c:	2a04      	cmp	r2, #4
 8001a0e:	f000 80ea 	beq.w	8001be6 <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a12:	688a      	ldr	r2, [r1, #8]
 8001a14:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a18:	2a08      	cmp	r2, #8
 8001a1a:	f000 80e0 	beq.w	8001bde <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1e:	6863      	ldr	r3, [r4, #4]
 8001a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a24:	f000 80e9 	beq.w	8001bfa <HAL_RCC_OscConfig+0x20a>
 8001a28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a2c:	f000 8154 	beq.w	8001cd8 <HAL_RCC_OscConfig+0x2e8>
 8001a30:	4da1      	ldr	r5, [pc, #644]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001a32:	682a      	ldr	r2, [r5, #0]
 8001a34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a38:	602a      	str	r2, [r5, #0]
 8001a3a:	682a      	ldr	r2, [r5, #0]
 8001a3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a40:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f040 80de 	bne.w	8001c04 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a48:	f7ff fa88 	bl	8000f5c <HAL_GetTick>
 8001a4c:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4e:	e005      	b.n	8001a5c <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff fa84 	bl	8000f5c <HAL_GetTick>
 8001a54:	1b80      	subs	r0, r0, r6
 8001a56:	2864      	cmp	r0, #100	; 0x64
 8001a58:	f200 80f2 	bhi.w	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5c:	682b      	ldr	r3, [r5, #0]
 8001a5e:	039b      	lsls	r3, r3, #14
 8001a60:	d4f6      	bmi.n	8001a50 <HAL_RCC_OscConfig+0x60>
 8001a62:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a64:	079f      	lsls	r7, r3, #30
 8001a66:	d475      	bmi.n	8001b54 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a68:	071a      	lsls	r2, r3, #28
 8001a6a:	d515      	bpl.n	8001a98 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a6c:	6963      	ldr	r3, [r4, #20]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 80a5 	beq.w	8001bbe <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a74:	4b91      	ldr	r3, [pc, #580]	; (8001cbc <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a76:	4d90      	ldr	r5, [pc, #576]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8001a78:	2201      	movs	r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a7c:	f7ff fa6e 	bl	8000f5c <HAL_GetTick>
 8001a80:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a82:	e005      	b.n	8001a90 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a84:	f7ff fa6a 	bl	8000f5c <HAL_GetTick>
 8001a88:	1b80      	subs	r0, r0, r6
 8001a8a:	2802      	cmp	r0, #2
 8001a8c:	f200 80d8 	bhi.w	8001c40 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a90:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a92:	079b      	lsls	r3, r3, #30
 8001a94:	d5f6      	bpl.n	8001a84 <HAL_RCC_OscConfig+0x94>
 8001a96:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a98:	0758      	lsls	r0, r3, #29
 8001a9a:	d53b      	bpl.n	8001b14 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a9c:	4a86      	ldr	r2, [pc, #536]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001a9e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001aa0:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	f040 80db 	bne.w	8001c5e <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001abc:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abe:	4d80      	ldr	r5, [pc, #512]	; (8001cc0 <HAL_RCC_OscConfig+0x2d0>)
 8001ac0:	682a      	ldr	r2, [r5, #0]
 8001ac2:	05d1      	lsls	r1, r2, #23
 8001ac4:	f140 80ac 	bpl.w	8001c20 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac8:	68a3      	ldr	r3, [r4, #8]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	f000 80c9 	beq.w	8001c62 <HAL_RCC_OscConfig+0x272>
 8001ad0:	2b05      	cmp	r3, #5
 8001ad2:	f000 810b 	beq.w	8001cec <HAL_RCC_OscConfig+0x2fc>
 8001ad6:	4d78      	ldr	r5, [pc, #480]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001ad8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ada:	f022 0201 	bic.w	r2, r2, #1
 8001ade:	672a      	str	r2, [r5, #112]	; 0x70
 8001ae0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ae2:	f022 0204 	bic.w	r2, r2, #4
 8001ae6:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f040 80bf 	bne.w	8001c6c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aee:	f7ff fa35 	bl	8000f5c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001af2:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001af6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001af8:	e006      	b.n	8001b08 <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7ff fa2f 	bl	8000f5c <HAL_GetTick>
 8001afe:	eba0 0008 	sub.w	r0, r0, r8
 8001b02:	42b8      	cmp	r0, r7
 8001b04:	f200 809c 	bhi.w	8001c40 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b08:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b0a:	0798      	lsls	r0, r3, #30
 8001b0c:	d4f5      	bmi.n	8001afa <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b0e:	2e00      	cmp	r6, #0
 8001b10:	f040 80dc 	bne.w	8001ccc <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b14:	69a2      	ldr	r2, [r4, #24]
 8001b16:	b1ca      	cbz	r2, 8001b4c <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b18:	4d67      	ldr	r5, [pc, #412]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001b1a:	68a9      	ldr	r1, [r5, #8]
 8001b1c:	f001 010c 	and.w	r1, r1, #12
 8001b20:	2908      	cmp	r1, #8
 8001b22:	d048      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x1c6>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b24:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b26:	4a67      	ldr	r2, [pc, #412]	; (8001cc4 <HAL_RCC_OscConfig+0x2d4>)
 8001b28:	f04f 0100 	mov.w	r1, #0
 8001b2c:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b2e:	f000 80e7 	beq.w	8001d00 <HAL_RCC_OscConfig+0x310>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b32:	f7ff fa13 	bl	8000f5c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b36:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001b38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b3a:	e004      	b.n	8001b46 <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b3c:	f7ff fa0e 	bl	8000f5c <HAL_GetTick>
 8001b40:	1b40      	subs	r0, r0, r5
 8001b42:	2802      	cmp	r0, #2
 8001b44:	d87c      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	019b      	lsls	r3, r3, #6
 8001b4a:	d4f7      	bmi.n	8001b3c <HAL_RCC_OscConfig+0x14c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001b4c:	2000      	movs	r0, #0
}
 8001b4e:	b002      	add	sp, #8
 8001b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b54:	4a58      	ldr	r2, [pc, #352]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001b56:	6891      	ldr	r1, [r2, #8]
 8001b58:	f011 0f0c 	tst.w	r1, #12
 8001b5c:	d024      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b5e:	6891      	ldr	r1, [r2, #8]
 8001b60:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b64:	2908      	cmp	r1, #8
 8001b66:	d01c      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b68:	68e3      	ldr	r3, [r4, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8092 	beq.w	8001c94 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 8001b70:	4b55      	ldr	r3, [pc, #340]	; (8001cc8 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b72:	4d51      	ldr	r5, [pc, #324]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8001b74:	2201      	movs	r2, #1
 8001b76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b78:	f7ff f9f0 	bl	8000f5c <HAL_GetTick>
 8001b7c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7e:	e004      	b.n	8001b8a <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b80:	f7ff f9ec 	bl	8000f5c <HAL_GetTick>
 8001b84:	1b80      	subs	r0, r0, r6
 8001b86:	2802      	cmp	r0, #2
 8001b88:	d85a      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	682b      	ldr	r3, [r5, #0]
 8001b8c:	0798      	lsls	r0, r3, #30
 8001b8e:	d5f7      	bpl.n	8001b80 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b90:	682b      	ldr	r3, [r5, #0]
 8001b92:	6922      	ldr	r2, [r4, #16]
 8001b94:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b98:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b9c:	602b      	str	r3, [r5, #0]
 8001b9e:	6823      	ldr	r3, [r4, #0]
 8001ba0:	e762      	b.n	8001a68 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ba2:	6852      	ldr	r2, [r2, #4]
 8001ba4:	0256      	lsls	r6, r2, #9
 8001ba6:	d4df      	bmi.n	8001b68 <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba8:	4a43      	ldr	r2, [pc, #268]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001baa:	6812      	ldr	r2, [r2, #0]
 8001bac:	0795      	lsls	r5, r2, #30
 8001bae:	d54b      	bpl.n	8001c48 <HAL_RCC_OscConfig+0x258>
 8001bb0:	68e2      	ldr	r2, [r4, #12]
 8001bb2:	2a01      	cmp	r2, #1
 8001bb4:	d048      	beq.n	8001c48 <HAL_RCC_OscConfig+0x258>
    return HAL_ERROR;
 8001bb6:	2001      	movs	r0, #1
}
 8001bb8:	b002      	add	sp, #8
 8001bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001bbe:	4a3f      	ldr	r2, [pc, #252]	; (8001cbc <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc0:	4d3d      	ldr	r5, [pc, #244]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8001bc2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001bc4:	f7ff f9ca 	bl	8000f5c <HAL_GetTick>
 8001bc8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bca:	e004      	b.n	8001bd6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bcc:	f7ff f9c6 	bl	8000f5c <HAL_GetTick>
 8001bd0:	1b80      	subs	r0, r0, r6
 8001bd2:	2802      	cmp	r0, #2
 8001bd4:	d834      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001bd8:	079f      	lsls	r7, r3, #30
 8001bda:	d4f7      	bmi.n	8001bcc <HAL_RCC_OscConfig+0x1dc>
 8001bdc:	e75b      	b.n	8001a96 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bde:	684a      	ldr	r2, [r1, #4]
 8001be0:	0250      	lsls	r0, r2, #9
 8001be2:	f57f af1c 	bpl.w	8001a1e <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be6:	4a34      	ldr	r2, [pc, #208]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	0391      	lsls	r1, r2, #14
 8001bec:	f57f af3a 	bpl.w	8001a64 <HAL_RCC_OscConfig+0x74>
 8001bf0:	6862      	ldr	r2, [r4, #4]
 8001bf2:	2a00      	cmp	r2, #0
 8001bf4:	f47f af36 	bne.w	8001a64 <HAL_RCC_OscConfig+0x74>
 8001bf8:	e7dd      	b.n	8001bb6 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bfa:	4a2f      	ldr	r2, [pc, #188]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001bfc:	6813      	ldr	r3, [r2, #0]
 8001bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c02:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c04:	f7ff f9aa 	bl	8000f5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c08:	4d2b      	ldr	r5, [pc, #172]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001c0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0c:	e004      	b.n	8001c18 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c0e:	f7ff f9a5 	bl	8000f5c <HAL_GetTick>
 8001c12:	1b80      	subs	r0, r0, r6
 8001c14:	2864      	cmp	r0, #100	; 0x64
 8001c16:	d813      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c18:	682b      	ldr	r3, [r5, #0]
 8001c1a:	039a      	lsls	r2, r3, #14
 8001c1c:	d5f7      	bpl.n	8001c0e <HAL_RCC_OscConfig+0x21e>
 8001c1e:	e720      	b.n	8001a62 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c20:	682a      	ldr	r2, [r5, #0]
 8001c22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c26:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8001c28:	f7ff f998 	bl	8000f5c <HAL_GetTick>
 8001c2c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2e:	682b      	ldr	r3, [r5, #0]
 8001c30:	05da      	lsls	r2, r3, #23
 8001c32:	f53f af49 	bmi.w	8001ac8 <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c36:	f7ff f991 	bl	8000f5c <HAL_GetTick>
 8001c3a:	1bc0      	subs	r0, r0, r7
 8001c3c:	2802      	cmp	r0, #2
 8001c3e:	d9f6      	bls.n	8001c2e <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 8001c40:	2003      	movs	r0, #3
}
 8001c42:	b002      	add	sp, #8
 8001c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c48:	491b      	ldr	r1, [pc, #108]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001c4a:	6920      	ldr	r0, [r4, #16]
 8001c4c:	680a      	ldr	r2, [r1, #0]
 8001c4e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001c52:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001c56:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c58:	e706      	b.n	8001a68 <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 8001c5a:	2001      	movs	r0, #1
}
 8001c5c:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8001c5e:	2600      	movs	r6, #0
 8001c60:	e72d      	b.n	8001abe <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c62:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
 8001c64:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001c6c:	f7ff f976 	bl	8000f5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c70:	4d11      	ldr	r5, [pc, #68]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001c72:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c74:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c78:	e005      	b.n	8001c86 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c7a:	f7ff f96f 	bl	8000f5c <HAL_GetTick>
 8001c7e:	eba0 0008 	sub.w	r0, r0, r8
 8001c82:	42b8      	cmp	r0, r7
 8001c84:	d8dc      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c86:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c88:	079b      	lsls	r3, r3, #30
 8001c8a:	d5f6      	bpl.n	8001c7a <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 8001c8c:	2e00      	cmp	r6, #0
 8001c8e:	f43f af41 	beq.w	8001b14 <HAL_RCC_OscConfig+0x124>
 8001c92:	e01b      	b.n	8001ccc <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 8001c94:	4a0c      	ldr	r2, [pc, #48]	; (8001cc8 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c96:	4d08      	ldr	r5, [pc, #32]	; (8001cb8 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8001c98:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c9a:	f7ff f95f 	bl	8000f5c <HAL_GetTick>
 8001c9e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca0:	e004      	b.n	8001cac <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff f95b 	bl	8000f5c <HAL_GetTick>
 8001ca6:	1b80      	subs	r0, r0, r6
 8001ca8:	2802      	cmp	r0, #2
 8001caa:	d8c9      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cac:	682b      	ldr	r3, [r5, #0]
 8001cae:	0799      	lsls	r1, r3, #30
 8001cb0:	d4f7      	bmi.n	8001ca2 <HAL_RCC_OscConfig+0x2b2>
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	e6d8      	b.n	8001a68 <HAL_RCC_OscConfig+0x78>
 8001cb6:	bf00      	nop
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	42470e80 	.word	0x42470e80
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	42470060 	.word	0x42470060
 8001cc8:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ccc:	4a23      	ldr	r2, [pc, #140]	; (8001d5c <HAL_RCC_OscConfig+0x36c>)
 8001cce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	e71d      	b.n	8001b14 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd8:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <HAL_RCC_OscConfig+0x36c>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	e78b      	b.n	8001c04 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cec:	4b1b      	ldr	r3, [pc, #108]	; (8001d5c <HAL_RCC_OscConfig+0x36c>)
 8001cee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cf0:	f042 0204 	orr.w	r2, r2, #4
 8001cf4:	671a      	str	r2, [r3, #112]	; 0x70
 8001cf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cf8:	f042 0201 	orr.w	r2, r2, #1
 8001cfc:	671a      	str	r2, [r3, #112]	; 0x70
 8001cfe:	e7b5      	b.n	8001c6c <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 8001d00:	f7ff f92c 	bl	8000f5c <HAL_GetTick>
 8001d04:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d06:	e004      	b.n	8001d12 <HAL_RCC_OscConfig+0x322>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d08:	f7ff f928 	bl	8000f5c <HAL_GetTick>
 8001d0c:	1b80      	subs	r0, r0, r6
 8001d0e:	2802      	cmp	r0, #2
 8001d10:	d896      	bhi.n	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d12:	682b      	ldr	r3, [r5, #0]
 8001d14:	0199      	lsls	r1, r3, #6
 8001d16:	d4f7      	bmi.n	8001d08 <HAL_RCC_OscConfig+0x318>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d18:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8001d1c:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8001d20:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d22:	4c0e      	ldr	r4, [pc, #56]	; (8001d5c <HAL_RCC_OscConfig+0x36c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d24:	4333      	orrs	r3, r6
 8001d26:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001d2a:	0852      	lsrs	r2, r2, #1
 8001d2c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001d30:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001d32:	490b      	ldr	r1, [pc, #44]	; (8001d60 <HAL_RCC_OscConfig+0x370>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001d38:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d3a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d3c:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8001d3e:	f7ff f90d 	bl	8000f5c <HAL_GetTick>
 8001d42:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d44:	e005      	b.n	8001d52 <HAL_RCC_OscConfig+0x362>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d46:	f7ff f909 	bl	8000f5c <HAL_GetTick>
 8001d4a:	1b40      	subs	r0, r0, r5
 8001d4c:	2802      	cmp	r0, #2
 8001d4e:	f63f af77 	bhi.w	8001c40 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	019a      	lsls	r2, r3, #6
 8001d56:	d5f6      	bpl.n	8001d46 <HAL_RCC_OscConfig+0x356>
 8001d58:	e6f8      	b.n	8001b4c <HAL_RCC_OscConfig+0x15c>
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	42470060 	.word	0x42470060

08001d64 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d64:	4917      	ldr	r1, [pc, #92]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8001d66:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d68:	688b      	ldr	r3, [r1, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d01b      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0x46>
 8001d72:	2b08      	cmp	r3, #8
 8001d74:	d117      	bne.n	8001da6 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d76:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d78:	684b      	ldr	r3, [r1, #4]
 8001d7a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d7e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d82:	d114      	bne.n	8001dae <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d84:	6849      	ldr	r1, [r1, #4]
 8001d86:	4810      	ldr	r0, [pc, #64]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0x64>)
 8001d88:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d8c:	fba1 0100 	umull	r0, r1, r1, r0
 8001d90:	f7fe ff1a 	bl	8000bc8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x60>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001da0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001da4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001da6:	4808      	ldr	r0, [pc, #32]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001da8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001daa:	4808      	ldr	r0, [pc, #32]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001dac:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dae:	684b      	ldr	r3, [r1, #4]
 8001db0:	4806      	ldr	r0, [pc, #24]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x68>)
 8001db2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001db6:	fba3 0100 	umull	r0, r1, r3, r0
 8001dba:	2300      	movs	r3, #0
 8001dbc:	f7fe ff04 	bl	8000bc8 <__aeabi_uldivmod>
 8001dc0:	e7e8      	b.n	8001d94 <HAL_RCC_GetSysClockFreq+0x30>
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	00f42400 	.word	0x00f42400
 8001dcc:	00b71b00 	.word	0x00b71b00

08001dd0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001dd0:	b160      	cbz	r0, 8001dec <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd2:	4a48      	ldr	r2, [pc, #288]	; (8001ef4 <HAL_RCC_ClockConfig+0x124>)
 8001dd4:	6813      	ldr	r3, [r2, #0]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	428b      	cmp	r3, r1
 8001ddc:	d208      	bcs.n	8001df0 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dde:	b2cb      	uxtb	r3, r1
 8001de0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de2:	6813      	ldr	r3, [r2, #0]
 8001de4:	f003 030f 	and.w	r3, r3, #15
 8001de8:	428b      	cmp	r3, r1
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8001dec:	2001      	movs	r0, #1
}
 8001dee:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df0:	6803      	ldr	r3, [r0, #0]
{
 8001df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df6:	079d      	lsls	r5, r3, #30
 8001df8:	d514      	bpl.n	8001e24 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfa:	075c      	lsls	r4, r3, #29
 8001dfc:	d504      	bpl.n	8001e08 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dfe:	4c3e      	ldr	r4, [pc, #248]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e00:	68a2      	ldr	r2, [r4, #8]
 8001e02:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001e06:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e08:	071a      	lsls	r2, r3, #28
 8001e0a:	d504      	bpl.n	8001e16 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e0c:	4c3a      	ldr	r4, [pc, #232]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e0e:	68a2      	ldr	r2, [r4, #8]
 8001e10:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8001e14:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e16:	4c38      	ldr	r4, [pc, #224]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e18:	6885      	ldr	r5, [r0, #8]
 8001e1a:	68a2      	ldr	r2, [r4, #8]
 8001e1c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001e20:	432a      	orrs	r2, r5
 8001e22:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e24:	07df      	lsls	r7, r3, #31
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	d522      	bpl.n	8001e72 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e2c:	6842      	ldr	r2, [r0, #4]
 8001e2e:	2a01      	cmp	r2, #1
 8001e30:	d056      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x110>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e32:	1e93      	subs	r3, r2, #2
 8001e34:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e36:	4b30      	ldr	r3, [pc, #192]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e38:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e3a:	d958      	bls.n	8001eee <HAL_RCC_ClockConfig+0x11e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e3c:	0799      	lsls	r1, r3, #30
 8001e3e:	d525      	bpl.n	8001e8c <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e40:	4e2d      	ldr	r6, [pc, #180]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e42:	68b3      	ldr	r3, [r6, #8]
 8001e44:	f023 0303 	bic.w	r3, r3, #3
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001e4c:	f7ff f886 	bl	8000f5c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e50:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001e54:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e56:	e005      	b.n	8001e64 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e58:	f7ff f880 	bl	8000f5c <HAL_GetTick>
 8001e5c:	eba0 0008 	sub.w	r0, r0, r8
 8001e60:	42b8      	cmp	r0, r7
 8001e62:	d842      	bhi.n	8001eea <HAL_RCC_ClockConfig+0x11a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e64:	68b3      	ldr	r3, [r6, #8]
 8001e66:	6862      	ldr	r2, [r4, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001e70:	d1f2      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e72:	4a20      	ldr	r2, [pc, #128]	; (8001ef4 <HAL_RCC_ClockConfig+0x124>)
 8001e74:	6813      	ldr	r3, [r2, #0]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	42ab      	cmp	r3, r5
 8001e7c:	d909      	bls.n	8001e92 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	b2eb      	uxtb	r3, r5
 8001e80:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e82:	6813      	ldr	r3, [r2, #0]
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	42ab      	cmp	r3, r5
 8001e8a:	d002      	beq.n	8001e92 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
}
 8001e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	075a      	lsls	r2, r3, #29
 8001e96:	d506      	bpl.n	8001ea6 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e98:	4917      	ldr	r1, [pc, #92]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001e9a:	68e0      	ldr	r0, [r4, #12]
 8001e9c:	688a      	ldr	r2, [r1, #8]
 8001e9e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001ea2:	4302      	orrs	r2, r0
 8001ea4:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea6:	071b      	lsls	r3, r3, #28
 8001ea8:	d411      	bmi.n	8001ece <HAL_RCC_ClockConfig+0xfe>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eaa:	f7ff ff5b 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 8001eae:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001eb0:	4912      	ldr	r1, [pc, #72]	; (8001efc <HAL_RCC_ClockConfig+0x12c>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	4a12      	ldr	r2, [pc, #72]	; (8001f00 <HAL_RCC_ClockConfig+0x130>)
 8001eb6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001eba:	5ccb      	ldrb	r3, [r1, r3]
 8001ebc:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ec0:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ec2:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ec4:	f7ff f800 	bl	8000ec8 <HAL_InitTick>
  return HAL_OK;
 8001ec8:	2000      	movs	r0, #0
}
 8001eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ece:	4a0a      	ldr	r2, [pc, #40]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001ed0:	6921      	ldr	r1, [r4, #16]
 8001ed2:	6893      	ldr	r3, [r2, #8]
 8001ed4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ed8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001edc:	6093      	str	r3, [r2, #8]
 8001ede:	e7e4      	b.n	8001eaa <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <HAL_RCC_ClockConfig+0x128>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	039e      	lsls	r6, r3, #14
 8001ee6:	d4ab      	bmi.n	8001e40 <HAL_RCC_ClockConfig+0x70>
 8001ee8:	e7d0      	b.n	8001e8c <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8001eea:	2003      	movs	r0, #3
 8001eec:	e7ed      	b.n	8001eca <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eee:	0198      	lsls	r0, r3, #6
 8001ef0:	d4a6      	bmi.n	8001e40 <HAL_RCC_ClockConfig+0x70>
 8001ef2:	e7cb      	b.n	8001e8c <HAL_RCC_ClockConfig+0xbc>
 8001ef4:	40023c00 	.word	0x40023c00
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	0800b090 	.word	0x0800b090
 8001f00:	20000024 	.word	0x20000024

08001f04 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f04:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f06:	4a05      	ldr	r2, [pc, #20]	; (8001f1c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f08:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001f0a:	4905      	ldr	r1, [pc, #20]	; (8001f20 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f0c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f10:	6808      	ldr	r0, [r1, #0]
 8001f12:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f14:	40d8      	lsrs	r0, r3
 8001f16:	4770      	bx	lr
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	0800b0a0 	.word	0x0800b0a0
 8001f20:	20000024 	.word	0x20000024

08001f24 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f24:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f26:	4a05      	ldr	r2, [pc, #20]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f28:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001f2a:	4905      	ldr	r1, [pc, #20]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f2c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f30:	6808      	ldr	r0, [r1, #0]
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f34:	40d8      	lsrs	r0, r3
 8001f36:	4770      	bx	lr
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	0800b0a0 	.word	0x0800b0a0
 8001f40:	20000024 	.word	0x20000024

08001f44 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f44:	2800      	cmp	r0, #0
 8001f46:	d03b      	beq.n	8001fc0 <HAL_SPI_Init+0x7c>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f48:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f4c:	2300      	movs	r3, #0
{
 8001f4e:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f50:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8001f54:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f56:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f58:	b362      	cbz	r2, 8001fb4 <HAL_SPI_Init+0x70>
 8001f5a:	4618      	mov	r0, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f5c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001f60:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 8001f64:	432b      	orrs	r3, r5
 8001f66:	4313      	orrs	r3, r2
 8001f68:	6962      	ldr	r2, [r4, #20]
 8001f6a:	69e5      	ldr	r5, [r4, #28]
 8001f6c:	6a26      	ldr	r6, [r4, #32]
 8001f6e:	430b      	orrs	r3, r1
 8001f70:	4313      	orrs	r3, r2
 8001f72:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001f74:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f76:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8001f78:	2502      	movs	r5, #2
 8001f7a:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f7e:	4333      	orrs	r3, r6
 8001f80:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 8001f84:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f86:	432b      	orrs	r3, r5
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f88:	0c12      	lsrs	r2, r2, #16
 8001f8a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001f8c:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f90:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f92:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8001f94:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 8001f98:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f9a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f9c:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f9e:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fa0:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001fa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8001fa6:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001fa8:	61cb      	str	r3, [r1, #28]

  return HAL_OK;
 8001faa:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fac:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001fae:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001fb4:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001fb8:	f004 f9b6 	bl	8006328 <HAL_SPI_MspInit>
 8001fbc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001fbe:	e7cd      	b.n	8001f5c <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8001fc0:	2001      	movs	r0, #1
}
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001fc8:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8001fcc:	2c01      	cmp	r4, #1
{
 8001fce:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8001fd0:	f000 80aa 	beq.w	8002128 <HAL_SPI_TransmitReceive+0x164>
 8001fd4:	461e      	mov	r6, r3
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8001fdc:	4604      	mov	r4, r0
 8001fde:	4617      	mov	r7, r2
 8001fe0:	460d      	mov	r5, r1

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001fe2:	f7fe ffbb 	bl	8000f5c <HAL_GetTick>
 8001fe6:	4680      	mov	r8, r0

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001fe8:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001fec:	6863      	ldr	r3, [r4, #4]
  tmp_state           = hspi->State;
 8001fee:	b2c0      	uxtb	r0, r0
  initial_TxXferCount = Size;

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001ff0:	2801      	cmp	r0, #1
 8001ff2:	d011      	beq.n	8002018 <HAL_SPI_TransmitReceive+0x54>
 8001ff4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001ff8:	d009      	beq.n	800200e <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8001ffa:	2002      	movs	r0, #2
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8001ffc:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8001ffe:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8002000:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002004:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 8002008:	b002      	add	sp, #8
 800200a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800200e:	68a2      	ldr	r2, [r4, #8]
 8002010:	2a00      	cmp	r2, #0
 8002012:	d1f2      	bne.n	8001ffa <HAL_SPI_TransmitReceive+0x36>
 8002014:	2804      	cmp	r0, #4
 8002016:	d1f0      	bne.n	8001ffa <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002018:	2d00      	cmp	r5, #0
 800201a:	f000 8089 	beq.w	8002130 <HAL_SPI_TransmitReceive+0x16c>
 800201e:	2f00      	cmp	r7, #0
 8002020:	f000 8086 	beq.w	8002130 <HAL_SPI_TransmitReceive+0x16c>
 8002024:	2e00      	cmp	r6, #0
 8002026:	f000 8083 	beq.w	8002130 <HAL_SPI_TransmitReceive+0x16c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800202a:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800202e:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002030:	63a7      	str	r7, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002032:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002034:	bf1c      	itt	ne
 8002036:	2205      	movne	r2, #5
 8002038:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800203c:	2200      	movs	r2, #0
 800203e:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8002040:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002042:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002044:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8002046:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8002048:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800204c:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800204e:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002050:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002052:	d403      	bmi.n	800205c <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 8002054:	6802      	ldr	r2, [r0, #0]
 8002056:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800205a:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800205c:	68e2      	ldr	r2, [r4, #12]
 800205e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002062:	f000 809d 	beq.w	80021a0 <HAL_SPI_TransmitReceive+0x1dc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8102 	beq.w	8002270 <HAL_SPI_TransmitReceive+0x2ac>
 800206c:	2e01      	cmp	r6, #1
 800206e:	f000 80ff 	beq.w	8002270 <HAL_SPI_TransmitReceive+0x2ac>
 8002072:	9b08      	ldr	r3, [sp, #32]
 8002074:	3301      	adds	r3, #1
        txallowed = 1U;
 8002076:	f04f 0501 	mov.w	r5, #1
 800207a:	d027      	beq.n	80020cc <HAL_SPI_TransmitReceive+0x108>
 800207c:	e05a      	b.n	8002134 <HAL_SPI_TransmitReceive+0x170>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	0792      	lsls	r2, r2, #30
 8002084:	d50f      	bpl.n	80020a6 <HAL_SPI_TransmitReceive+0xe2>
 8002086:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002088:	b292      	uxth	r2, r2
 800208a:	b162      	cbz	r2, 80020a6 <HAL_SPI_TransmitReceive+0xe2>
 800208c:	b15d      	cbz	r5, 80020a6 <HAL_SPI_TransmitReceive+0xe2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800208e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002090:	7812      	ldrb	r2, [r2, #0]
 8002092:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002094:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002096:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002098:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 800209a:	3a01      	subs	r2, #1
 800209c:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 800209e:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 80020a0:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80020a2:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 80020a4:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	07d7      	lsls	r7, r2, #31
 80020aa:	d50d      	bpl.n	80020c8 <HAL_SPI_TransmitReceive+0x104>
 80020ac:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80020ae:	b292      	uxth	r2, r2
 80020b0:	b152      	cbz	r2, 80020c8 <HAL_SPI_TransmitReceive+0x104>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80020b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80020b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80020ba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80020bc:	3b01      	subs	r3, #1
 80020be:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 80020c0:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 80020c2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80020c4:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 80020c6:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80020c8:	f7fe ff48 	bl	8000f5c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1d4      	bne.n	800207e <HAL_SPI_TransmitReceive+0xba>
 80020d4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1d0      	bne.n	800207e <HAL_SPI_TransmitReceive+0xba>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80020dc:	4b90      	ldr	r3, [pc, #576]	; (8002320 <HAL_SPI_TransmitReceive+0x35c>)
 80020de:	4a91      	ldr	r2, [pc, #580]	; (8002324 <HAL_SPI_TransmitReceive+0x360>)
 80020e0:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020e2:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	0d5b      	lsrs	r3, r3, #21
 80020ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020f2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80020f6:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80020f8:	d107      	bne.n	800210a <HAL_SPI_TransmitReceive+0x146>
 80020fa:	e0ce      	b.n	800229a <HAL_SPI_TransmitReceive+0x2d6>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 80020fc:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80020fe:	6822      	ldr	r2, [r4, #0]
      count--;
 8002100:	3b01      	subs	r3, #1
 8002102:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002104:	6893      	ldr	r3, [r2, #8]
 8002106:	061b      	lsls	r3, r3, #24
 8002108:	d502      	bpl.n	8002110 <HAL_SPI_TransmitReceive+0x14c>
      if (count == 0U)
 800210a:	9b01      	ldr	r3, [sp, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1f5      	bne.n	80020fc <HAL_SPI_TransmitReceive+0x138>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002110:	68a0      	ldr	r0, [r4, #8]
 8002112:	2800      	cmp	r0, #0
 8002114:	f040 80bf 	bne.w	8002296 <HAL_SPI_TransmitReceive+0x2d2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002118:	6823      	ldr	r3, [r4, #0]
 800211a:	9000      	str	r0, [sp, #0]
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	9200      	str	r2, [sp, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	9b00      	ldr	r3, [sp, #0]
 8002126:	e769      	b.n	8001ffc <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8002128:	2002      	movs	r0, #2
}
 800212a:	b002      	add	sp, #8
 800212c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 8002130:	2001      	movs	r0, #1
 8002132:	e763      	b.n	8001ffc <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002134:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002136:	b29b      	uxth	r3, r3
 8002138:	b923      	cbnz	r3, 8002144 <HAL_SPI_TransmitReceive+0x180>
 800213a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800213c:	b29b      	uxth	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 80b0 	beq.w	80022a4 <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002144:	6823      	ldr	r3, [r4, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	0796      	lsls	r6, r2, #30
 800214a:	d50f      	bpl.n	800216c <HAL_SPI_TransmitReceive+0x1a8>
 800214c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800214e:	b292      	uxth	r2, r2
 8002150:	b162      	cbz	r2, 800216c <HAL_SPI_TransmitReceive+0x1a8>
 8002152:	b15d      	cbz	r5, 800216c <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002154:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002156:	7812      	ldrb	r2, [r2, #0]
 8002158:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800215a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800215c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800215e:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 8002160:	3a01      	subs	r2, #1
 8002162:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 8002164:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8002166:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002168:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800216a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	07d0      	lsls	r0, r2, #31
 8002170:	d50d      	bpl.n	800218e <HAL_SPI_TransmitReceive+0x1ca>
 8002172:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002174:	b292      	uxth	r2, r2
 8002176:	b152      	cbz	r2, 800218e <HAL_SPI_TransmitReceive+0x1ca>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002178:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800217e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002180:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002182:	3b01      	subs	r3, #1
 8002184:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8002186:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8002188:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800218a:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800218c:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800218e:	f7fe fee5 	bl	8000f5c <HAL_GetTick>
 8002192:	9b08      	ldr	r3, [sp, #32]
 8002194:	eba0 0008 	sub.w	r0, r0, r8
 8002198:	4283      	cmp	r3, r0
 800219a:	d8cb      	bhi.n	8002134 <HAL_SPI_TransmitReceive+0x170>
        errorcode = HAL_TIMEOUT;
 800219c:	2003      	movs	r0, #3
 800219e:	e72d      	b.n	8001ffc <HAL_SPI_TransmitReceive+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d06f      	beq.n	8002284 <HAL_SPI_TransmitReceive+0x2c0>
 80021a4:	2e01      	cmp	r6, #1
 80021a6:	d06d      	beq.n	8002284 <HAL_SPI_TransmitReceive+0x2c0>
 80021a8:	9b08      	ldr	r3, [sp, #32]
 80021aa:	3301      	adds	r3, #1
{
 80021ac:	f04f 0501 	mov.w	r5, #1
 80021b0:	d024      	beq.n	80021fc <HAL_SPI_TransmitReceive+0x238>
 80021b2:	e02c      	b.n	800220e <HAL_SPI_TransmitReceive+0x24a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	0797      	lsls	r7, r2, #30
 80021ba:	d50d      	bpl.n	80021d8 <HAL_SPI_TransmitReceive+0x214>
 80021bc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80021be:	b292      	uxth	r2, r2
 80021c0:	b152      	cbz	r2, 80021d8 <HAL_SPI_TransmitReceive+0x214>
 80021c2:	b14d      	cbz	r5, 80021d8 <HAL_SPI_TransmitReceive+0x214>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80021c6:	f831 2b02 	ldrh.w	r2, [r1], #2
 80021ca:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80021cc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021ce:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80021d0:	3a01      	subs	r2, #1
 80021d2:	b292      	uxth	r2, r2
 80021d4:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 80021d6:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	07d6      	lsls	r6, r2, #31
 80021dc:	d50c      	bpl.n	80021f8 <HAL_SPI_TransmitReceive+0x234>
 80021de:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80021e0:	b292      	uxth	r2, r2
 80021e2:	b14a      	cbz	r2, 80021f8 <HAL_SPI_TransmitReceive+0x234>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80021ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021ee:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80021f0:	3b01      	subs	r3, #1
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80021f6:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80021f8:	f7fe feb0 	bl	8000f5c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021fc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80021fe:	b29b      	uxth	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1d7      	bne.n	80021b4 <HAL_SPI_TransmitReceive+0x1f0>
 8002204:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002206:	b29b      	uxth	r3, r3
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1d3      	bne.n	80021b4 <HAL_SPI_TransmitReceive+0x1f0>
 800220c:	e766      	b.n	80020dc <HAL_SPI_TransmitReceive+0x118>
 800220e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002210:	b29b      	uxth	r3, r3
 8002212:	b91b      	cbnz	r3, 800221c <HAL_SPI_TransmitReceive+0x258>
 8002214:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d043      	beq.n	80022a4 <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	0790      	lsls	r0, r2, #30
 8002222:	d50d      	bpl.n	8002240 <HAL_SPI_TransmitReceive+0x27c>
 8002224:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002226:	b292      	uxth	r2, r2
 8002228:	b152      	cbz	r2, 8002240 <HAL_SPI_TransmitReceive+0x27c>
 800222a:	b14d      	cbz	r5, 8002240 <HAL_SPI_TransmitReceive+0x27c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800222c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800222e:	f831 2b02 	ldrh.w	r2, [r1], #2
 8002232:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002234:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002236:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002238:	3a01      	subs	r2, #1
 800223a:	b292      	uxth	r2, r2
 800223c:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 800223e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	07d1      	lsls	r1, r2, #31
 8002244:	d50c      	bpl.n	8002260 <HAL_SPI_TransmitReceive+0x29c>
 8002246:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002248:	b292      	uxth	r2, r2
 800224a:	b14a      	cbz	r2, 8002260 <HAL_SPI_TransmitReceive+0x29c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800224c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 8002254:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002256:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002258:	3b01      	subs	r3, #1
 800225a:	b29b      	uxth	r3, r3
 800225c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800225e:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002260:	f7fe fe7c 	bl	8000f5c <HAL_GetTick>
 8002264:	9b08      	ldr	r3, [sp, #32]
 8002266:	eba0 0008 	sub.w	r0, r0, r8
 800226a:	4283      	cmp	r3, r0
 800226c:	d8cf      	bhi.n	800220e <HAL_SPI_TransmitReceive+0x24a>
 800226e:	e795      	b.n	800219c <HAL_SPI_TransmitReceive+0x1d8>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002270:	782b      	ldrb	r3, [r5, #0]
 8002272:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8002274:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002276:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002278:	3b01      	subs	r3, #1
 800227a:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800227c:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800227e:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002280:	6322      	str	r2, [r4, #48]	; 0x30
 8002282:	e6f6      	b.n	8002072 <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002284:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002288:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 800228a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800228c:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800228e:	3b01      	subs	r3, #1
 8002290:	b29b      	uxth	r3, r3
 8002292:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002294:	e788      	b.n	80021a8 <HAL_SPI_TransmitReceive+0x1e4>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002296:	2000      	movs	r0, #0
 8002298:	e6b0      	b.n	8001ffc <HAL_SPI_TransmitReceive+0x38>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800229a:	6822      	ldr	r2, [r4, #0]
 800229c:	6893      	ldr	r3, [r2, #8]
 800229e:	0619      	lsls	r1, r3, #24
 80022a0:	d4fc      	bmi.n	800229c <HAL_SPI_TransmitReceive+0x2d8>
 80022a2:	e735      	b.n	8002110 <HAL_SPI_TransmitReceive+0x14c>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80022a4:	4b1e      	ldr	r3, [pc, #120]	; (8002320 <HAL_SPI_TransmitReceive+0x35c>)
 80022a6:	4a1f      	ldr	r2, [pc, #124]	; (8002324 <HAL_SPI_TransmitReceive+0x360>)
 80022a8:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022aa:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80022ac:	fba2 2303 	umull	r2, r3, r2, r3
 80022b0:	0d5b      	lsrs	r3, r3, #21
 80022b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022ba:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80022be:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022c0:	f47f af23 	bne.w	800210a <HAL_SPI_TransmitReceive+0x146>
 80022c4:	9b08      	ldr	r3, [sp, #32]
 80022c6:	e006      	b.n	80022d6 <HAL_SPI_TransmitReceive+0x312>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80022c8:	f7fe fe48 	bl	8000f5c <HAL_GetTick>
 80022cc:	9b08      	ldr	r3, [sp, #32]
 80022ce:	eba0 0008 	sub.w	r0, r0, r8
 80022d2:	4283      	cmp	r3, r0
 80022d4:	d906      	bls.n	80022e4 <HAL_SPI_TransmitReceive+0x320>
 80022d6:	3301      	adds	r3, #1
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022d8:	6822      	ldr	r2, [r4, #0]
 80022da:	d0df      	beq.n	800229c <HAL_SPI_TransmitReceive+0x2d8>
 80022dc:	6893      	ldr	r3, [r2, #8]
 80022de:	061a      	lsls	r2, r3, #24
 80022e0:	d4f2      	bmi.n	80022c8 <HAL_SPI_TransmitReceive+0x304>
 80022e2:	e715      	b.n	8002110 <HAL_SPI_TransmitReceive+0x14c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022e4:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022e8:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022ea:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022f2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022f4:	d018      	beq.n	8002328 <HAL_SPI_TransmitReceive+0x364>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80022f8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80022fc:	d107      	bne.n	800230e <HAL_SPI_TransmitReceive+0x34a>
          SPI_RESET_CRC(hspi);
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800230c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800230e:	2001      	movs	r0, #1
 8002310:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002314:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002316:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002318:	4313      	orrs	r3, r2
 800231a:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800231c:	6562      	str	r2, [r4, #84]	; 0x54
 800231e:	e66d      	b.n	8001ffc <HAL_SPI_TransmitReceive+0x38>
 8002320:	20000024 	.word	0x20000024
 8002324:	165e9f81 	.word	0x165e9f81
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002328:	68a2      	ldr	r2, [r4, #8]
 800232a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800232e:	d002      	beq.n	8002336 <HAL_SPI_TransmitReceive+0x372>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002330:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002334:	d1df      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x332>
          __HAL_SPI_DISABLE(hspi);
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	e7da      	b.n	80022f6 <HAL_SPI_TransmitReceive+0x332>

08002340 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	2800      	cmp	r0, #0
 8002342:	d05c      	beq.n	80023fe <HAL_TIM_Base_Init+0xbe>
{
 8002344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002346:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800234a:	4604      	mov	r4, r0
 800234c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002350:	b3bb      	cbz	r3, 80023c2 <HAL_TIM_Base_Init+0x82>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002352:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002354:	4e3a      	ldr	r6, [pc, #232]	; (8002440 <HAL_TIM_Base_Init+0x100>)
 8002356:	69a5      	ldr	r5, [r4, #24]
 8002358:	68e0      	ldr	r0, [r4, #12]
 800235a:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 800235c:	2302      	movs	r3, #2
 800235e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002362:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002364:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002366:	d04c      	beq.n	8002402 <HAL_TIM_Base_Init+0xc2>
 8002368:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800236c:	d058      	beq.n	8002420 <HAL_TIM_Base_Init+0xe0>
 800236e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002372:	42b2      	cmp	r2, r6
 8002374:	d02a      	beq.n	80023cc <HAL_TIM_Base_Init+0x8c>
 8002376:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800237a:	42b2      	cmp	r2, r6
 800237c:	d026      	beq.n	80023cc <HAL_TIM_Base_Init+0x8c>
 800237e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002382:	42b2      	cmp	r2, r6
 8002384:	d022      	beq.n	80023cc <HAL_TIM_Base_Init+0x8c>
 8002386:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800238a:	42b2      	cmp	r2, r6
 800238c:	d01e      	beq.n	80023cc <HAL_TIM_Base_Init+0x8c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800238e:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002392:	42b2      	cmp	r2, r6
 8002394:	d013      	beq.n	80023be <HAL_TIM_Base_Init+0x7e>
 8002396:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800239a:	42b2      	cmp	r2, r6
 800239c:	d00f      	beq.n	80023be <HAL_TIM_Base_Init+0x7e>
 800239e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80023a2:	42b2      	cmp	r2, r6
 80023a4:	d00b      	beq.n	80023be <HAL_TIM_Base_Init+0x7e>
 80023a6:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 80023aa:	42b2      	cmp	r2, r6
 80023ac:	d007      	beq.n	80023be <HAL_TIM_Base_Init+0x7e>
 80023ae:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80023b2:	42b2      	cmp	r2, r6
 80023b4:	d003      	beq.n	80023be <HAL_TIM_Base_Init+0x7e>
 80023b6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80023ba:	42b2      	cmp	r2, r6
 80023bc:	d138      	bne.n	8002430 <HAL_TIM_Base_Init+0xf0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023be:	6926      	ldr	r6, [r4, #16]
 80023c0:	e033      	b.n	800242a <HAL_TIM_Base_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 80023c2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80023c6:	f004 fcb9 	bl	8006d3c <HAL_TIM_Base_MspInit>
 80023ca:	e7c2      	b.n	8002352 <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 80023cc:	68a6      	ldr	r6, [r4, #8]
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023ce:	4f1d      	ldr	r7, [pc, #116]	; (8002444 <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80023d4:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023d6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80023d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023dc:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023e2:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023e4:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80023e6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023e8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80023ea:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023ec:	d101      	bne.n	80023f2 <HAL_TIM_Base_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023ee:	6963      	ldr	r3, [r4, #20]
 80023f0:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023f2:	2301      	movs	r3, #1
 80023f4:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80023f6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80023f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80023fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80023fe:	2001      	movs	r0, #1
}
 8002400:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8002402:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002404:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800240a:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800240c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002410:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002416:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002418:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800241a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800241c:	6291      	str	r1, [r2, #40]	; 0x28
 800241e:	e7e6      	b.n	80023ee <HAL_TIM_Base_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 8002420:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002422:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002428:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800242a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800242e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002430:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002434:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002436:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002438:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800243a:	6291      	str	r1, [r2, #40]	; 0x28
 800243c:	e7d9      	b.n	80023f2 <HAL_TIM_Base_Init+0xb2>
 800243e:	bf00      	nop
 8002440:	40010000 	.word	0x40010000
 8002444:	40010400 	.word	0x40010400

08002448 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002448:	6803      	ldr	r3, [r0, #0]
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	f042 0201 	orr.w	r2, r2, #1
 8002450:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002458:	2a06      	cmp	r2, #6
 800245a:	d003      	beq.n	8002464 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	f042 0201 	orr.w	r2, r2, #1
 8002462:	601a      	str	r2, [r3, #0]
}
 8002464:	2000      	movs	r0, #0
 8002466:	4770      	bx	lr

08002468 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002468:	2800      	cmp	r0, #0
 800246a:	d05c      	beq.n	8002526 <HAL_TIM_PWM_Init+0xbe>
{
 800246c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800246e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002472:	4604      	mov	r4, r0
 8002474:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002478:	b3bb      	cbz	r3, 80024ea <HAL_TIM_PWM_Init+0x82>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800247a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800247c:	4e3a      	ldr	r6, [pc, #232]	; (8002568 <HAL_TIM_PWM_Init+0x100>)
 800247e:	69a5      	ldr	r5, [r4, #24]
 8002480:	68e0      	ldr	r0, [r4, #12]
 8002482:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8002484:	2302      	movs	r3, #2
 8002486:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800248a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800248c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800248e:	d04c      	beq.n	800252a <HAL_TIM_PWM_Init+0xc2>
 8002490:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002494:	d058      	beq.n	8002548 <HAL_TIM_PWM_Init+0xe0>
 8002496:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800249a:	42b2      	cmp	r2, r6
 800249c:	d02a      	beq.n	80024f4 <HAL_TIM_PWM_Init+0x8c>
 800249e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024a2:	42b2      	cmp	r2, r6
 80024a4:	d026      	beq.n	80024f4 <HAL_TIM_PWM_Init+0x8c>
 80024a6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024aa:	42b2      	cmp	r2, r6
 80024ac:	d022      	beq.n	80024f4 <HAL_TIM_PWM_Init+0x8c>
 80024ae:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 80024b2:	42b2      	cmp	r2, r6
 80024b4:	d01e      	beq.n	80024f4 <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024b6:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 80024ba:	42b2      	cmp	r2, r6
 80024bc:	d013      	beq.n	80024e6 <HAL_TIM_PWM_Init+0x7e>
 80024be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024c2:	42b2      	cmp	r2, r6
 80024c4:	d00f      	beq.n	80024e6 <HAL_TIM_PWM_Init+0x7e>
 80024c6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024ca:	42b2      	cmp	r2, r6
 80024cc:	d00b      	beq.n	80024e6 <HAL_TIM_PWM_Init+0x7e>
 80024ce:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 80024d2:	42b2      	cmp	r2, r6
 80024d4:	d007      	beq.n	80024e6 <HAL_TIM_PWM_Init+0x7e>
 80024d6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024da:	42b2      	cmp	r2, r6
 80024dc:	d003      	beq.n	80024e6 <HAL_TIM_PWM_Init+0x7e>
 80024de:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80024e2:	42b2      	cmp	r2, r6
 80024e4:	d138      	bne.n	8002558 <HAL_TIM_PWM_Init+0xf0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024e6:	6926      	ldr	r6, [r4, #16]
 80024e8:	e033      	b.n	8002552 <HAL_TIM_PWM_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 80024ea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80024ee:	f004 fbd5 	bl	8006c9c <HAL_TIM_PWM_MspInit>
 80024f2:	e7c2      	b.n	800247a <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 80024f4:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024f6:	4f1d      	ldr	r7, [pc, #116]	; (800256c <HAL_TIM_PWM_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80024fc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024fe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002504:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002506:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800250a:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800250c:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 800250e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002510:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002512:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002514:	d101      	bne.n	800251a <HAL_TIM_PWM_Init+0xb2>
    TIMx->RCR = Structure->RepetitionCounter;
 8002516:	6963      	ldr	r3, [r4, #20]
 8002518:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800251a:	2301      	movs	r3, #1
 800251c:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800251e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002520:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002526:	2001      	movs	r0, #1
}
 8002528:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800252a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800252c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800252e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002532:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8002534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002538:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800253a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800253e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002540:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002542:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002544:	6291      	str	r1, [r2, #40]	; 0x28
 8002546:	e7e6      	b.n	8002516 <HAL_TIM_PWM_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 8002548:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800254a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800254c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002550:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8002552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002556:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002558:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800255c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800255e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002560:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002562:	6291      	str	r1, [r2, #40]	; 0x28
 8002564:	e7d9      	b.n	800251a <HAL_TIM_PWM_Init+0xb2>
 8002566:	bf00      	nop
 8002568:	40010000 	.word	0x40010000
 800256c:	40010400 	.word	0x40010400

08002570 <HAL_TIM_PWM_Start>:
 8002570:	6803      	ldr	r3, [r0, #0]
 8002572:	2201      	movs	r2, #1
 8002574:	6a18      	ldr	r0, [r3, #32]
 8002576:	f001 011f 	and.w	r1, r1, #31
 800257a:	fa02 f101 	lsl.w	r1, r2, r1
 800257e:	ea20 0001 	bic.w	r0, r0, r1
 8002582:	b410      	push	{r4}
 8002584:	6218      	str	r0, [r3, #32]
 8002586:	6a1a      	ldr	r2, [r3, #32]
 8002588:	4c0c      	ldr	r4, [pc, #48]	; (80025bc <HAL_TIM_PWM_Start+0x4c>)
 800258a:	4311      	orrs	r1, r2
 800258c:	42a3      	cmp	r3, r4
 800258e:	6219      	str	r1, [r3, #32]
 8002590:	d00f      	beq.n	80025b2 <HAL_TIM_PWM_Start+0x42>
 8002592:	4a0b      	ldr	r2, [pc, #44]	; (80025c0 <HAL_TIM_PWM_Start+0x50>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d00c      	beq.n	80025b2 <HAL_TIM_PWM_Start+0x42>
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	f002 0207 	and.w	r2, r2, #7
 800259e:	2a06      	cmp	r2, #6
 80025a0:	d003      	beq.n	80025aa <HAL_TIM_PWM_Start+0x3a>
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	f042 0201 	orr.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	2000      	movs	r0, #0
 80025ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025b8:	645a      	str	r2, [r3, #68]	; 0x44
 80025ba:	e7ed      	b.n	8002598 <HAL_TIM_PWM_Start+0x28>
 80025bc:	40010000 	.word	0x40010000
 80025c0:	40010400 	.word	0x40010400

080025c4 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80025c4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	f000 80cc 	beq.w	8002766 <HAL_TIM_PWM_ConfigChannel+0x1a2>
{
 80025ce:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80025d0:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80025d2:	2401      	movs	r4, #1
 80025d4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80025d8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 80025dc:	2a0c      	cmp	r2, #12
 80025de:	d835      	bhi.n	800264c <HAL_TIM_PWM_ConfigChannel+0x88>
 80025e0:	e8df f002 	tbb	[pc, r2]
 80025e4:	34343407 	.word	0x34343407
 80025e8:	3434346a 	.word	0x3434346a
 80025ec:	34343496 	.word	0x34343496
 80025f0:	3d          	.byte	0x3d
 80025f1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80025f2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025f4:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025f8:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80025fa:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025fc:	4e74      	ldr	r6, [pc, #464]	; (80027d0 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025fe:	f025 0501 	bic.w	r5, r5, #1
 8002602:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002604:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002606:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002608:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800260a:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800260e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002612:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8002614:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 8002618:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800261c:	f000 80bb 	beq.w	8002796 <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8002620:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002624:	42b3      	cmp	r3, r6
 8002626:	f000 80b6 	beq.w	8002796 <HAL_TIM_PWM_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800262a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800262c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 800262e:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002630:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002632:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002634:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002636:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002638:	f044 0408 	orr.w	r4, r4, #8
 800263c:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800263e:	6999      	ldr	r1, [r3, #24]
 8002640:	f021 0104 	bic.w	r1, r1, #4
 8002644:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002646:	699a      	ldr	r2, [r3, #24]
 8002648:	432a      	orrs	r2, r5
 800264a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800264c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800264e:	2201      	movs	r2, #1
 8002650:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002654:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8002658:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 800265a:	4618      	mov	r0, r3
}
 800265c:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800265e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002660:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002664:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002666:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002668:	4e59      	ldr	r6, [pc, #356]	; (80027d0 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800266a:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800266e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002670:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002672:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002674:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002676:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800267a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800267e:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002680:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002684:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002688:	d06f      	beq.n	800276a <HAL_TIM_PWM_ConfigChannel+0x1a6>
 800268a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800268e:	42b3      	cmp	r3, r6
 8002690:	d06b      	beq.n	800276a <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002692:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002694:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002696:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002698:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800269a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800269c:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800269e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026a0:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 80026a4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80026a6:	69d9      	ldr	r1, [r3, #28]
 80026a8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80026ac:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80026b4:	61da      	str	r2, [r3, #28]
      break;
 80026b6:	e7c9      	b.n	800264c <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026b8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026ba:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026bc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026be:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026c0:	f8df c10c 	ldr.w	ip, [pc, #268]	; 80027d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026c4:	f025 0510 	bic.w	r5, r5, #16
 80026c8:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80026ca:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80026cc:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80026ce:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80026d0:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026d4:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026d8:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026da:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026de:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026e2:	d065      	beq.n	80027b0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 80026e4:	4f3b      	ldr	r7, [pc, #236]	; (80027d4 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80026e6:	42bb      	cmp	r3, r7
 80026e8:	d062      	beq.n	80027b0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  TIMx->CCR2 = OC_Config->Pulse;
 80026ea:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80026ec:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80026ee:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80026f0:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80026f2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026f4:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026f6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026f8:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 80026fc:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026fe:	6999      	ldr	r1, [r3, #24]
 8002700:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002704:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002706:	699a      	ldr	r2, [r3, #24]
 8002708:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800270c:	619a      	str	r2, [r3, #24]
      break;
 800270e:	e79d      	b.n	800264c <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002710:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002712:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002714:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002716:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002718:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80027d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800271c:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8002720:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002722:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002724:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002726:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8002728:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800272c:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002730:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002732:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8002736:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800273a:	d01c      	beq.n	8002776 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 800273c:	4f25      	ldr	r7, [pc, #148]	; (80027d4 <HAL_TIM_PWM_ConfigChannel+0x210>)
 800273e:	42bb      	cmp	r3, r7
 8002740:	d019      	beq.n	8002776 <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 8002742:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002744:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002746:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002748:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800274a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800274c:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800274e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002750:	f044 0408 	orr.w	r4, r4, #8
 8002754:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002756:	69d9      	ldr	r1, [r3, #28]
 8002758:	f021 0104 	bic.w	r1, r1, #4
 800275c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800275e:	69da      	ldr	r2, [r3, #28]
 8002760:	432a      	orrs	r2, r5
 8002762:	61da      	str	r2, [r3, #28]
      break;
 8002764:	e772      	b.n	800264c <HAL_TIM_PWM_ConfigChannel+0x88>
  __HAL_LOCK(htim);
 8002766:	2002      	movs	r0, #2
}
 8002768:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800276a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800276c:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002770:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002774:	e78d      	b.n	8002692 <HAL_TIM_PWM_ConfigChannel+0xce>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002776:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002778:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800277c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002780:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002784:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002788:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 800278c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002790:	ea4c 1505 	orr.w	r5, ip, r5, lsl #4
 8002794:	e7d5      	b.n	8002742 <HAL_TIM_PWM_ConfigChannel+0x17e>
    tmpccer |= OC_Config->OCNPolarity;
 8002796:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002798:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800279c:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 800279e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027a2:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80027a6:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 80027a8:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80027ac:	4335      	orrs	r5, r6
 80027ae:	e73c      	b.n	800262a <HAL_TIM_PWM_ConfigChannel+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027b0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80027b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027b6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027ba:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80027be:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027c2:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80027c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027ca:	ea4c 0585 	orr.w	r5, ip, r5, lsl #2
 80027ce:	e78c      	b.n	80026ea <HAL_TIM_PWM_ConfigChannel+0x126>
 80027d0:	40010000 	.word	0x40010000
 80027d4:	40010400 	.word	0x40010400

080027d8 <HAL_TIM_OC_DelayElapsedCallback>:
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop

080027dc <HAL_TIM_IC_CaptureCallback>:
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop

080027e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop

080027e4 <HAL_TIM_TriggerCallback>:
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop

080027e8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027e8:	6803      	ldr	r3, [r0, #0]
 80027ea:	691a      	ldr	r2, [r3, #16]
 80027ec:	0791      	lsls	r1, r2, #30
{
 80027ee:	b510      	push	{r4, lr}
 80027f0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027f2:	d502      	bpl.n	80027fa <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	0792      	lsls	r2, r2, #30
 80027f8:	d45f      	bmi.n	80028ba <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027fa:	691a      	ldr	r2, [r3, #16]
 80027fc:	0750      	lsls	r0, r2, #29
 80027fe:	d502      	bpl.n	8002806 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	0751      	lsls	r1, r2, #29
 8002804:	d446      	bmi.n	8002894 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	0712      	lsls	r2, r2, #28
 800280a:	d502      	bpl.n	8002812 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	0710      	lsls	r0, r2, #28
 8002810:	d42e      	bmi.n	8002870 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	06d2      	lsls	r2, r2, #27
 8002816:	d502      	bpl.n	800281e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002818:	68da      	ldr	r2, [r3, #12]
 800281a:	06d0      	lsls	r0, r2, #27
 800281c:	d418      	bmi.n	8002850 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	07d1      	lsls	r1, r2, #31
 8002822:	d502      	bpl.n	800282a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	07d2      	lsls	r2, r2, #31
 8002828:	d45d      	bmi.n	80028e6 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	0610      	lsls	r0, r2, #24
 800282e:	d502      	bpl.n	8002836 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	0611      	lsls	r1, r2, #24
 8002834:	d45f      	bmi.n	80028f6 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	0652      	lsls	r2, r2, #25
 800283a:	d502      	bpl.n	8002842 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	0650      	lsls	r0, r2, #25
 8002840:	d461      	bmi.n	8002906 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002842:	691a      	ldr	r2, [r3, #16]
 8002844:	0691      	lsls	r1, r2, #26
 8002846:	d502      	bpl.n	800284e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	0692      	lsls	r2, r2, #26
 800284c:	d443      	bmi.n	80028d6 <HAL_TIM_IRQHandler+0xee>
}
 800284e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002850:	f06f 0210 	mvn.w	r2, #16
 8002854:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002856:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002858:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800285a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800285e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002860:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002862:	d064      	beq.n	800292e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002864:	f7ff ffba 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002868:	2200      	movs	r2, #0
 800286a:	6823      	ldr	r3, [r4, #0]
 800286c:	7722      	strb	r2, [r4, #28]
 800286e:	e7d6      	b.n	800281e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002870:	f06f 0208 	mvn.w	r2, #8
 8002874:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002876:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002878:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800287a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800287c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800287e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002880:	d152      	bne.n	8002928 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002882:	f7ff ffa9 	bl	80027d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002886:	4620      	mov	r0, r4
 8002888:	f7ff ffaa 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800288c:	2200      	movs	r2, #0
 800288e:	6823      	ldr	r3, [r4, #0]
 8002890:	7722      	strb	r2, [r4, #28]
 8002892:	e7be      	b.n	8002812 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002894:	f06f 0204 	mvn.w	r2, #4
 8002898:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800289a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800289c:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800289e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028a2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80028a4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028a6:	d13c      	bne.n	8002922 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028a8:	f7ff ff96 	bl	80027d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028ac:	4620      	mov	r0, r4
 80028ae:	f7ff ff97 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028b2:	2200      	movs	r2, #0
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	7722      	strb	r2, [r4, #28]
 80028b8:	e7a5      	b.n	8002806 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028ba:	f06f 0202 	mvn.w	r2, #2
 80028be:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028c2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028c6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c8:	d025      	beq.n	8002916 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 80028ca:	f7ff ff87 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ce:	2200      	movs	r2, #0
 80028d0:	6823      	ldr	r3, [r4, #0]
 80028d2:	7722      	strb	r2, [r4, #28]
 80028d4:	e791      	b.n	80027fa <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028d6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80028da:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028dc:	611a      	str	r2, [r3, #16]
}
 80028de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80028e2:	f000 b877 	b.w	80029d4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028e6:	f06f 0201 	mvn.w	r2, #1
 80028ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80028ec:	4620      	mov	r0, r4
 80028ee:	f003 f9f1 	bl	8005cd4 <HAL_TIM_PeriodElapsedCallback>
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	e799      	b.n	800282a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80028fc:	4620      	mov	r0, r4
 80028fe:	f000 f86b 	bl	80029d8 <HAL_TIMEx_BreakCallback>
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	e797      	b.n	8002836 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002906:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800290a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800290c:	4620      	mov	r0, r4
 800290e:	f7ff ff69 	bl	80027e4 <HAL_TIM_TriggerCallback>
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	e795      	b.n	8002842 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002916:	f7ff ff5f 	bl	80027d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291a:	4620      	mov	r0, r4
 800291c:	f7ff ff60 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002920:	e7d5      	b.n	80028ce <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8002922:	f7ff ff5b 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 8002926:	e7c4      	b.n	80028b2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8002928:	f7ff ff58 	bl	80027dc <HAL_TIM_IC_CaptureCallback>
 800292c:	e7ae      	b.n	800288c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800292e:	f7ff ff53 	bl	80027d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002932:	4620      	mov	r0, r4
 8002934:	f7ff ff54 	bl	80027e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002938:	e796      	b.n	8002868 <HAL_TIM_IRQHandler+0x80>
 800293a:	bf00      	nop

0800293c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800293c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8002940:	2a01      	cmp	r2, #1
 8002942:	d01a      	beq.n	800297a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 8002944:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002946:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002948:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800294a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800294e:	e9d1 6500 	ldrd	r6, r5, [r1]
 8002952:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 8002954:	6860      	ldr	r0, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002956:	68a2      	ldr	r2, [r4, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002958:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800295c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002960:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002962:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002964:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 8002966:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8002968:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 800296a:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 800296c:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800296e:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002972:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 8002976:	bc70      	pop	{r4, r5, r6}
 8002978:	4770      	bx	lr
  __HAL_LOCK(htim);
 800297a:	2002      	movs	r0, #2
}
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop

08002980 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002980:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002984:	2b01      	cmp	r3, #1
 8002986:	d021      	beq.n	80029cc <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8002988:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800298a:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800298e:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002996:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800299c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800299e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029a2:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80029a6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80029a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029ac:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80029b2:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80029b4:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029b6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80029b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029bc:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 80029be:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80029c0:	6453      	str	r3, [r2, #68]	; 0x44

  return HAL_OK;
}
 80029c2:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 80029c4:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 80029c8:	4608      	mov	r0, r1
 80029ca:	4770      	bx	lr
  __HAL_LOCK(htim);
 80029cc:	2302      	movs	r3, #2
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop

080029d4 <HAL_TIMEx_CommutCallback>:
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop

080029d8 <HAL_TIMEx_BreakCallback>:
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop

080029dc <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029dc:	2800      	cmp	r0, #0
 80029de:	f000 8104 	beq.w	8002bea <HAL_UART_Init+0x20e>
{
 80029e2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029e6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80029ea:	4604      	mov	r4, r0
 80029ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f000 80f5 	beq.w	8002be0 <HAL_UART_Init+0x204>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029f6:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029f8:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 80029fa:	2224      	movs	r2, #36	; 0x24
 80029fc:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002a00:	68d8      	ldr	r0, [r3, #12]
 8002a02:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a06:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8002a0a:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a0c:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a0e:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a10:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8002a14:	4329      	orrs	r1, r5
 8002a16:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002a18:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a1a:	6965      	ldr	r5, [r4, #20]
 8002a1c:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8002a1e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a22:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002a24:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a28:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	69a1      	ldr	r1, [r4, #24]
 8002a32:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002a36:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a38:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a3c:	615a      	str	r2, [r3, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a3e:	4aaa      	ldr	r2, [pc, #680]	; (8002ce8 <HAL_UART_Init+0x30c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a40:	d071      	beq.n	8002b26 <HAL_UART_Init+0x14a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a42:	4293      	cmp	r3, r2
 8002a44:	f000 80d3 	beq.w	8002bee <HAL_UART_Init+0x212>
 8002a48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	f000 80ce 	beq.w	8002bee <HAL_UART_Init+0x212>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002a52:	f7ff fa57 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002a56:	4fa5      	ldr	r7, [pc, #660]	; (8002cec <HAL_UART_Init+0x310>)
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a68:	fba7 2303 	umull	r2, r3, r7, r3
 8002a6c:	095b      	lsrs	r3, r3, #5
 8002a6e:	011d      	lsls	r5, r3, #4
 8002a70:	f7ff fa48 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002a74:	6866      	ldr	r6, [r4, #4]
 8002a76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a7a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a7e:	00b6      	lsls	r6, r6, #2
 8002a80:	fbb0 f6f6 	udiv	r6, r0, r6
 8002a84:	f7ff fa3e 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002a88:	6863      	ldr	r3, [r4, #4]
 8002a8a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a98:	fba7 2303 	umull	r2, r3, r7, r3
 8002a9c:	095b      	lsrs	r3, r3, #5
 8002a9e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002aa2:	fb09 6313 	mls	r3, r9, r3, r6
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	3332      	adds	r3, #50	; 0x32
 8002aaa:	fba7 2303 	umull	r2, r3, r7, r3
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002ab4:	f7ff fa26 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002ab8:	6862      	ldr	r2, [r4, #4]
 8002aba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002abe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ac2:	0093      	lsls	r3, r2, #2
 8002ac4:	fbb0 f8f3 	udiv	r8, r0, r3
 8002ac8:	f7ff fa1c 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002acc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002ad0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ad4:	008b      	lsls	r3, r1, #2
 8002ad6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ade:	fba7 1303 	umull	r1, r3, r7, r3
 8002ae2:	095b      	lsrs	r3, r3, #5
 8002ae4:	fb09 8313 	mls	r3, r9, r3, r8
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	3332      	adds	r3, #50	; 0x32
 8002aec:	fba7 1303 	umull	r1, r3, r7, r3
 8002af0:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8002af4:	4333      	orrs	r3, r6
 8002af6:	442b      	add	r3, r5
 8002af8:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002afa:	6913      	ldr	r3, [r2, #16]
 8002afc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002b00:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b02:	6953      	ldr	r3, [r2, #20]
 8002b04:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002b08:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002b0a:	68d3      	ldr	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b0c:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8002b0e:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8002b10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b14:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002b16:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b18:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002b1a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002b1e:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b26:	4293      	cmp	r3, r2
 8002b28:	f000 809f 	beq.w	8002c6a <HAL_UART_Init+0x28e>
 8002b2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b30:	4293      	cmp	r3, r2
 8002b32:	f000 809a 	beq.w	8002c6a <HAL_UART_Init+0x28e>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b36:	f7ff f9e5 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002b3a:	4f6c      	ldr	r7, [pc, #432]	; (8002cec <HAL_UART_Init+0x310>)
 8002b3c:	6863      	ldr	r3, [r4, #4]
 8002b3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4c:	fba7 2303 	umull	r2, r3, r7, r3
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	011e      	lsls	r6, r3, #4
 8002b54:	f7ff f9d6 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002b58:	6865      	ldr	r5, [r4, #4]
 8002b5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b62:	006d      	lsls	r5, r5, #1
 8002b64:	fbb0 f5f5 	udiv	r5, r0, r5
 8002b68:	f7ff f9cc 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002b6c:	6863      	ldr	r3, [r4, #4]
 8002b6e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7c:	fba7 2303 	umull	r2, r3, r7, r3
 8002b80:	095b      	lsrs	r3, r3, #5
 8002b82:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b86:	fb09 5313 	mls	r3, r9, r3, r5
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	3332      	adds	r3, #50	; 0x32
 8002b8e:	fba7 2303 	umull	r2, r3, r7, r3
 8002b92:	091b      	lsrs	r3, r3, #4
 8002b94:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002b98:	f7ff f9b4 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002b9c:	6862      	ldr	r2, [r4, #4]
 8002b9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ba2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ba6:	0053      	lsls	r3, r2, #1
 8002ba8:	fbb0 f8f3 	udiv	r8, r0, r3
 8002bac:	f7ff f9aa 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002bb0:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002bb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bb8:	004b      	lsls	r3, r1, #1
 8002bba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	fba7 1303 	umull	r1, r3, r7, r3
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	fb09 8313 	mls	r3, r9, r3, r8
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	3332      	adds	r3, #50	; 0x32
 8002bd0:	fba7 1303 	umull	r1, r3, r7, r3
 8002bd4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002bd8:	4433      	add	r3, r6
 8002bda:	442b      	add	r3, r5
 8002bdc:	6093      	str	r3, [r2, #8]
 8002bde:	e78c      	b.n	8002afa <HAL_UART_Init+0x11e>
    huart->Lock = HAL_UNLOCKED;
 8002be0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002be4:	f004 f93c 	bl	8006e60 <HAL_UART_MspInit>
 8002be8:	e705      	b.n	80029f6 <HAL_UART_Init+0x1a>
    return HAL_ERROR;
 8002bea:	2001      	movs	r0, #1
}
 8002bec:	4770      	bx	lr
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002bee:	f7ff f999 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002bf2:	4f3e      	ldr	r7, [pc, #248]	; (8002cec <HAL_UART_Init+0x310>)
 8002bf4:	6863      	ldr	r3, [r4, #4]
 8002bf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bfa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c04:	fba7 2303 	umull	r2, r3, r7, r3
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	011d      	lsls	r5, r3, #4
 8002c0c:	f7ff f98a 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c10:	6866      	ldr	r6, [r4, #4]
 8002c12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c1a:	00b6      	lsls	r6, r6, #2
 8002c1c:	fbb0 f6f6 	udiv	r6, r0, r6
 8002c20:	f7ff f980 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c24:	6863      	ldr	r3, [r4, #4]
 8002c26:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c34:	fba7 2303 	umull	r2, r3, r7, r3
 8002c38:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002c3c:	095b      	lsrs	r3, r3, #5
 8002c3e:	fb09 6313 	mls	r3, r9, r3, r6
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	3332      	adds	r3, #50	; 0x32
 8002c46:	fba7 2303 	umull	r2, r3, r7, r3
 8002c4a:	095b      	lsrs	r3, r3, #5
 8002c4c:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002c50:	f7ff f968 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c54:	6862      	ldr	r2, [r4, #4]
 8002c56:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c5a:	0093      	lsls	r3, r2, #2
 8002c5c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c60:	fbb0 f8f3 	udiv	r8, r0, r3
 8002c64:	f7ff f95e 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c68:	e730      	b.n	8002acc <HAL_UART_Init+0xf0>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002c6a:	f7ff f95b 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c6e:	4f1f      	ldr	r7, [pc, #124]	; (8002cec <HAL_UART_Init+0x310>)
 8002c70:	6863      	ldr	r3, [r4, #4]
 8002c72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c80:	fba7 2303 	umull	r2, r3, r7, r3
 8002c84:	095b      	lsrs	r3, r3, #5
 8002c86:	011e      	lsls	r6, r3, #4
 8002c88:	f7ff f94c 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002c8c:	6865      	ldr	r5, [r4, #4]
 8002c8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c92:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c96:	006d      	lsls	r5, r5, #1
 8002c98:	fbb0 f5f5 	udiv	r5, r0, r5
 8002c9c:	f7ff f942 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002ca0:	6863      	ldr	r3, [r4, #4]
 8002ca2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002ca6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb0:	fba7 2303 	umull	r2, r3, r7, r3
 8002cb4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002cb8:	095b      	lsrs	r3, r3, #5
 8002cba:	fb09 5313 	mls	r3, r9, r3, r5
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	3332      	adds	r3, #50	; 0x32
 8002cc2:	fba7 2303 	umull	r2, r3, r7, r3
 8002cc6:	091b      	lsrs	r3, r3, #4
 8002cc8:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002ccc:	f7ff f92a 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002cd0:	6862      	ldr	r2, [r4, #4]
 8002cd2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cd6:	0053      	lsls	r3, r2, #1
 8002cd8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cdc:	fbb0 f8f3 	udiv	r8, r0, r3
 8002ce0:	f7ff f920 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002ce4:	e764      	b.n	8002bb0 <HAL_UART_Init+0x1d4>
 8002ce6:	bf00      	nop
 8002ce8:	40011000 	.word	0x40011000
 8002cec:	51eb851f 	.word	0x51eb851f

08002cf0 <HAL_UART_Transmit>:
{
 8002cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cf2:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8002cf4:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8002cf8:	2920      	cmp	r1, #32
{
 8002cfa:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8002cfc:	d12d      	bne.n	8002d5a <HAL_UART_Transmit+0x6a>
    if ((pData == NULL) || (Size == 0U))
 8002cfe:	2e00      	cmp	r6, #0
 8002d00:	d02e      	beq.n	8002d60 <HAL_UART_Transmit+0x70>
 8002d02:	9201      	str	r2, [sp, #4]
 8002d04:	b362      	cbz	r2, 8002d60 <HAL_UART_Transmit+0x70>
 8002d06:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8002d08:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	4604      	mov	r4, r0
 8002d10:	d023      	beq.n	8002d5a <HAL_UART_Transmit+0x6a>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8002d16:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d18:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8002d1a:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d1e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002d22:	f7fe f91b 	bl	8000f5c <HAL_GetTick>
    huart->TxXferSize = Size;
 8002d26:	9a01      	ldr	r2, [sp, #4]
 8002d28:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d2a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002d2c:	6822      	ldr	r2, [r4, #0]
    tickstart = HAL_GetTick();
 8002d2e:	4605      	mov	r5, r0
    while (huart->TxXferCount > 0U)
 8002d30:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d039      	beq.n	8002dac <HAL_UART_Transmit+0xbc>
      huart->TxXferCount--;
 8002d38:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d3a:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8002d3c:	3801      	subs	r0, #1
 8002d3e:	b280      	uxth	r0, r0
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d40:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8002d44:	84e0      	strh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d46:	d019      	beq.n	8002d7c <HAL_UART_Transmit+0x8c>
 8002d48:	1c78      	adds	r0, r7, #1
 8002d4a:	d13b      	bne.n	8002dc4 <HAL_UART_Transmit+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d4c:	6810      	ldr	r0, [r2, #0]
 8002d4e:	0601      	lsls	r1, r0, #24
 8002d50:	d5fc      	bpl.n	8002d4c <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002d52:	7833      	ldrb	r3, [r6, #0]
 8002d54:	6053      	str	r3, [r2, #4]
 8002d56:	3601      	adds	r6, #1
 8002d58:	e7ea      	b.n	8002d30 <HAL_UART_Transmit+0x40>
    return HAL_BUSY;
 8002d5a:	2002      	movs	r0, #2
}
 8002d5c:	b003      	add	sp, #12
 8002d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8002d60:	2001      	movs	r0, #1
}
 8002d62:	b003      	add	sp, #12
 8002d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d66:	6813      	ldr	r3, [r2, #0]
 8002d68:	061b      	lsls	r3, r3, #24
 8002d6a:	d40c      	bmi.n	8002d86 <HAL_UART_Transmit+0x96>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d6c:	2f00      	cmp	r7, #0
 8002d6e:	d033      	beq.n	8002dd8 <HAL_UART_Transmit+0xe8>
 8002d70:	f7fe f8f4 	bl	8000f5c <HAL_GetTick>
 8002d74:	1b40      	subs	r0, r0, r5
 8002d76:	4287      	cmp	r7, r0
 8002d78:	6822      	ldr	r2, [r4, #0]
 8002d7a:	d32d      	bcc.n	8002dd8 <HAL_UART_Transmit+0xe8>
 8002d7c:	1c78      	adds	r0, r7, #1
 8002d7e:	d1f2      	bne.n	8002d66 <HAL_UART_Transmit+0x76>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d80:	6810      	ldr	r0, [r2, #0]
 8002d82:	0601      	lsls	r1, r0, #24
 8002d84:	d5fc      	bpl.n	8002d80 <HAL_UART_Transmit+0x90>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d86:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d88:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d8e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d90:	2900      	cmp	r1, #0
 8002d92:	d1e0      	bne.n	8002d56 <HAL_UART_Transmit+0x66>
          pData += 2U;
 8002d94:	3602      	adds	r6, #2
 8002d96:	e7cb      	b.n	8002d30 <HAL_UART_Transmit+0x40>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d98:	6813      	ldr	r3, [r2, #0]
 8002d9a:	065b      	lsls	r3, r3, #25
 8002d9c:	d40b      	bmi.n	8002db6 <HAL_UART_Transmit+0xc6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d9e:	b1df      	cbz	r7, 8002dd8 <HAL_UART_Transmit+0xe8>
 8002da0:	f7fe f8dc 	bl	8000f5c <HAL_GetTick>
 8002da4:	1b40      	subs	r0, r0, r5
 8002da6:	4287      	cmp	r7, r0
 8002da8:	6822      	ldr	r2, [r4, #0]
 8002daa:	d315      	bcc.n	8002dd8 <HAL_UART_Transmit+0xe8>
 8002dac:	1c78      	adds	r0, r7, #1
 8002dae:	d1f3      	bne.n	8002d98 <HAL_UART_Transmit+0xa8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002db0:	6813      	ldr	r3, [r2, #0]
 8002db2:	0659      	lsls	r1, r3, #25
 8002db4:	d5fc      	bpl.n	8002db0 <HAL_UART_Transmit+0xc0>
    huart->gState = HAL_UART_STATE_READY;
 8002db6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002db8:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8002dba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002dbe:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002dc2:	e7cb      	b.n	8002d5c <HAL_UART_Transmit+0x6c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc4:	6813      	ldr	r3, [r2, #0]
 8002dc6:	061b      	lsls	r3, r3, #24
 8002dc8:	d4c3      	bmi.n	8002d52 <HAL_UART_Transmit+0x62>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dca:	b12f      	cbz	r7, 8002dd8 <HAL_UART_Transmit+0xe8>
 8002dcc:	f7fe f8c6 	bl	8000f5c <HAL_GetTick>
 8002dd0:	1b40      	subs	r0, r0, r5
 8002dd2:	4287      	cmp	r7, r0
 8002dd4:	6822      	ldr	r2, [r4, #0]
 8002dd6:	d2b7      	bcs.n	8002d48 <HAL_UART_Transmit+0x58>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002dd8:	68d3      	ldr	r3, [r2, #12]
 8002dda:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002dde:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002de0:	6953      	ldr	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002de2:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002de4:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8002de8:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8002dea:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dec:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002dee:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8002df2:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8002df6:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002dfa:	b003      	add	sp, #12
 8002dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dfe:	bf00      	nop

08002e00 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e00:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002e04:	2b20      	cmp	r3, #32
 8002e06:	d120      	bne.n	8002e4a <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002e08:	b309      	cbz	r1, 8002e4e <HAL_UART_Receive_IT+0x4e>
 8002e0a:	b302      	cbz	r2, 8002e4e <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8002e0c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d01a      	beq.n	8002e4a <HAL_UART_Receive_IT+0x4a>
{
 8002e14:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e16:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e18:	6804      	ldr	r4, [r0, #0]
    huart->RxXferCount = Size;
 8002e1a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e1c:	2522      	movs	r5, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e20:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e24:	68e5      	ldr	r5, [r4, #12]
    huart->RxXferSize = Size;
 8002e26:	8582      	strh	r2, [r0, #44]	; 0x2c
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e28:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    huart->pRxBuffPtr = pData;
 8002e2c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UNLOCK(huart);
 8002e2e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e32:	60e5      	str	r5, [r4, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e34:	6962      	ldr	r2, [r4, #20]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	6162      	str	r2, [r4, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e3c:	68e2      	ldr	r2, [r4, #12]
 8002e3e:	f042 0220 	orr.w	r2, r2, #32
    return HAL_OK;
 8002e42:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e44:	60e2      	str	r2, [r4, #12]
}
 8002e46:	bc30      	pop	{r4, r5}
 8002e48:	4770      	bx	lr
    return HAL_BUSY;
 8002e4a:	2002      	movs	r0, #2
}
 8002e4c:	4770      	bx	lr
      return HAL_ERROR;
 8002e4e:	2001      	movs	r0, #1
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <HAL_UART_TxCpltCallback>:
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop

08002e58 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002e58:	b510      	push	{r4, lr}
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e5a:	6884      	ldr	r4, [r0, #8]
 8002e5c:	6901      	ldr	r1, [r0, #16]
 8002e5e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002e60:	6802      	ldr	r2, [r0, #0]
 8002e62:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8002e66:	d020      	beq.n	8002eaa <UART_Receive_IT.part.1+0x52>
 8002e68:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e6a:	6852      	ldr	r2, [r2, #4]
 8002e6c:	6284      	str	r4, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002e6e:	b9c9      	cbnz	r1, 8002ea4 <UART_Receive_IT.part.1+0x4c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e70:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 8002e72:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002e7a:	b98b      	cbnz	r3, 8002ea0 <UART_Receive_IT.part.1+0x48>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e7c:	6802      	ldr	r2, [r0, #0]
 8002e7e:	68d1      	ldr	r1, [r2, #12]
 8002e80:	f021 0120 	bic.w	r1, r1, #32
 8002e84:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e86:	68d1      	ldr	r1, [r2, #12]
 8002e88:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002e8c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e8e:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002e90:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e92:	f021 0101 	bic.w	r1, r1, #1
 8002e96:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002e98:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002e9c:	f001 fea6 	bl	8004bec <HAL_UART_RxCpltCallback>
}
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ea4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ea8:	e7e2      	b.n	8002e70 <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002eaa:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002eac:	b929      	cbnz	r1, 8002eba <UART_Receive_IT.part.1+0x62>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002eae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002eb2:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 8002eb6:	6283      	str	r3, [r0, #40]	; 0x28
 8002eb8:	e7db      	b.n	8002e72 <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8002ec0:	6283      	str	r3, [r0, #40]	; 0x28
 8002ec2:	e7d6      	b.n	8002e72 <UART_Receive_IT.part.1+0x1a>

08002ec4 <HAL_UART_ErrorCallback>:
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop

08002ec8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ec8:	6803      	ldr	r3, [r0, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
{
 8002ecc:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002ece:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ed0:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ed2:	6959      	ldr	r1, [r3, #20]
{
 8002ed4:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002ed6:	d049      	beq.n	8002f6c <HAL_UART_IRQHandler+0xa4>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ed8:	f011 0101 	ands.w	r1, r1, #1
 8002edc:	d04f      	beq.n	8002f7e <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ede:	07d6      	lsls	r6, r2, #31
 8002ee0:	d505      	bpl.n	8002eee <HAL_UART_IRQHandler+0x26>
 8002ee2:	05e8      	lsls	r0, r5, #23
 8002ee4:	d503      	bpl.n	8002eee <HAL_UART_IRQHandler+0x26>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ee6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002ee8:	f040 0001 	orr.w	r0, r0, #1
 8002eec:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eee:	0756      	lsls	r6, r2, #29
 8002ef0:	f002 0002 	and.w	r0, r2, #2
 8002ef4:	d575      	bpl.n	8002fe2 <HAL_UART_IRQHandler+0x11a>
 8002ef6:	b161      	cbz	r1, 8002f12 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ef8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002efa:	f041 0102 	orr.w	r1, r1, #2
 8002efe:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002f00:	f002 0608 	and.w	r6, r2, #8
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d171      	bne.n	8002fec <HAL_UART_IRQHandler+0x124>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f08:	b11e      	cbz	r6, 8002f12 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f0a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f0c:	f041 0108 	orr.w	r1, r1, #8
 8002f10:	63e1      	str	r1, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f12:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f14:	2900      	cmp	r1, #0
 8002f16:	d031      	beq.n	8002f7c <HAL_UART_IRQHandler+0xb4>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f18:	0696      	lsls	r6, r2, #26
 8002f1a:	d501      	bpl.n	8002f20 <HAL_UART_IRQHandler+0x58>
 8002f1c:	06a8      	lsls	r0, r5, #26
 8002f1e:	d473      	bmi.n	8003008 <HAL_UART_IRQHandler+0x140>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f20:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f22:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f24:	0709      	lsls	r1, r1, #28
 8002f26:	d402      	bmi.n	8002f2e <HAL_UART_IRQHandler+0x66>
 8002f28:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002f2c:	d079      	beq.n	8003022 <HAL_UART_IRQHandler+0x15a>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f34:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f36:	695a      	ldr	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002f38:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f3a:	f022 0201 	bic.w	r2, r2, #1
 8002f3e:	615a      	str	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002f40:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f44:	695a      	ldr	r2, [r3, #20]
 8002f46:	0652      	lsls	r2, r2, #25
 8002f48:	d55a      	bpl.n	8003000 <HAL_UART_IRQHandler+0x138>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f4a:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002f4c:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f52:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d053      	beq.n	8003000 <HAL_UART_IRQHandler+0x138>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f58:	4b3a      	ldr	r3, [pc, #232]	; (8003044 <HAL_UART_IRQHandler+0x17c>)
 8002f5a:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f5c:	f7fe fbe6 	bl	800172c <HAL_DMA_Abort_IT>
 8002f60:	b160      	cbz	r0, 8002f7c <HAL_UART_IRQHandler+0xb4>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f62:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002f64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f68:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002f6a:	4718      	bx	r3
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f6c:	0696      	lsls	r6, r2, #26
 8002f6e:	d509      	bpl.n	8002f84 <HAL_UART_IRQHandler+0xbc>
 8002f70:	06a9      	lsls	r1, r5, #26
 8002f72:	d507      	bpl.n	8002f84 <HAL_UART_IRQHandler+0xbc>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f74:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002f78:	2b22      	cmp	r3, #34	; 0x22
 8002f7a:	d04e      	beq.n	800301a <HAL_UART_IRQHandler+0x152>
}
 8002f7c:	bd70      	pop	{r4, r5, r6, pc}
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f7e:	f415 7f90 	tst.w	r5, #288	; 0x120
 8002f82:	d1ac      	bne.n	8002ede <HAL_UART_IRQHandler+0x16>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f84:	0616      	lsls	r6, r2, #24
 8002f86:	d40e      	bmi.n	8002fa6 <HAL_UART_IRQHandler+0xde>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f88:	0651      	lsls	r1, r2, #25
 8002f8a:	d5f7      	bpl.n	8002f7c <HAL_UART_IRQHandler+0xb4>
 8002f8c:	066a      	lsls	r2, r5, #25
 8002f8e:	d5f5      	bpl.n	8002f7c <HAL_UART_IRQHandler+0xb4>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f90:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002f92:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f98:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002f9a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8002f9c:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002fa0:	f7ff ff58 	bl	8002e54 <HAL_UART_TxCpltCallback>
}
 8002fa4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002fa6:	0628      	lsls	r0, r5, #24
 8002fa8:	d5ee      	bpl.n	8002f88 <HAL_UART_IRQHandler+0xc0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002faa:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002fae:	2a21      	cmp	r2, #33	; 0x21
 8002fb0:	d1e4      	bne.n	8002f7c <HAL_UART_IRQHandler+0xb4>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002fb2:	68a1      	ldr	r1, [r4, #8]
 8002fb4:	6a22      	ldr	r2, [r4, #32]
 8002fb6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002fba:	d037      	beq.n	800302c <HAL_UART_IRQHandler+0x164>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fbc:	1c51      	adds	r1, r2, #1
 8002fbe:	6221      	str	r1, [r4, #32]
 8002fc0:	7812      	ldrb	r2, [r2, #0]
 8002fc2:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8002fc4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002fc6:	3a01      	subs	r2, #1
 8002fc8:	b292      	uxth	r2, r2
 8002fca:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002fcc:	2a00      	cmp	r2, #0
 8002fce:	d1d5      	bne.n	8002f7c <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fd6:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fde:	60da      	str	r2, [r3, #12]
}
 8002fe0:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fe2:	b140      	cbz	r0, 8002ff6 <HAL_UART_IRQHandler+0x12e>
 8002fe4:	2900      	cmp	r1, #0
 8002fe6:	d094      	beq.n	8002f12 <HAL_UART_IRQHandler+0x4a>
 8002fe8:	f002 0608 	and.w	r6, r2, #8
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002fee:	f041 0104 	orr.w	r1, r1, #4
 8002ff2:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002ff4:	e788      	b.n	8002f08 <HAL_UART_IRQHandler+0x40>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ff6:	0710      	lsls	r0, r2, #28
 8002ff8:	d58b      	bpl.n	8002f12 <HAL_UART_IRQHandler+0x4a>
 8002ffa:	2900      	cmp	r1, #0
 8002ffc:	d185      	bne.n	8002f0a <HAL_UART_IRQHandler+0x42>
 8002ffe:	e788      	b.n	8002f12 <HAL_UART_IRQHandler+0x4a>
            HAL_UART_ErrorCallback(huart);
 8003000:	4620      	mov	r0, r4
 8003002:	f7ff ff5f 	bl	8002ec4 <HAL_UART_ErrorCallback>
}
 8003006:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003008:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 800300c:	2a22      	cmp	r2, #34	; 0x22
 800300e:	d187      	bne.n	8002f20 <HAL_UART_IRQHandler+0x58>
 8003010:	4620      	mov	r0, r4
 8003012:	f7ff ff21 	bl	8002e58 <UART_Receive_IT.part.1>
 8003016:	6823      	ldr	r3, [r4, #0]
 8003018:	e782      	b.n	8002f20 <HAL_UART_IRQHandler+0x58>
}
 800301a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800301e:	f7ff bf1b 	b.w	8002e58 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 8003022:	4620      	mov	r0, r4
 8003024:	f7ff ff4e 	bl	8002ec4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003028:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 800302a:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800302c:	8811      	ldrh	r1, [r2, #0]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800302e:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003030:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003034:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003036:	b910      	cbnz	r0, 800303e <HAL_UART_IRQHandler+0x176>
        huart->pTxBuffPtr += 2U;
 8003038:	3202      	adds	r2, #2
 800303a:	6222      	str	r2, [r4, #32]
 800303c:	e7c2      	b.n	8002fc4 <HAL_UART_IRQHandler+0xfc>
        huart->pTxBuffPtr += 1U;
 800303e:	3201      	adds	r2, #1
 8003040:	6222      	str	r2, [r4, #32]
 8003042:	e7bf      	b.n	8002fc4 <HAL_UART_IRQHandler+0xfc>
 8003044:	08003049 	.word	0x08003049

08003048 <UART_DMAAbortOnError>:
{
 8003048:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800304a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 800304c:	2200      	movs	r2, #0
 800304e:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 8003050:	4618      	mov	r0, r3
  huart->TxXferCount = 0x00U;
 8003052:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003054:	f7ff ff36 	bl	8002ec4 <HAL_UART_ErrorCallback>
}
 8003058:	bd08      	pop	{r3, pc}
 800305a:	bf00      	nop

0800305c <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 800305c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    MPU_NSS_LOW;
 8003060:	4e4a      	ldr	r6, [pc, #296]	; (800318c <ist_reg_read_by_mpu+0x130>)
    tx = reg & 0x7F;
 8003062:	4c4b      	ldr	r4, [pc, #300]	; (8003190 <ist_reg_read_by_mpu+0x134>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003064:	4d4b      	ldr	r5, [pc, #300]	; (8003194 <ist_reg_read_by_mpu+0x138>)
 8003066:	4f4c      	ldr	r7, [pc, #304]	; (8003198 <ist_reg_read_by_mpu+0x13c>)
{
 8003068:	b082      	sub	sp, #8
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800306a:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 800306e:	4681      	mov	r9, r0
    MPU_NSS_LOW;
 8003070:	2200      	movs	r2, #0
 8003072:	4630      	mov	r0, r6
 8003074:	2140      	movs	r1, #64	; 0x40
 8003076:	f7fe fcaf 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800307a:	f04f 0c32 	mov.w	ip, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800307e:	4621      	mov	r1, r4
 8003080:	462a      	mov	r2, r5
 8003082:	4638      	mov	r0, r7
 8003084:	f8cd 8000 	str.w	r8, [sp]
 8003088:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800308a:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800308e:	f7fe ff99 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003092:	2301      	movs	r3, #1
 8003094:	462a      	mov	r2, r5
 8003096:	4621      	mov	r1, r4
 8003098:	f8cd 8000 	str.w	r8, [sp]
 800309c:	4638      	mov	r0, r7
    tx = data;
 800309e:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80030a2:	f7fe ff8f 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80030a6:	4630      	mov	r0, r6
 80030a8:	2201      	movs	r2, #1
 80030aa:	2140      	movs	r1, #64	; 0x40
 80030ac:	f7fe fc94 	bl	80019d8 <HAL_GPIO_WritePin>
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
    MPU_DELAY(10);
 80030b0:	200a      	movs	r0, #10
 80030b2:	f7fd ff59 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80030b6:	4630      	mov	r0, r6
 80030b8:	2200      	movs	r2, #0
 80030ba:	2140      	movs	r1, #64	; 0x40
 80030bc:	f7fe fc8c 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80030c0:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80030c4:	462a      	mov	r2, r5
 80030c6:	4621      	mov	r1, r4
 80030c8:	f8cd 8000 	str.w	r8, [sp]
 80030cc:	4638      	mov	r0, r7
 80030ce:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80030d0:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80030d4:	f7fe ff76 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 80030d8:	f04f 0c80 	mov.w	ip, #128	; 0x80
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80030dc:	2301      	movs	r3, #1
 80030de:	462a      	mov	r2, r5
 80030e0:	4621      	mov	r1, r4
 80030e2:	f8cd 8000 	str.w	r8, [sp]
 80030e6:	4638      	mov	r0, r7
    tx = data;
 80030e8:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80030ec:	f7fe ff6a 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80030f0:	4630      	mov	r0, r6
 80030f2:	2201      	movs	r2, #1
 80030f4:	2140      	movs	r1, #64	; 0x40
 80030f6:	f7fe fc6f 	bl	80019d8 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
    MPU_DELAY(10);
 80030fa:	200a      	movs	r0, #10
 80030fc:	f7fd ff34 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003100:	4630      	mov	r0, r6
 8003102:	2200      	movs	r2, #0
 8003104:	2140      	movs	r1, #64	; 0x40
 8003106:	f7fe fc67 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 800310a:	f04f 0cb5 	mov.w	ip, #181	; 0xb5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800310e:	462a      	mov	r2, r5
 8003110:	4621      	mov	r1, r4
 8003112:	f8cd 8000 	str.w	r8, [sp]
 8003116:	4638      	mov	r0, r7
 8003118:	2301      	movs	r3, #1
    tx = reg | 0x80;
 800311a:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800311e:	f7fe ff51 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003122:	2301      	movs	r3, #1
 8003124:	462a      	mov	r2, r5
 8003126:	4621      	mov	r1, r4
 8003128:	f8cd 8000 	str.w	r8, [sp]
 800312c:	4638      	mov	r0, r7
 800312e:	f7fe ff49 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003132:	4630      	mov	r0, r6
 8003134:	2201      	movs	r2, #1
 8003136:	2140      	movs	r1, #64	; 0x40
 8003138:	f7fe fc4e 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 800313c:	4630      	mov	r0, r6
 800313e:	2200      	movs	r2, #0
 8003140:	2140      	movs	r1, #64	; 0x40
    return rx;
 8003142:	f895 a000 	ldrb.w	sl, [r5]
    MPU_NSS_LOW;
 8003146:	f7fe fc47 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800314a:	462a      	mov	r2, r5
 800314c:	4621      	mov	r1, r4
 800314e:	f8cd 8000 	str.w	r8, [sp]
 8003152:	4638      	mov	r0, r7
 8003154:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 8003156:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800315a:	f7fe ff33 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800315e:	2301      	movs	r3, #1
 8003160:	462a      	mov	r2, r5
 8003162:	4621      	mov	r1, r4
 8003164:	f8cd 8000 	str.w	r8, [sp]
 8003168:	4638      	mov	r0, r7
    tx = data;
 800316a:	2500      	movs	r5, #0
 800316c:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800316e:	f7fe ff29 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003172:	4630      	mov	r0, r6
 8003174:	2201      	movs	r2, #1
 8003176:	2140      	movs	r1, #64	; 0x40
 8003178:	f7fe fc2e 	bl	80019d8 <HAL_GPIO_WritePin>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
    MPU_DELAY(10);
 800317c:	200a      	movs	r0, #10
 800317e:	f7fd fef3 	bl	8000f68 <HAL_Delay>
    return retval;
}
 8003182:	4650      	mov	r0, sl
 8003184:	b002      	add	sp, #8
 8003186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800318a:	bf00      	nop
 800318c:	40021400 	.word	0x40021400
 8003190:	2000024d 	.word	0x2000024d
 8003194:	2000024c 	.word	0x2000024c
 8003198:	20000640 	.word	0x20000640

0800319c <ist_reg_write_by_mpu>:
{
 800319c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 80031a0:	4c4a      	ldr	r4, [pc, #296]	; (80032cc <ist_reg_write_by_mpu+0x130>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031a2:	4f4b      	ldr	r7, [pc, #300]	; (80032d0 <ist_reg_write_by_mpu+0x134>)
 80031a4:	4e4b      	ldr	r6, [pc, #300]	; (80032d4 <ist_reg_write_by_mpu+0x138>)
{
 80031a6:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031a8:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 80031ac:	4683      	mov	fp, r0
 80031ae:	460d      	mov	r5, r1
    MPU_NSS_LOW;
 80031b0:	4849      	ldr	r0, [pc, #292]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	2140      	movs	r1, #64	; 0x40
 80031b6:	f7fe fc0f 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80031ba:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031be:	4621      	mov	r1, r4
 80031c0:	463a      	mov	r2, r7
 80031c2:	4630      	mov	r0, r6
 80031c4:	f8cd 8000 	str.w	r8, [sp]
 80031c8:	2301      	movs	r3, #1
    tx = data;
 80031ca:	f04f 0900 	mov.w	r9, #0
    tx = reg & 0x7F;
 80031ce:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031d2:	f7fe fef7 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031d6:	2301      	movs	r3, #1
 80031d8:	463a      	mov	r2, r7
 80031da:	4621      	mov	r1, r4
 80031dc:	f8cd 8000 	str.w	r8, [sp]
 80031e0:	4630      	mov	r0, r6
    tx = data;
 80031e2:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031e6:	f7fe feed 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80031ea:	2201      	movs	r2, #1
 80031ec:	2140      	movs	r1, #64	; 0x40
 80031ee:	483a      	ldr	r0, [pc, #232]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 80031f0:	f7fe fbf2 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80031f4:	2002      	movs	r0, #2
 80031f6:	f7fd feb7 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80031fa:	464a      	mov	r2, r9
 80031fc:	4836      	ldr	r0, [pc, #216]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 80031fe:	2140      	movs	r1, #64	; 0x40
 8003200:	f7fe fbea 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003204:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003208:	463a      	mov	r2, r7
 800320a:	4621      	mov	r1, r4
 800320c:	f8cd 8000 	str.w	r8, [sp]
 8003210:	4630      	mov	r0, r6
 8003212:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 8003214:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003218:	f7fe fed4 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800321c:	2301      	movs	r3, #1
 800321e:	463a      	mov	r2, r7
 8003220:	4621      	mov	r1, r4
 8003222:	f8cd 8000 	str.w	r8, [sp]
 8003226:	4630      	mov	r0, r6
    tx = data;
 8003228:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800322c:	f7fe feca 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003230:	2201      	movs	r2, #1
 8003232:	2140      	movs	r1, #64	; 0x40
 8003234:	4828      	ldr	r0, [pc, #160]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 8003236:	f7fe fbcf 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800323a:	2002      	movs	r0, #2
 800323c:	f7fd fe94 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003240:	464a      	mov	r2, r9
 8003242:	4825      	ldr	r0, [pc, #148]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 8003244:	2140      	movs	r1, #64	; 0x40
 8003246:	f7fe fbc7 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800324a:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800324e:	463a      	mov	r2, r7
 8003250:	4621      	mov	r1, r4
 8003252:	f8cd 8000 	str.w	r8, [sp]
 8003256:	4630      	mov	r0, r6
 8003258:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800325a:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800325e:	f7fe feb1 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003262:	2301      	movs	r3, #1
 8003264:	463a      	mov	r2, r7
 8003266:	4621      	mov	r1, r4
 8003268:	f8cd 8000 	str.w	r8, [sp]
 800326c:	4630      	mov	r0, r6
    tx = data;
 800326e:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003270:	f7fe fea8 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003274:	2201      	movs	r2, #1
 8003276:	2140      	movs	r1, #64	; 0x40
 8003278:	4817      	ldr	r0, [pc, #92]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 800327a:	f7fe fbad 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800327e:	2002      	movs	r0, #2
 8003280:	f7fd fe72 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003284:	464a      	mov	r2, r9
 8003286:	4814      	ldr	r0, [pc, #80]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 8003288:	2140      	movs	r1, #64	; 0x40
 800328a:	f7fe fba5 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800328e:	463a      	mov	r2, r7
 8003290:	4621      	mov	r1, r4
 8003292:	f8cd 8000 	str.w	r8, [sp]
 8003296:	4630      	mov	r0, r6
 8003298:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800329a:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800329e:	f7fe fe91 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032a2:	463a      	mov	r2, r7
 80032a4:	4621      	mov	r1, r4
 80032a6:	2301      	movs	r3, #1
 80032a8:	f8cd 8000 	str.w	r8, [sp]
 80032ac:	4630      	mov	r0, r6
    tx = data;
 80032ae:	2681      	movs	r6, #129	; 0x81
 80032b0:	7026      	strb	r6, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032b2:	f7fe fe87 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80032b6:	4808      	ldr	r0, [pc, #32]	; (80032d8 <ist_reg_write_by_mpu+0x13c>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	2140      	movs	r1, #64	; 0x40
 80032bc:	f7fe fb8c 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80032c0:	200a      	movs	r0, #10
}
 80032c2:	b003      	add	sp, #12
 80032c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_DELAY(10);
 80032c8:	f7fd be4e 	b.w	8000f68 <HAL_Delay>
 80032cc:	2000024d 	.word	0x2000024d
 80032d0:	2000024c 	.word	0x2000024c
 80032d4:	20000640 	.word	0x20000640
 80032d8:	40021400 	.word	0x40021400

080032dc <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 80032dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 80032e0:	4cc9      	ldr	r4, [pc, #804]	; (8003608 <ist8310_init+0x32c>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032e2:	4dca      	ldr	r5, [pc, #808]	; (800360c <ist8310_init+0x330>)
    MPU_NSS_LOW;
 80032e4:	48ca      	ldr	r0, [pc, #808]	; (8003610 <ist8310_init+0x334>)
{
 80032e6:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032e8:	2637      	movs	r6, #55	; 0x37
    MPU_NSS_LOW;
 80032ea:	2200      	movs	r2, #0
 80032ec:	2140      	movs	r1, #64	; 0x40
 80032ee:	f7fe fb73 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80032f2:	276a      	movs	r7, #106	; 0x6a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032f4:	4621      	mov	r1, r4
 80032f6:	462a      	mov	r2, r5
 80032f8:	2301      	movs	r3, #1
 80032fa:	9600      	str	r6, [sp, #0]
 80032fc:	48c5      	ldr	r0, [pc, #788]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80032fe:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003300:	f7fe fe60 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003304:	2730      	movs	r7, #48	; 0x30
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003306:	2301      	movs	r3, #1
 8003308:	462a      	mov	r2, r5
 800330a:	4621      	mov	r1, r4
 800330c:	9600      	str	r6, [sp, #0]
 800330e:	48c1      	ldr	r0, [pc, #772]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003310:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003312:	f7fe fe57 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003316:	2201      	movs	r2, #1
 8003318:	2140      	movs	r1, #64	; 0x40
 800331a:	48bd      	ldr	r0, [pc, #756]	; (8003610 <ist8310_init+0x334>)
 800331c:	f7fe fb5c 	bl	80019d8 <HAL_GPIO_WritePin>
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
    MPU_DELAY(10);
 8003320:	200a      	movs	r0, #10
 8003322:	f7fd fe21 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003326:	2200      	movs	r2, #0
 8003328:	2140      	movs	r1, #64	; 0x40
 800332a:	48b9      	ldr	r0, [pc, #740]	; (8003610 <ist8310_init+0x334>)
 800332c:	f7fe fb54 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003330:	f04f 0724 	mov.w	r7, #36	; 0x24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003334:	462a      	mov	r2, r5
 8003336:	4621      	mov	r1, r4
 8003338:	2301      	movs	r3, #1
 800333a:	9600      	str	r6, [sp, #0]
 800333c:	48b5      	ldr	r0, [pc, #724]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800333e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003340:	f7fe fe40 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003344:	270d      	movs	r7, #13
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003346:	2301      	movs	r3, #1
 8003348:	462a      	mov	r2, r5
 800334a:	4621      	mov	r1, r4
 800334c:	9600      	str	r6, [sp, #0]
 800334e:	48b1      	ldr	r0, [pc, #708]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003350:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003352:	f7fe fe37 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003356:	2201      	movs	r2, #1
 8003358:	2140      	movs	r1, #64	; 0x40
 800335a:	48ad      	ldr	r0, [pc, #692]	; (8003610 <ist8310_init+0x334>)
 800335c:	f7fe fb3c 	bl	80019d8 <HAL_GPIO_WritePin>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
    MPU_DELAY(10);
 8003360:	200a      	movs	r0, #10
 8003362:	f7fd fe01 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003366:	2200      	movs	r2, #0
 8003368:	2140      	movs	r1, #64	; 0x40
 800336a:	48a9      	ldr	r0, [pc, #676]	; (8003610 <ist8310_init+0x334>)
 800336c:	f7fe fb34 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003370:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003374:	462a      	mov	r2, r5
 8003376:	4621      	mov	r1, r4
 8003378:	2301      	movs	r3, #1
 800337a:	9600      	str	r6, [sp, #0]
 800337c:	48a5      	ldr	r0, [pc, #660]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800337e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003380:	f7fe fe20 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003384:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003388:	2301      	movs	r3, #1
 800338a:	462a      	mov	r2, r5
 800338c:	4621      	mov	r1, r4
 800338e:	9600      	str	r6, [sp, #0]
 8003390:	48a0      	ldr	r0, [pc, #640]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003392:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003394:	f7fe fe16 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003398:	2201      	movs	r2, #1
 800339a:	2140      	movs	r1, #64	; 0x40
 800339c:	489c      	ldr	r0, [pc, #624]	; (8003610 <ist8310_init+0x334>)
 800339e:	f7fe fb1b 	bl	80019d8 <HAL_GPIO_WritePin>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
    MPU_DELAY(10);
 80033a2:	200a      	movs	r0, #10
 80033a4:	f7fd fde0 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80033a8:	2200      	movs	r2, #0
 80033aa:	2140      	movs	r1, #64	; 0x40
 80033ac:	4898      	ldr	r0, [pc, #608]	; (8003610 <ist8310_init+0x334>)
 80033ae:	f7fe fb13 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80033b2:	2731      	movs	r7, #49	; 0x31
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033b4:	462a      	mov	r2, r5
 80033b6:	4621      	mov	r1, r4
 80033b8:	2301      	movs	r3, #1
 80033ba:	9600      	str	r6, [sp, #0]
 80033bc:	4895      	ldr	r0, [pc, #596]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80033be:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033c0:	f7fe fe00 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 80033c4:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033c8:	2301      	movs	r3, #1
 80033ca:	462a      	mov	r2, r5
 80033cc:	4621      	mov	r1, r4
 80033ce:	9600      	str	r6, [sp, #0]
 80033d0:	4890      	ldr	r0, [pc, #576]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 80033d2:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033d4:	f7fe fdf6 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80033d8:	2201      	movs	r2, #1
 80033da:	2140      	movs	r1, #64	; 0x40
 80033dc:	488c      	ldr	r0, [pc, #560]	; (8003610 <ist8310_init+0x334>)
 80033de:	f7fe fafb 	bl	80019d8 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
    MPU_DELAY(10);
 80033e2:	200a      	movs	r0, #10
 80033e4:	f7fd fdc0 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80033e8:	2200      	movs	r2, #0
 80033ea:	2140      	movs	r1, #64	; 0x40
 80033ec:	4888      	ldr	r0, [pc, #544]	; (8003610 <ist8310_init+0x334>)
 80033ee:	f7fe faf3 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80033f2:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033f6:	462a      	mov	r2, r5
 80033f8:	4621      	mov	r1, r4
 80033fa:	2301      	movs	r3, #1
 80033fc:	9600      	str	r6, [sp, #0]
 80033fe:	4885      	ldr	r0, [pc, #532]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003400:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003404:	f04f 0800 	mov.w	r8, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003408:	f7fe fddc 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800340c:	2301      	movs	r3, #1
 800340e:	462a      	mov	r2, r5
 8003410:	4621      	mov	r1, r4
 8003412:	9600      	str	r6, [sp, #0]
 8003414:	487f      	ldr	r0, [pc, #508]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003416:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800341a:	f7fe fdd3 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800341e:	2201      	movs	r2, #1
 8003420:	2140      	movs	r1, #64	; 0x40
 8003422:	487b      	ldr	r0, [pc, #492]	; (8003610 <ist8310_init+0x334>)
 8003424:	f7fe fad8 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003428:	2002      	movs	r0, #2
 800342a:	f7fd fd9d 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800342e:	4642      	mov	r2, r8
 8003430:	2140      	movs	r1, #64	; 0x40
 8003432:	4877      	ldr	r0, [pc, #476]	; (8003610 <ist8310_init+0x334>)
 8003434:	f7fe fad0 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003438:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800343c:	462a      	mov	r2, r5
 800343e:	4621      	mov	r1, r4
 8003440:	2301      	movs	r3, #1
 8003442:	9600      	str	r6, [sp, #0]
 8003444:	4873      	ldr	r0, [pc, #460]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003446:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003448:	f7fe fdbc 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 800344c:	f04f 070b 	mov.w	r7, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003450:	2301      	movs	r3, #1
 8003452:	462a      	mov	r2, r5
 8003454:	4621      	mov	r1, r4
 8003456:	9600      	str	r6, [sp, #0]
 8003458:	486e      	ldr	r0, [pc, #440]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 800345a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800345c:	f7fe fdb2 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003460:	2201      	movs	r2, #1
 8003462:	2140      	movs	r1, #64	; 0x40
 8003464:	486a      	ldr	r0, [pc, #424]	; (8003610 <ist8310_init+0x334>)
 8003466:	f7fe fab7 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800346a:	2002      	movs	r0, #2
 800346c:	f7fd fd7c 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003470:	4642      	mov	r2, r8
 8003472:	2140      	movs	r1, #64	; 0x40
 8003474:	4866      	ldr	r0, [pc, #408]	; (8003610 <ist8310_init+0x334>)
 8003476:	f7fe faaf 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800347a:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800347e:	462a      	mov	r2, r5
 8003480:	4621      	mov	r1, r4
 8003482:	2301      	movs	r3, #1
 8003484:	9600      	str	r6, [sp, #0]
 8003486:	4863      	ldr	r0, [pc, #396]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003488:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800348a:	f7fe fd9b 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 800348e:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003492:	2301      	movs	r3, #1
 8003494:	462a      	mov	r2, r5
 8003496:	4621      	mov	r1, r4
 8003498:	9600      	str	r6, [sp, #0]
 800349a:	485e      	ldr	r0, [pc, #376]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 800349c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800349e:	f7fe fd91 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80034a2:	2201      	movs	r2, #1
 80034a4:	2140      	movs	r1, #64	; 0x40
 80034a6:	485a      	ldr	r0, [pc, #360]	; (8003610 <ist8310_init+0x334>)
 80034a8:	f7fe fa96 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80034ac:	2002      	movs	r0, #2
 80034ae:	f7fd fd5b 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80034b2:	4642      	mov	r2, r8
 80034b4:	2140      	movs	r1, #64	; 0x40
 80034b6:	4856      	ldr	r0, [pc, #344]	; (8003610 <ist8310_init+0x334>)
 80034b8:	f7fe fa8e 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034bc:	2301      	movs	r3, #1
 80034be:	462a      	mov	r2, r5
 80034c0:	4621      	mov	r1, r4
 80034c2:	9600      	str	r6, [sp, #0]
 80034c4:	4853      	ldr	r0, [pc, #332]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80034c6:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 80034ca:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034ce:	f7fe fd79 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034d2:	2301      	movs	r3, #1
 80034d4:	462a      	mov	r2, r5
 80034d6:	4621      	mov	r1, r4
 80034d8:	9600      	str	r6, [sp, #0]
 80034da:	484e      	ldr	r0, [pc, #312]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 80034dc:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034de:	f7fe fd71 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80034e2:	2201      	movs	r2, #1
 80034e4:	2140      	movs	r1, #64	; 0x40
 80034e6:	484a      	ldr	r0, [pc, #296]	; (8003610 <ist8310_init+0x334>)
 80034e8:	f7fe fa76 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80034ec:	200a      	movs	r0, #10
 80034ee:	f7fd fd3b 	bl	8000f68 <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
    MPU_DELAY(10);
 80034f2:	200a      	movs	r0, #10
 80034f4:	f7fd fd38 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80034f8:	4642      	mov	r2, r8
 80034fa:	2140      	movs	r1, #64	; 0x40
 80034fc:	4844      	ldr	r0, [pc, #272]	; (8003610 <ist8310_init+0x334>)
 80034fe:	f7fe fa6b 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003502:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003506:	2301      	movs	r3, #1
 8003508:	462a      	mov	r2, r5
 800350a:	4621      	mov	r1, r4
 800350c:	9600      	str	r6, [sp, #0]
 800350e:	4841      	ldr	r0, [pc, #260]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003510:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003512:	f7fe fd57 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003516:	2301      	movs	r3, #1
 8003518:	462a      	mov	r2, r5
 800351a:	4621      	mov	r1, r4
 800351c:	9600      	str	r6, [sp, #0]
 800351e:	483d      	ldr	r0, [pc, #244]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003520:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003524:	f7fe fd4e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003528:	2201      	movs	r2, #1
 800352a:	2140      	movs	r1, #64	; 0x40
 800352c:	4838      	ldr	r0, [pc, #224]	; (8003610 <ist8310_init+0x334>)
 800352e:	f7fe fa53 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003532:	200a      	movs	r0, #10
 8003534:	f7fd fd18 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003538:	4642      	mov	r2, r8
 800353a:	2140      	movs	r1, #64	; 0x40
 800353c:	4834      	ldr	r0, [pc, #208]	; (8003610 <ist8310_init+0x334>)
 800353e:	f7fe fa4b 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003542:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003546:	2301      	movs	r3, #1
 8003548:	462a      	mov	r2, r5
 800354a:	4621      	mov	r1, r4
 800354c:	9600      	str	r6, [sp, #0]
 800354e:	4831      	ldr	r0, [pc, #196]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003550:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 8003554:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003558:	f7fe fd34 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800355c:	2301      	movs	r3, #1
 800355e:	462a      	mov	r2, r5
 8003560:	4621      	mov	r1, r4
 8003562:	9600      	str	r6, [sp, #0]
 8003564:	482b      	ldr	r0, [pc, #172]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 8003566:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003568:	f7fe fd2c 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800356c:	2201      	movs	r2, #1
 800356e:	2140      	movs	r1, #64	; 0x40
 8003570:	4827      	ldr	r0, [pc, #156]	; (8003610 <ist8310_init+0x334>)
 8003572:	f7fe fa31 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003576:	200a      	movs	r0, #10
 8003578:	f7fd fcf6 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800357c:	4642      	mov	r2, r8
 800357e:	2140      	movs	r1, #64	; 0x40
 8003580:	4823      	ldr	r0, [pc, #140]	; (8003610 <ist8310_init+0x334>)
 8003582:	f7fe fa29 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8003586:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800358a:	2301      	movs	r3, #1
 800358c:	462a      	mov	r2, r5
 800358e:	4621      	mov	r1, r4
 8003590:	9600      	str	r6, [sp, #0]
 8003592:	4820      	ldr	r0, [pc, #128]	; (8003614 <ist8310_init+0x338>)
    tx = reg | 0x80;
 8003594:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003596:	f7fe fd15 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800359a:	2301      	movs	r3, #1
 800359c:	462a      	mov	r2, r5
 800359e:	4621      	mov	r1, r4
 80035a0:	9600      	str	r6, [sp, #0]
 80035a2:	481c      	ldr	r0, [pc, #112]	; (8003614 <ist8310_init+0x338>)
 80035a4:	f7fe fd0e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80035a8:	2201      	movs	r2, #1
 80035aa:	2140      	movs	r1, #64	; 0x40
 80035ac:	4818      	ldr	r0, [pc, #96]	; (8003610 <ist8310_init+0x334>)
 80035ae:	f7fe fa13 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 80035b2:	4642      	mov	r2, r8
 80035b4:	2140      	movs	r1, #64	; 0x40
 80035b6:	4816      	ldr	r0, [pc, #88]	; (8003610 <ist8310_init+0x334>)
    return rx;
 80035b8:	f895 b000 	ldrb.w	fp, [r5]
    MPU_NSS_LOW;
 80035bc:	f7fe fa0c 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035c0:	2301      	movs	r3, #1
 80035c2:	462a      	mov	r2, r5
 80035c4:	4621      	mov	r1, r4
 80035c6:	9600      	str	r6, [sp, #0]
 80035c8:	4812      	ldr	r0, [pc, #72]	; (8003614 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80035ca:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035ce:	f7fe fcf9 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035d2:	2301      	movs	r3, #1
 80035d4:	462a      	mov	r2, r5
 80035d6:	4621      	mov	r1, r4
 80035d8:	9600      	str	r6, [sp, #0]
 80035da:	480e      	ldr	r0, [pc, #56]	; (8003614 <ist8310_init+0x338>)
    tx = data;
 80035dc:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035e0:	f7fe fcf0 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80035e4:	2201      	movs	r2, #1
 80035e6:	2140      	movs	r1, #64	; 0x40
 80035e8:	4809      	ldr	r0, [pc, #36]	; (8003610 <ist8310_init+0x334>)
 80035ea:	f7fe f9f5 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80035ee:	200a      	movs	r0, #10
 80035f0:	f7fd fcba 	bl	8000f68 <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 80035f4:	f1bb 0f10 	cmp.w	fp, #16
 80035f8:	d00e      	beq.n	8003618 <ist8310_init+0x33c>
        return 1;
 80035fa:	f04f 0801 	mov.w	r8, #1

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
    MPU_DELAY(100);
    return 0;
}
 80035fe:	4640      	mov	r0, r8
 8003600:	b003      	add	sp, #12
 8003602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003606:	bf00      	nop
 8003608:	2000024d 	.word	0x2000024d
 800360c:	2000024c 	.word	0x2000024c
 8003610:	40021400 	.word	0x40021400
 8003614:	20000640 	.word	0x20000640
    MPU_NSS_LOW;
 8003618:	4642      	mov	r2, r8
 800361a:	2140      	movs	r1, #64	; 0x40
 800361c:	48d4      	ldr	r0, [pc, #848]	; (8003970 <ist8310_init+0x694>)
 800361e:	f7fe f9db 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003622:	2301      	movs	r3, #1
 8003624:	462a      	mov	r2, r5
 8003626:	4621      	mov	r1, r4
 8003628:	9600      	str	r6, [sp, #0]
 800362a:	48d2      	ldr	r0, [pc, #840]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800362c:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003630:	f7fe fcc8 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003634:	2301      	movs	r3, #1
 8003636:	462a      	mov	r2, r5
 8003638:	4621      	mov	r1, r4
 800363a:	9600      	str	r6, [sp, #0]
 800363c:	48cd      	ldr	r0, [pc, #820]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 800363e:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003642:	f7fe fcbf 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003646:	2201      	movs	r2, #1
 8003648:	2140      	movs	r1, #64	; 0x40
 800364a:	48c9      	ldr	r0, [pc, #804]	; (8003970 <ist8310_init+0x694>)
 800364c:	f7fe f9c4 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003650:	2002      	movs	r0, #2
 8003652:	f7fd fc89 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003656:	4642      	mov	r2, r8
 8003658:	2140      	movs	r1, #64	; 0x40
 800365a:	48c5      	ldr	r0, [pc, #788]	; (8003970 <ist8310_init+0x694>)
 800365c:	f7fe f9bc 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003660:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003664:	2301      	movs	r3, #1
 8003666:	462a      	mov	r2, r5
 8003668:	4621      	mov	r1, r4
 800366a:	9600      	str	r6, [sp, #0]
 800366c:	48c1      	ldr	r0, [pc, #772]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800366e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003670:	f7fe fca8 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003674:	f04f 0c0b 	mov.w	ip, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003678:	2301      	movs	r3, #1
 800367a:	462a      	mov	r2, r5
 800367c:	4621      	mov	r1, r4
 800367e:	9600      	str	r6, [sp, #0]
 8003680:	48bc      	ldr	r0, [pc, #752]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 8003682:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003686:	f7fe fc9d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800368a:	2201      	movs	r2, #1
 800368c:	2140      	movs	r1, #64	; 0x40
 800368e:	48b8      	ldr	r0, [pc, #736]	; (8003970 <ist8310_init+0x694>)
 8003690:	f7fe f9a2 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003694:	2002      	movs	r0, #2
 8003696:	f7fd fc67 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800369a:	4642      	mov	r2, r8
 800369c:	2140      	movs	r1, #64	; 0x40
 800369e:	48b4      	ldr	r0, [pc, #720]	; (8003970 <ist8310_init+0x694>)
 80036a0:	f7fe f99a 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80036a4:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036a8:	2301      	movs	r3, #1
 80036aa:	462a      	mov	r2, r5
 80036ac:	4621      	mov	r1, r4
 80036ae:	9600      	str	r6, [sp, #0]
 80036b0:	48b0      	ldr	r0, [pc, #704]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80036b2:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036b6:	f7fe fc85 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 80036ba:	f04f 0c01 	mov.w	ip, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036be:	2301      	movs	r3, #1
 80036c0:	462a      	mov	r2, r5
 80036c2:	4621      	mov	r1, r4
 80036c4:	9600      	str	r6, [sp, #0]
 80036c6:	48ab      	ldr	r0, [pc, #684]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 80036c8:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036cc:	f7fe fc7a 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80036d0:	2201      	movs	r2, #1
 80036d2:	2140      	movs	r1, #64	; 0x40
 80036d4:	48a6      	ldr	r0, [pc, #664]	; (8003970 <ist8310_init+0x694>)
 80036d6:	f7fe f97f 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80036da:	2002      	movs	r0, #2
 80036dc:	f7fd fc44 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80036e0:	4642      	mov	r2, r8
 80036e2:	2140      	movs	r1, #64	; 0x40
 80036e4:	48a2      	ldr	r0, [pc, #648]	; (8003970 <ist8310_init+0x694>)
 80036e6:	f7fe f977 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036ea:	2301      	movs	r3, #1
 80036ec:	462a      	mov	r2, r5
 80036ee:	4621      	mov	r1, r4
 80036f0:	9600      	str	r6, [sp, #0]
 80036f2:	48a0      	ldr	r0, [pc, #640]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80036f4:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 80036f8:	f06f 0b7e 	mvn.w	fp, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036fc:	f7fe fc62 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003700:	2301      	movs	r3, #1
 8003702:	462a      	mov	r2, r5
 8003704:	4621      	mov	r1, r4
 8003706:	9600      	str	r6, [sp, #0]
 8003708:	489a      	ldr	r0, [pc, #616]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 800370a:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800370e:	f7fe fc59 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003712:	2201      	movs	r2, #1
 8003714:	2140      	movs	r1, #64	; 0x40
 8003716:	4896      	ldr	r0, [pc, #600]	; (8003970 <ist8310_init+0x694>)
 8003718:	f7fe f95e 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 800371c:	200a      	movs	r0, #10
 800371e:	f7fd fc23 	bl	8000f68 <HAL_Delay>
    MPU_DELAY(10);
 8003722:	200a      	movs	r0, #10
 8003724:	f7fd fc20 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003728:	4642      	mov	r2, r8
 800372a:	2140      	movs	r1, #64	; 0x40
 800372c:	4890      	ldr	r0, [pc, #576]	; (8003970 <ist8310_init+0x694>)
 800372e:	f7fe f953 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003732:	2301      	movs	r3, #1
 8003734:	462a      	mov	r2, r5
 8003736:	4621      	mov	r1, r4
 8003738:	9600      	str	r6, [sp, #0]
 800373a:	488e      	ldr	r0, [pc, #568]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800373c:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003740:	f7fe fc40 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003744:	2301      	movs	r3, #1
 8003746:	462a      	mov	r2, r5
 8003748:	4621      	mov	r1, r4
 800374a:	9600      	str	r6, [sp, #0]
 800374c:	4889      	ldr	r0, [pc, #548]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 800374e:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003752:	f7fe fc37 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003756:	2201      	movs	r2, #1
 8003758:	2140      	movs	r1, #64	; 0x40
 800375a:	4885      	ldr	r0, [pc, #532]	; (8003970 <ist8310_init+0x694>)
 800375c:	f7fe f93c 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003760:	2002      	movs	r0, #2
 8003762:	f7fd fc01 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003766:	4642      	mov	r2, r8
 8003768:	2140      	movs	r1, #64	; 0x40
 800376a:	4881      	ldr	r0, [pc, #516]	; (8003970 <ist8310_init+0x694>)
 800376c:	f7fe f934 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003770:	2301      	movs	r3, #1
 8003772:	462a      	mov	r2, r5
 8003774:	4621      	mov	r1, r4
 8003776:	9600      	str	r6, [sp, #0]
 8003778:	487e      	ldr	r0, [pc, #504]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800377a:	7027      	strb	r7, [r4, #0]
    tx = data;
 800377c:	f04f 0b0a 	mov.w	fp, #10
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003780:	f7fe fc20 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003784:	2301      	movs	r3, #1
 8003786:	462a      	mov	r2, r5
 8003788:	4621      	mov	r1, r4
 800378a:	9600      	str	r6, [sp, #0]
 800378c:	4879      	ldr	r0, [pc, #484]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 800378e:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003792:	f7fe fc17 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003796:	2201      	movs	r2, #1
 8003798:	2140      	movs	r1, #64	; 0x40
 800379a:	4875      	ldr	r0, [pc, #468]	; (8003970 <ist8310_init+0x694>)
 800379c:	f7fe f91c 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80037a0:	2002      	movs	r0, #2
 80037a2:	f7fd fbe1 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80037a6:	4642      	mov	r2, r8
 80037a8:	2140      	movs	r1, #64	; 0x40
 80037aa:	4871      	ldr	r0, [pc, #452]	; (8003970 <ist8310_init+0x694>)
 80037ac:	f7fe f914 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80037b0:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037b4:	2301      	movs	r3, #1
 80037b6:	462a      	mov	r2, r5
 80037b8:	4621      	mov	r1, r4
 80037ba:	9600      	str	r6, [sp, #0]
 80037bc:	486d      	ldr	r0, [pc, #436]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80037be:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037c2:	f7fe fbff 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037c6:	2301      	movs	r3, #1
 80037c8:	462a      	mov	r2, r5
 80037ca:	4621      	mov	r1, r4
 80037cc:	9600      	str	r6, [sp, #0]
 80037ce:	4869      	ldr	r0, [pc, #420]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 80037d0:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037d4:	f7fe fbf6 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80037d8:	2201      	movs	r2, #1
 80037da:	2140      	movs	r1, #64	; 0x40
 80037dc:	4864      	ldr	r0, [pc, #400]	; (8003970 <ist8310_init+0x694>)
 80037de:	f7fe f8fb 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80037e2:	2002      	movs	r0, #2
 80037e4:	f7fd fbc0 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80037e8:	4642      	mov	r2, r8
 80037ea:	2140      	movs	r1, #64	; 0x40
 80037ec:	4860      	ldr	r0, [pc, #384]	; (8003970 <ist8310_init+0x694>)
 80037ee:	f7fe f8f3 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037f2:	2301      	movs	r3, #1
 80037f4:	462a      	mov	r2, r5
 80037f6:	4621      	mov	r1, r4
 80037f8:	9600      	str	r6, [sp, #0]
 80037fa:	485e      	ldr	r0, [pc, #376]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80037fc:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003800:	f7fe fbe0 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003804:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003808:	2301      	movs	r3, #1
 800380a:	462a      	mov	r2, r5
 800380c:	4621      	mov	r1, r4
 800380e:	9600      	str	r6, [sp, #0]
 8003810:	4858      	ldr	r0, [pc, #352]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 8003812:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003816:	f7fe fbd5 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800381a:	2201      	movs	r2, #1
 800381c:	2140      	movs	r1, #64	; 0x40
 800381e:	4854      	ldr	r0, [pc, #336]	; (8003970 <ist8310_init+0x694>)
 8003820:	f7fe f8da 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003824:	4658      	mov	r0, fp
 8003826:	f7fd fb9f 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800382a:	4642      	mov	r2, r8
 800382c:	2140      	movs	r1, #64	; 0x40
 800382e:	4850      	ldr	r0, [pc, #320]	; (8003970 <ist8310_init+0x694>)
 8003830:	f7fe f8d2 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003834:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003838:	2301      	movs	r3, #1
 800383a:	462a      	mov	r2, r5
 800383c:	4621      	mov	r1, r4
 800383e:	9600      	str	r6, [sp, #0]
 8003840:	484c      	ldr	r0, [pc, #304]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003842:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003844:	f7fe fbbe 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003848:	2301      	movs	r3, #1
 800384a:	462a      	mov	r2, r5
 800384c:	4621      	mov	r1, r4
 800384e:	9600      	str	r6, [sp, #0]
 8003850:	4848      	ldr	r0, [pc, #288]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 8003852:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003856:	f7fe fbb5 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800385a:	2201      	movs	r2, #1
 800385c:	2140      	movs	r1, #64	; 0x40
 800385e:	4844      	ldr	r0, [pc, #272]	; (8003970 <ist8310_init+0x694>)
 8003860:	f7fe f8ba 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003864:	4658      	mov	r0, fp
 8003866:	f7fd fb7f 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800386a:	4642      	mov	r2, r8
 800386c:	2140      	movs	r1, #64	; 0x40
 800386e:	4840      	ldr	r0, [pc, #256]	; (8003970 <ist8310_init+0x694>)
 8003870:	f7fe f8b2 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003874:	2301      	movs	r3, #1
 8003876:	462a      	mov	r2, r5
 8003878:	4621      	mov	r1, r4
 800387a:	9600      	str	r6, [sp, #0]
 800387c:	483d      	ldr	r0, [pc, #244]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800387e:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 8003882:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003886:	f7fe fb9d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800388a:	2301      	movs	r3, #1
 800388c:	462a      	mov	r2, r5
 800388e:	4621      	mov	r1, r4
 8003890:	9600      	str	r6, [sp, #0]
 8003892:	4838      	ldr	r0, [pc, #224]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 8003894:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003896:	f7fe fb95 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800389a:	2201      	movs	r2, #1
 800389c:	2140      	movs	r1, #64	; 0x40
 800389e:	4834      	ldr	r0, [pc, #208]	; (8003970 <ist8310_init+0x694>)
 80038a0:	f7fe f89a 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80038a4:	4658      	mov	r0, fp
 80038a6:	f7fd fb5f 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80038aa:	4642      	mov	r2, r8
 80038ac:	2140      	movs	r1, #64	; 0x40
 80038ae:	4830      	ldr	r0, [pc, #192]	; (8003970 <ist8310_init+0x694>)
 80038b0:	f7fe f892 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 80038b4:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038b8:	2301      	movs	r3, #1
 80038ba:	462a      	mov	r2, r5
 80038bc:	4621      	mov	r1, r4
 80038be:	9600      	str	r6, [sp, #0]
 80038c0:	482c      	ldr	r0, [pc, #176]	; (8003974 <ist8310_init+0x698>)
    tx = reg | 0x80;
 80038c2:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038c4:	f7fe fb7e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038c8:	2301      	movs	r3, #1
 80038ca:	462a      	mov	r2, r5
 80038cc:	4621      	mov	r1, r4
 80038ce:	9600      	str	r6, [sp, #0]
 80038d0:	4828      	ldr	r0, [pc, #160]	; (8003974 <ist8310_init+0x698>)
 80038d2:	f7fe fb77 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80038d6:	2201      	movs	r2, #1
 80038d8:	2140      	movs	r1, #64	; 0x40
 80038da:	4825      	ldr	r0, [pc, #148]	; (8003970 <ist8310_init+0x694>)
 80038dc:	f7fe f87c 	bl	80019d8 <HAL_GPIO_WritePin>
    return rx;
 80038e0:	782b      	ldrb	r3, [r5, #0]
    MPU_NSS_LOW;
 80038e2:	4823      	ldr	r0, [pc, #140]	; (8003970 <ist8310_init+0x694>)
 80038e4:	4642      	mov	r2, r8
 80038e6:	2140      	movs	r1, #64	; 0x40
    return rx;
 80038e8:	461f      	mov	r7, r3
    MPU_NSS_LOW;
 80038ea:	f7fe f875 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038ee:	2301      	movs	r3, #1
 80038f0:	462a      	mov	r2, r5
 80038f2:	4621      	mov	r1, r4
 80038f4:	9600      	str	r6, [sp, #0]
 80038f6:	481f      	ldr	r0, [pc, #124]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80038f8:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038fc:	f7fe fb62 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003900:	2301      	movs	r3, #1
 8003902:	462a      	mov	r2, r5
 8003904:	4621      	mov	r1, r4
 8003906:	9600      	str	r6, [sp, #0]
 8003908:	481a      	ldr	r0, [pc, #104]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 800390a:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800390e:	f7fe fb59 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003912:	4817      	ldr	r0, [pc, #92]	; (8003970 <ist8310_init+0x694>)
 8003914:	2201      	movs	r2, #1
 8003916:	2140      	movs	r1, #64	; 0x40
 8003918:	f7fe f85e 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 800391c:	4658      	mov	r0, fp
 800391e:	f7fd fb23 	bl	8000f68 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 8003922:	2f00      	cmp	r7, #0
 8003924:	f040 809e 	bne.w	8003a64 <ist8310_init+0x788>
    MPU_DELAY(10);
 8003928:	4658      	mov	r0, fp
 800392a:	f7fd fb1d 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800392e:	463a      	mov	r2, r7
 8003930:	2140      	movs	r1, #64	; 0x40
 8003932:	480f      	ldr	r0, [pc, #60]	; (8003970 <ist8310_init+0x694>)
 8003934:	f7fe f850 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003938:	2301      	movs	r3, #1
 800393a:	462a      	mov	r2, r5
 800393c:	4621      	mov	r1, r4
 800393e:	9600      	str	r6, [sp, #0]
 8003940:	480c      	ldr	r0, [pc, #48]	; (8003974 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003942:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003946:	f7fe fb3d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800394a:	2301      	movs	r3, #1
 800394c:	462a      	mov	r2, r5
 800394e:	4621      	mov	r1, r4
 8003950:	9600      	str	r6, [sp, #0]
 8003952:	4808      	ldr	r0, [pc, #32]	; (8003974 <ist8310_init+0x698>)
    tx = data;
 8003954:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003956:	f7fe fb35 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800395a:	2201      	movs	r2, #1
 800395c:	2140      	movs	r1, #64	; 0x40
 800395e:	4804      	ldr	r0, [pc, #16]	; (8003970 <ist8310_init+0x694>)
 8003960:	f7fe f83a 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003964:	2002      	movs	r0, #2
 8003966:	f7fd faff 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800396a:	463a      	mov	r2, r7
 800396c:	2140      	movs	r1, #64	; 0x40
 800396e:	e003      	b.n	8003978 <ist8310_init+0x69c>
 8003970:	40021400 	.word	0x40021400
 8003974:	20000640 	.word	0x20000640
 8003978:	4846      	ldr	r0, [pc, #280]	; (8003a94 <ist8310_init+0x7b8>)
 800397a:	f7fe f82d 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800397e:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003982:	2301      	movs	r3, #1
 8003984:	462a      	mov	r2, r5
 8003986:	4621      	mov	r1, r4
 8003988:	9600      	str	r6, [sp, #0]
 800398a:	4843      	ldr	r0, [pc, #268]	; (8003a98 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 800398c:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003990:	f04f 080b 	mov.w	r8, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003994:	f7fe fb16 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003998:	2301      	movs	r3, #1
 800399a:	462a      	mov	r2, r5
 800399c:	4621      	mov	r1, r4
 800399e:	9600      	str	r6, [sp, #0]
 80039a0:	483d      	ldr	r0, [pc, #244]	; (8003a98 <ist8310_init+0x7bc>)
    tx = data;
 80039a2:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039a6:	f7fe fb0d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039aa:	2201      	movs	r2, #1
 80039ac:	2140      	movs	r1, #64	; 0x40
 80039ae:	4839      	ldr	r0, [pc, #228]	; (8003a94 <ist8310_init+0x7b8>)
 80039b0:	f7fe f812 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80039b4:	2002      	movs	r0, #2
 80039b6:	f7fd fad7 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80039ba:	463a      	mov	r2, r7
 80039bc:	2140      	movs	r1, #64	; 0x40
 80039be:	4835      	ldr	r0, [pc, #212]	; (8003a94 <ist8310_init+0x7b8>)
 80039c0:	f7fe f80a 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80039c4:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039c8:	2301      	movs	r3, #1
 80039ca:	462a      	mov	r2, r5
 80039cc:	4621      	mov	r1, r4
 80039ce:	9600      	str	r6, [sp, #0]
 80039d0:	4831      	ldr	r0, [pc, #196]	; (8003a98 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 80039d2:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039d6:	f7fe faf5 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039da:	2301      	movs	r3, #1
 80039dc:	462a      	mov	r2, r5
 80039de:	4621      	mov	r1, r4
 80039e0:	9600      	str	r6, [sp, #0]
 80039e2:	482d      	ldr	r0, [pc, #180]	; (8003a98 <ist8310_init+0x7bc>)
    tx = data;
 80039e4:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039e6:	f7fe faed 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039ea:	2201      	movs	r2, #1
 80039ec:	2140      	movs	r1, #64	; 0x40
 80039ee:	4829      	ldr	r0, [pc, #164]	; (8003a94 <ist8310_init+0x7b8>)
 80039f0:	f7fd fff2 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80039f4:	2002      	movs	r0, #2
 80039f6:	f7fd fab7 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 80039fa:	463a      	mov	r2, r7
 80039fc:	2140      	movs	r1, #64	; 0x40
 80039fe:	4825      	ldr	r0, [pc, #148]	; (8003a94 <ist8310_init+0x7b8>)
 8003a00:	f7fd ffea 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a04:	2301      	movs	r3, #1
 8003a06:	462a      	mov	r2, r5
 8003a08:	4621      	mov	r1, r4
 8003a0a:	9600      	str	r6, [sp, #0]
 8003a0c:	4822      	ldr	r0, [pc, #136]	; (8003a98 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003a0e:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a12:	f7fe fad7 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003a16:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	462a      	mov	r2, r5
 8003a1e:	4621      	mov	r1, r4
 8003a20:	9600      	str	r6, [sp, #0]
 8003a22:	481d      	ldr	r0, [pc, #116]	; (8003a98 <ist8310_init+0x7bc>)
    tx = data;
 8003a24:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a28:	f7fe facc 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	2140      	movs	r1, #64	; 0x40
 8003a30:	4818      	ldr	r0, [pc, #96]	; (8003a94 <ist8310_init+0x7b8>)
 8003a32:	f7fd ffd1 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003a36:	4658      	mov	r0, fp
 8003a38:	f7fd fa96 	bl	8000f68 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 8003a3c:	200b      	movs	r0, #11
 8003a3e:	f7ff fb0d 	bl	800305c <ist_reg_read_by_mpu>
 8003a42:	4680      	mov	r8, r0
 8003a44:	b9a0      	cbnz	r0, 8003a70 <ist8310_init+0x794>
    MPU_DELAY(10);
 8003a46:	4658      	mov	r0, fp
 8003a48:	f7fd fa8e 	bl	8000f68 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 8003a4c:	2124      	movs	r1, #36	; 0x24
 8003a4e:	2041      	movs	r0, #65	; 0x41
 8003a50:	f7ff fba4 	bl	800319c <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 8003a54:	2041      	movs	r0, #65	; 0x41
 8003a56:	f7ff fb01 	bl	800305c <ist_reg_read_by_mpu>
 8003a5a:	2824      	cmp	r0, #36	; 0x24
 8003a5c:	d00b      	beq.n	8003a76 <ist8310_init+0x79a>
        return 4;
 8003a5e:	f04f 0804 	mov.w	r8, #4
 8003a62:	e5cc      	b.n	80035fe <ist8310_init+0x322>
        return 2;
 8003a64:	f04f 0802 	mov.w	r8, #2
}
 8003a68:	4640      	mov	r0, r8
 8003a6a:	b003      	add	sp, #12
 8003a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return 3;
 8003a70:	f04f 0803 	mov.w	r8, #3
 8003a74:	e5c3      	b.n	80035fe <ist8310_init+0x322>
    MPU_DELAY(10);
 8003a76:	4658      	mov	r0, fp
 8003a78:	f7fd fa76 	bl	8000f68 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 8003a7c:	21c0      	movs	r1, #192	; 0xc0
 8003a7e:	2042      	movs	r0, #66	; 0x42
 8003a80:	f7ff fb8c 	bl	800319c <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 8003a84:	2042      	movs	r0, #66	; 0x42
 8003a86:	f7ff fae9 	bl	800305c <ist_reg_read_by_mpu>
 8003a8a:	28c0      	cmp	r0, #192	; 0xc0
 8003a8c:	d006      	beq.n	8003a9c <ist8310_init+0x7c0>
        return 5;
 8003a8e:	f04f 0805 	mov.w	r8, #5
 8003a92:	e5b4      	b.n	80035fe <ist8310_init+0x322>
 8003a94:	40021400 	.word	0x40021400
 8003a98:	20000640 	.word	0x20000640
    MPU_DELAY(10);
 8003a9c:	4658      	mov	r0, fp
 8003a9e:	f7fd fa63 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003aa2:	4642      	mov	r2, r8
 8003aa4:	2140      	movs	r1, #64	; 0x40
 8003aa6:	48b3      	ldr	r0, [pc, #716]	; (8003d74 <ist8310_init+0xa98>)
 8003aa8:	f7fd ff96 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aac:	462a      	mov	r2, r5
 8003aae:	4621      	mov	r1, r4
 8003ab0:	9600      	str	r6, [sp, #0]
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	48b0      	ldr	r0, [pc, #704]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003ab6:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aba:	f7fe fa83 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003abe:	2301      	movs	r3, #1
 8003ac0:	462a      	mov	r2, r5
 8003ac2:	4621      	mov	r1, r4
 8003ac4:	9600      	str	r6, [sp, #0]
 8003ac6:	48ac      	ldr	r0, [pc, #688]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003ac8:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003acc:	f7fe fa7a 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	2140      	movs	r1, #64	; 0x40
 8003ad4:	48a7      	ldr	r0, [pc, #668]	; (8003d74 <ist8310_init+0xa98>)
 8003ad6:	f7fd ff7f 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003ada:	4658      	mov	r0, fp
 8003adc:	f7fd fa44 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003ae0:	4642      	mov	r2, r8
 8003ae2:	2140      	movs	r1, #64	; 0x40
 8003ae4:	48a3      	ldr	r0, [pc, #652]	; (8003d74 <ist8310_init+0xa98>)
 8003ae6:	f7fd ff77 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aea:	462a      	mov	r2, r5
 8003aec:	4621      	mov	r1, r4
 8003aee:	9600      	str	r6, [sp, #0]
 8003af0:	2301      	movs	r3, #1
 8003af2:	48a1      	ldr	r0, [pc, #644]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003af4:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003af8:	f7fe fa64 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003afc:	2301      	movs	r3, #1
 8003afe:	462a      	mov	r2, r5
 8003b00:	4621      	mov	r1, r4
 8003b02:	9600      	str	r6, [sp, #0]
 8003b04:	489c      	ldr	r0, [pc, #624]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003b06:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b0a:	f7fe fa5b 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b0e:	2201      	movs	r2, #1
 8003b10:	2140      	movs	r1, #64	; 0x40
 8003b12:	4898      	ldr	r0, [pc, #608]	; (8003d74 <ist8310_init+0xa98>)
 8003b14:	f7fd ff60 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003b18:	4658      	mov	r0, fp
 8003b1a:	f7fd fa25 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003b1e:	4642      	mov	r2, r8
 8003b20:	2140      	movs	r1, #64	; 0x40
 8003b22:	4894      	ldr	r0, [pc, #592]	; (8003d74 <ist8310_init+0xa98>)
 8003b24:	f7fd ff58 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003b28:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b2c:	462a      	mov	r2, r5
 8003b2e:	4621      	mov	r1, r4
 8003b30:	9600      	str	r6, [sp, #0]
 8003b32:	2301      	movs	r3, #1
 8003b34:	4890      	ldr	r0, [pc, #576]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003b36:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b38:	f7fe fa44 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003b3c:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b40:	2301      	movs	r3, #1
 8003b42:	462a      	mov	r2, r5
 8003b44:	4621      	mov	r1, r4
 8003b46:	9600      	str	r6, [sp, #0]
 8003b48:	488b      	ldr	r0, [pc, #556]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003b4a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b4c:	f7fe fa3a 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b50:	2201      	movs	r2, #1
 8003b52:	2140      	movs	r1, #64	; 0x40
 8003b54:	4887      	ldr	r0, [pc, #540]	; (8003d74 <ist8310_init+0xa98>)
 8003b56:	f7fd ff3f 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003b5a:	2002      	movs	r0, #2
 8003b5c:	f7fd fa04 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003b60:	4642      	mov	r2, r8
 8003b62:	2140      	movs	r1, #64	; 0x40
 8003b64:	4883      	ldr	r0, [pc, #524]	; (8003d74 <ist8310_init+0xa98>)
 8003b66:	f7fd ff37 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003b6a:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b6e:	462a      	mov	r2, r5
 8003b70:	4621      	mov	r1, r4
 8003b72:	9600      	str	r6, [sp, #0]
 8003b74:	2301      	movs	r3, #1
 8003b76:	4880      	ldr	r0, [pc, #512]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003b78:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b7a:	f7fe fa23 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b7e:	2301      	movs	r3, #1
 8003b80:	462a      	mov	r2, r5
 8003b82:	4621      	mov	r1, r4
 8003b84:	9600      	str	r6, [sp, #0]
 8003b86:	487c      	ldr	r0, [pc, #496]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003b88:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b8c:	f7fe fa1a 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b90:	2201      	movs	r2, #1
 8003b92:	2140      	movs	r1, #64	; 0x40
 8003b94:	4877      	ldr	r0, [pc, #476]	; (8003d74 <ist8310_init+0xa98>)
 8003b96:	f7fd ff1f 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003b9a:	2002      	movs	r0, #2
 8003b9c:	f7fd f9e4 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	2140      	movs	r1, #64	; 0x40
 8003ba4:	4873      	ldr	r0, [pc, #460]	; (8003d74 <ist8310_init+0xa98>)
 8003ba6:	f7fd ff17 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003baa:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bae:	462a      	mov	r2, r5
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	9600      	str	r6, [sp, #0]
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	4870      	ldr	r0, [pc, #448]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003bb8:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bba:	f7fe fa03 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003bbe:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	462a      	mov	r2, r5
 8003bc6:	4621      	mov	r1, r4
 8003bc8:	9600      	str	r6, [sp, #0]
 8003bca:	486b      	ldr	r0, [pc, #428]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003bcc:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bce:	f7fe f9f9 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	2140      	movs	r1, #64	; 0x40
 8003bd6:	4867      	ldr	r0, [pc, #412]	; (8003d74 <ist8310_init+0xa98>)
 8003bd8:	f7fd fefe 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003bdc:	2002      	movs	r0, #2
 8003bde:	f7fd f9c3 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003be2:	4642      	mov	r2, r8
 8003be4:	2140      	movs	r1, #64	; 0x40
 8003be6:	4863      	ldr	r0, [pc, #396]	; (8003d74 <ist8310_init+0xa98>)
 8003be8:	f7fd fef6 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003bec:	f04f 0c25 	mov.w	ip, #37	; 0x25
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bf0:	462a      	mov	r2, r5
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	9600      	str	r6, [sp, #0]
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	485f      	ldr	r0, [pc, #380]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003bfa:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003bfe:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c02:	f7fe f9df 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c06:	2301      	movs	r3, #1
 8003c08:	462a      	mov	r2, r5
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	9600      	str	r6, [sp, #0]
 8003c0e:	485a      	ldr	r0, [pc, #360]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003c10:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c12:	f7fe f9d7 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c16:	2201      	movs	r2, #1
 8003c18:	2140      	movs	r1, #64	; 0x40
 8003c1a:	4856      	ldr	r0, [pc, #344]	; (8003d74 <ist8310_init+0xa98>)
 8003c1c:	f7fd fedc 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003c20:	2002      	movs	r0, #2
 8003c22:	f7fd f9a1 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003c26:	4642      	mov	r2, r8
 8003c28:	2140      	movs	r1, #64	; 0x40
 8003c2a:	4852      	ldr	r0, [pc, #328]	; (8003d74 <ist8310_init+0xa98>)
 8003c2c:	f7fd fed4 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003c30:	f04f 0c26 	mov.w	ip, #38	; 0x26
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c34:	462a      	mov	r2, r5
 8003c36:	4621      	mov	r1, r4
 8003c38:	9600      	str	r6, [sp, #0]
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	484e      	ldr	r0, [pc, #312]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003c3e:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003c42:	f04f 0b03 	mov.w	fp, #3
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c46:	f7fe f9bd 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	462a      	mov	r2, r5
 8003c4e:	4621      	mov	r1, r4
 8003c50:	9600      	str	r6, [sp, #0]
 8003c52:	4849      	ldr	r0, [pc, #292]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003c54:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c58:	f7fe f9b4 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	2140      	movs	r1, #64	; 0x40
 8003c60:	4844      	ldr	r0, [pc, #272]	; (8003d74 <ist8310_init+0xa98>)
 8003c62:	f7fd feb9 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003c66:	2002      	movs	r0, #2
 8003c68:	f7fd f97e 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003c6c:	4642      	mov	r2, r8
 8003c6e:	2140      	movs	r1, #64	; 0x40
 8003c70:	4840      	ldr	r0, [pc, #256]	; (8003d74 <ist8310_init+0xa98>)
 8003c72:	f7fd feb1 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c76:	462a      	mov	r2, r5
 8003c78:	4621      	mov	r1, r4
 8003c7a:	9600      	str	r6, [sp, #0]
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	483e      	ldr	r0, [pc, #248]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003c80:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c84:	f7fe f99e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c88:	2301      	movs	r3, #1
 8003c8a:	462a      	mov	r2, r5
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	9600      	str	r6, [sp, #0]
 8003c90:	4839      	ldr	r0, [pc, #228]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003c92:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c96:	f7fe f995 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	2140      	movs	r1, #64	; 0x40
 8003c9e:	4835      	ldr	r0, [pc, #212]	; (8003d74 <ist8310_init+0xa98>)
 8003ca0:	f7fd fe9a 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003ca4:	2002      	movs	r0, #2
 8003ca6:	f7fd f95f 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003caa:	4642      	mov	r2, r8
 8003cac:	2140      	movs	r1, #64	; 0x40
 8003cae:	4831      	ldr	r0, [pc, #196]	; (8003d74 <ist8310_init+0xa98>)
 8003cb0:	f7fd fe92 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003cb4:	f04f 0c67 	mov.w	ip, #103	; 0x67
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cb8:	462a      	mov	r2, r5
 8003cba:	4621      	mov	r1, r4
 8003cbc:	9600      	str	r6, [sp, #0]
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	482d      	ldr	r0, [pc, #180]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003cc2:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cc6:	f7fe f97d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cca:	2301      	movs	r3, #1
 8003ccc:	462a      	mov	r2, r5
 8003cce:	4621      	mov	r1, r4
 8003cd0:	9600      	str	r6, [sp, #0]
 8003cd2:	4829      	ldr	r0, [pc, #164]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003cd4:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cd8:	f7fe f974 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003cdc:	2201      	movs	r2, #1
 8003cde:	2140      	movs	r1, #64	; 0x40
 8003ce0:	4824      	ldr	r0, [pc, #144]	; (8003d74 <ist8310_init+0xa98>)
 8003ce2:	f7fd fe79 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003ce6:	2002      	movs	r0, #2
 8003ce8:	f7fd f93e 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003cec:	4642      	mov	r2, r8
 8003cee:	2140      	movs	r1, #64	; 0x40
 8003cf0:	4820      	ldr	r0, [pc, #128]	; (8003d74 <ist8310_init+0xa98>)
 8003cf2:	f7fd fe71 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cf6:	462a      	mov	r2, r5
 8003cf8:	4621      	mov	r1, r4
 8003cfa:	9600      	str	r6, [sp, #0]
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	481e      	ldr	r0, [pc, #120]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d00:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003d04:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d08:	f7fe f95c 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	462a      	mov	r2, r5
 8003d10:	4621      	mov	r1, r4
 8003d12:	9600      	str	r6, [sp, #0]
 8003d14:	4818      	ldr	r0, [pc, #96]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003d16:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d18:	f7fe f954 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	2140      	movs	r1, #64	; 0x40
 8003d20:	4814      	ldr	r0, [pc, #80]	; (8003d74 <ist8310_init+0xa98>)
 8003d22:	f7fd fe59 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(6); 
 8003d26:	2006      	movs	r0, #6
 8003d28:	f7fd f91e 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 8003d2c:	4642      	mov	r2, r8
 8003d2e:	2140      	movs	r1, #64	; 0x40
 8003d30:	4810      	ldr	r0, [pc, #64]	; (8003d74 <ist8310_init+0xa98>)
 8003d32:	f7fd fe51 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d36:	462a      	mov	r2, r5
 8003d38:	4621      	mov	r1, r4
 8003d3a:	9600      	str	r6, [sp, #0]
    tx = reg & 0x7F;
 8003d3c:	2527      	movs	r5, #39	; 0x27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d3e:	2301      	movs	r3, #1
 8003d40:	480d      	ldr	r0, [pc, #52]	; (8003d78 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d42:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d44:	f7fe f93e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8003d48:	2586      	movs	r5, #134	; 0x86
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	4621      	mov	r1, r4
 8003d4e:	9600      	str	r6, [sp, #0]
 8003d50:	4a0a      	ldr	r2, [pc, #40]	; (8003d7c <ist8310_init+0xaa0>)
 8003d52:	4809      	ldr	r0, [pc, #36]	; (8003d78 <ist8310_init+0xa9c>)
    tx = data;
 8003d54:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d56:	f7fe f935 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	2140      	movs	r1, #64	; 0x40
 8003d5e:	4805      	ldr	r0, [pc, #20]	; (8003d74 <ist8310_init+0xa98>)
 8003d60:	f7fd fe3a 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003d64:	2002      	movs	r0, #2
 8003d66:	f7fd f8ff 	bl	8000f68 <HAL_Delay>
    MPU_DELAY(100);
 8003d6a:	2064      	movs	r0, #100	; 0x64
 8003d6c:	f7fd f8fc 	bl	8000f68 <HAL_Delay>
 8003d70:	e445      	b.n	80035fe <ist8310_init+0x322>
 8003d72:	bf00      	nop
 8003d74:	40021400 	.word	0x40021400
 8003d78:	20000640 	.word	0x20000640
 8003d7c:	2000024c 	.word	0x2000024c

08003d80 <mpu_get_data>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_get_data()
{
 8003d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 8003d84:	4e5b      	ldr	r6, [pc, #364]	; (8003ef4 <mpu_get_data+0x174>)
    tx         = regAddr | 0x80;
 8003d86:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8003f14 <mpu_get_data+0x194>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d8a:	4f5b      	ldr	r7, [pc, #364]	; (8003ef8 <mpu_get_data+0x178>)
    tx_buff[0] = tx;
 8003d8c:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8003f18 <mpu_get_data+0x198>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d90:	f8df b188 	ldr.w	fp, [pc, #392]	; 8003f1c <mpu_get_data+0x19c>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003d94:	4d59      	ldr	r5, [pc, #356]	; (8003efc <mpu_get_data+0x17c>)
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003d96:	4c5a      	ldr	r4, [pc, #360]	; (8003f00 <mpu_get_data+0x180>)
{
 8003d98:	b083      	sub	sp, #12
    MPU_NSS_LOW;
 8003d9a:	4630      	mov	r0, r6
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2140      	movs	r1, #64	; 0x40
 8003da0:	f7fd fe1a 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003da4:	f04f 0937 	mov.w	r9, #55	; 0x37
    tx         = regAddr | 0x80;
 8003da8:	23bb      	movs	r3, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003daa:	4651      	mov	r1, sl
 8003dac:	465a      	mov	r2, fp
    tx         = regAddr | 0x80;
 8003dae:	f88a 3000 	strb.w	r3, [sl]
    tx_buff[0] = tx;
 8003db2:	f888 3000 	strb.w	r3, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003db6:	4638      	mov	r0, r7
 8003db8:	f8cd 9000 	str.w	r9, [sp]
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	f7fe f901 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003dc2:	4641      	mov	r1, r8
 8003dc4:	462a      	mov	r2, r5
 8003dc6:	230e      	movs	r3, #14
 8003dc8:	f8cd 9000 	str.w	r9, [sp]
 8003dcc:	4638      	mov	r0, r7
 8003dce:	f7fe f8f9 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003dd2:	4630      	mov	r0, r6
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	2140      	movs	r1, #64	; 0x40
 8003dd8:	f7fd fdfe 	bl	80019d8 <HAL_GPIO_WritePin>
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003ddc:	7a28      	ldrb	r0, [r5, #8]
 8003dde:	7a69      	ldrb	r1, [r5, #9]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003de0:	f895 c00c 	ldrb.w	ip, [r5, #12]
 8003de4:	7b6b      	ldrb	r3, [r5, #13]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003de6:	f895 e00a 	ldrb.w	lr, [r5, #10]
 8003dea:	7aea      	ldrb	r2, [r5, #11]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003dec:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8003df0:	8b60      	ldrh	r0, [r4, #26]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003df2:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003df6:	1a09      	subs	r1, r1, r0
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003df8:	f895 c000 	ldrb.w	ip, [r5]
 8003dfc:	7868      	ldrb	r0, [r5, #1]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003dfe:	81e1      	strh	r1, [r4, #14]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003e00:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003e04:	78e9      	ldrb	r1, [r5, #3]
 8003e06:	f895 c002 	ldrb.w	ip, [r5, #2]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003e0a:	8020      	strh	r0, [r4, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003e0c:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003e10:	7968      	ldrb	r0, [r5, #5]
 8003e12:	f895 c004 	ldrb.w	ip, [r5, #4]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003e16:	8061      	strh	r1, [r4, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003e18:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003e1c:	79e9      	ldrb	r1, [r5, #7]
 8003e1e:	f895 c006 	ldrb.w	ip, [r5, #6]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003e22:	8ba5      	ldrh	r5, [r4, #28]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003e24:	80a0      	strh	r0, [r4, #4]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003e26:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003e2a:	8be0      	ldrh	r0, [r4, #30]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003e2c:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003e30:	1b55      	subs	r5, r2, r5
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003e32:	1a1b      	subs	r3, r3, r0
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003e34:	81a1      	strh	r1, [r4, #12]
    MPU_NSS_LOW;
 8003e36:	4630      	mov	r0, r6
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003e38:	8225      	strh	r5, [r4, #16]
    MPU_NSS_LOW;
 8003e3a:	2200      	movs	r2, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003e3c:	4d31      	ldr	r5, [pc, #196]	; (8003f04 <mpu_get_data+0x184>)
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003e3e:	8263      	strh	r3, [r4, #18]
    MPU_NSS_LOW;
 8003e40:	2140      	movs	r1, #64	; 0x40
 8003e42:	f7fd fdc9 	bl	80019d8 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 8003e46:	f04f 0cc9 	mov.w	ip, #201	; 0xc9
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e4a:	465a      	mov	r2, fp
 8003e4c:	4651      	mov	r1, sl
 8003e4e:	f8cd 9000 	str.w	r9, [sp]
 8003e52:	4638      	mov	r0, r7
 8003e54:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 8003e56:	f88a c000 	strb.w	ip, [sl]
    tx_buff[0] = tx;
 8003e5a:	f888 c000 	strb.w	ip, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e5e:	f7fe f8b1 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003e62:	4641      	mov	r1, r8
 8003e64:	462a      	mov	r2, r5
 8003e66:	2306      	movs	r3, #6
 8003e68:	f8cd 9000 	str.w	r9, [sp]
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	f7fe f8a9 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003e72:	4630      	mov	r0, r6
 8003e74:	2201      	movs	r2, #1
 8003e76:	2140      	movs	r1, #64	; 0x40
 8003e78:	f7fd fdae 	bl	80019d8 <HAL_GPIO_WritePin>
    ist8310_get_data(ist_buff);
    memcpy(&mpu_data.mx, ist_buff, 6);

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    memcpy(&mpu_data.mx, ist_buff, 6);
 8003e80:	682a      	ldr	r2, [r5, #0]
 8003e82:	f8c4 2006 	str.w	r2, [r4, #6]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003e86:	ee05 3a10 	vmov	s10, r3
	  /* 2000dps -> rad/s */
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003e8a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003e8e:	6861      	ldr	r1, [r4, #4]
 8003e90:	6820      	ldr	r0, [r4, #0]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003e92:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8003f08 <mpu_get_data+0x188>
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003e96:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003f0c <mpu_get_data+0x18c>
 8003e9a:	ee07 3a10 	vmov	s14, r3
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003e9e:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 8003ea2:	ee06 3a90 	vmov	s13, r3
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003ea6:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 8003eaa:	ee07 3a90 	vmov	s15, r3
    memcpy(&mpu_data.mx, ist_buff, 6);
 8003eae:	88ab      	ldrh	r3, [r5, #4]
 8003eb0:	8163      	strh	r3, [r4, #10]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003eb2:	4b17      	ldr	r3, [pc, #92]	; (8003f10 <mpu_get_data+0x190>)
 8003eb4:	68a2      	ldr	r2, [r4, #8]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003eb6:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003eba:	461c      	mov	r4, r3
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003ebc:	eeb3 6a05 	vmov.f32	s12, #53	; 0x41a80000  21.0
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003ec0:	c407      	stmia	r4!, {r0, r1, r2}
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003ec2:	eea5 6a24 	vfma.f32	s12, s10, s9
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003ec6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003eca:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003ed2:	ee27 7a25 	vmul.f32	s14, s14, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003ed6:	ee66 6aa5 	vmul.f32	s13, s13, s11
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003eda:	ee67 7aa5 	vmul.f32	s15, s15, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003ede:	edc3 6a05 	vstr	s13, [r3, #20]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003ee2:	ed83 6a03 	vstr	s12, [r3, #12]
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003ee6:	ed83 7a04 	vstr	s14, [r3, #16]
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003eea:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8003eee:	b003      	add	sp, #12
 8003ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ef4:	40021400 	.word	0x40021400
 8003ef8:	20000640 	.word	0x20000640
 8003efc:	2000030c 	.word	0x2000030c
 8003f00:	200002ec 	.word	0x200002ec
 8003f04:	200002dc 	.word	0x200002dc
 8003f08:	3b444abf 	.word	0x3b444abf
 8003f0c:	3a8b9db5 	.word	0x3a8b9db5
 8003f10:	20000218 	.word	0x20000218
 8003f14:	2000024d 	.word	0x2000024d
 8003f18:	20000008 	.word	0x20000008
 8003f1c:	2000024c 	.word	0x2000024c

08003f20 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 8003f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f24:	b085      	sub	sp, #20
 8003f26:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 8003f2a:	4d4b      	ldr	r5, [pc, #300]	; (8004058 <mpu_offset_call+0x138>)
 8003f2c:	4c4b      	ldr	r4, [pc, #300]	; (800405c <mpu_offset_call+0x13c>)
    MPU_NSS_LOW;
 8003f2e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8004074 <mpu_offset_call+0x154>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f32:	4f4b      	ldr	r7, [pc, #300]	; (8004060 <mpu_offset_call+0x140>)
{
 8003f34:	9603      	str	r6, [sp, #12]
    MPU_NSS_LOW;
 8003f36:	2200      	movs	r2, #0
 8003f38:	2140      	movs	r1, #64	; 0x40
 8003f3a:	4640      	mov	r0, r8
 8003f3c:	f7fd fd4c 	bl	80019d8 <HAL_GPIO_WritePin>
    tx_buff[0] = tx;
 8003f40:	4e48      	ldr	r6, [pc, #288]	; (8004064 <mpu_offset_call+0x144>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f42:	4949      	ldr	r1, [pc, #292]	; (8004068 <mpu_offset_call+0x148>)
 8003f44:	4a49      	ldr	r2, [pc, #292]	; (800406c <mpu_offset_call+0x14c>)
    tx         = regAddr | 0x80;
 8003f46:	f04f 0cbb 	mov.w	ip, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f4a:	f04f 0937 	mov.w	r9, #55	; 0x37
 8003f4e:	f8cd 9000 	str.w	r9, [sp]
 8003f52:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 8003f54:	f881 c000 	strb.w	ip, [r1]
    tx_buff[0] = tx;
 8003f58:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f5c:	4638      	mov	r0, r7
 8003f5e:	f7fe f831 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003f62:	230e      	movs	r3, #14
 8003f64:	f8cd 9000 	str.w	r9, [sp]
 8003f68:	4a3b      	ldr	r2, [pc, #236]	; (8004058 <mpu_offset_call+0x138>)
 8003f6a:	4631      	mov	r1, r6
 8003f6c:	4638      	mov	r0, r7
 8003f6e:	f7fe f829 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003f72:	2201      	movs	r2, #1
 8003f74:	2140      	movs	r1, #64	; 0x40
 8003f76:	4640      	mov	r0, r8
 8003f78:	f7fd fd2e 	bl	80019d8 <HAL_GPIO_WritePin>
	for (i=0; i<500;i++)
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003f7c:	f895 a002 	ldrb.w	sl, [r5, #2]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003f80:	7a2b      	ldrb	r3, [r5, #8]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003f82:	f895 c003 	ldrb.w	ip, [r5, #3]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003f86:	7a69      	ldrb	r1, [r5, #9]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8003f88:	f895 9000 	ldrb.w	r9, [r5]
 8003f8c:	f895 e001 	ldrb.w	lr, [r5, #1]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8003f90:	792a      	ldrb	r2, [r5, #4]
 8003f92:	7968      	ldrb	r0, [r5, #5]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8003f94:	f895 b00a 	ldrb.w	fp, [r5, #10]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003f98:	ea4c 2c0a 	orr.w	ip, ip, sl, lsl #8
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003f9c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8003fa0:	f895 a00c 	ldrb.w	sl, [r5, #12]
 8003fa4:	7b6b      	ldrb	r3, [r5, #13]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8003fa6:	ea4e 2e09 	orr.w	lr, lr, r9, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8003faa:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8003fae:	f8b4 9014 	ldrh.w	r9, [r4, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003fb2:	f8b4 a016 	ldrh.w	sl, [r4, #22]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8003fb6:	44ce      	add	lr, r9
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003fb8:	44d4      	add	ip, sl
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8003fba:	f8b4 9018 	ldrh.w	r9, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003fbe:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8003fc2:	f8a4 e014 	strh.w	lr, [r4, #20]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8003fc6:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8003fca:	7aea      	ldrb	r2, [r5, #11]
 8003fcc:	f8b4 e01c 	ldrh.w	lr, [r4, #28]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8003fd0:	f8a4 c016 	strh.w	ip, [r4, #22]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8003fd4:	f8b4 c01e 	ldrh.w	ip, [r4, #30]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8003fd8:	4448      	add	r0, r9
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8003fda:	ea42 220b 	orr.w	r2, r2, fp, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8003fde:	4463      	add	r3, ip
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8003fe0:	8320      	strh	r0, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003fe2:	4451      	add	r1, sl
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8003fe4:	4472      	add	r2, lr

		MPU_DELAY(5);
 8003fe6:	2005      	movs	r0, #5
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8003fe8:	83e3      	strh	r3, [r4, #30]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8003fea:	8361      	strh	r1, [r4, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8003fec:	83a2      	strh	r2, [r4, #28]
		MPU_DELAY(5);
 8003fee:	f7fc ffbb 	bl	8000f68 <HAL_Delay>
	for (i=0; i<500;i++)
 8003ff2:	9b03      	ldr	r3, [sp, #12]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	9303      	str	r3, [sp, #12]
 8003ff8:	d19d      	bne.n	8003f36 <mpu_offset_call+0x16>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 8003ffa:	f9b4 7014 	ldrsh.w	r7, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 8003ffe:	f9b4 5016 	ldrsh.w	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 8004002:	f9b4 0018 	ldrsh.w	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004006:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800400a:	f9b4 201e 	ldrsh.w	r2, [r4, #30]
 800400e:	461e      	mov	r6, r3
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 8004010:	4b17      	ldr	r3, [pc, #92]	; (8004070 <mpu_offset_call+0x150>)
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
 8004012:	83a6      	strh	r6, [r4, #28]
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 8004014:	fb83 6c07 	smull	r6, ip, r3, r7
 8004018:	17fe      	asrs	r6, r7, #31
 800401a:	ebc6 166c 	rsb	r6, r6, ip, asr #5
 800401e:	82a6      	strh	r6, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 8004020:	fb83 7605 	smull	r7, r6, r3, r5
 8004024:	17ed      	asrs	r5, r5, #31
 8004026:	ebc5 1566 	rsb	r5, r5, r6, asr #5
 800402a:	82e5      	strh	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 800402c:	fb83 6500 	smull	r6, r5, r3, r0
 8004030:	17c0      	asrs	r0, r0, #31
 8004032:	ebc0 1065 	rsb	r0, r0, r5, asr #5
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004036:	fb83 6501 	smull	r6, r5, r3, r1
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800403a:	fb83 6302 	smull	r6, r3, r3, r2
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 800403e:	17c9      	asrs	r1, r1, #31
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 8004040:	17d2      	asrs	r2, r2, #31
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004042:	ebc1 1165 	rsb	r1, r1, r5, asr #5
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 8004046:	ebc2 1363 	rsb	r3, r2, r3, asr #5
	mpu_data.az_offset=mpu_data.az_offset / 500;
 800404a:	8320      	strh	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 800404c:	8361      	strh	r1, [r4, #26]
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800404e:	83e3      	strh	r3, [r4, #30]
}
 8004050:	b005      	add	sp, #20
 8004052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004056:	bf00      	nop
 8004058:	2000030c 	.word	0x2000030c
 800405c:	200002ec 	.word	0x200002ec
 8004060:	20000640 	.word	0x20000640
 8004064:	20000008 	.word	0x20000008
 8004068:	2000024d 	.word	0x2000024d
 800406c:	2000024c 	.word	0x2000024c
 8004070:	10624dd3 	.word	0x10624dd3
 8004074:	40021400 	.word	0x40021400

08004078 <mpu_device_init>:
{
 8004078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 800407c:	f8df a168 	ldr.w	sl, [pc, #360]	; 80041e8 <mpu_device_init+0x170>
    tx = reg | 0x80;
 8004080:	4e52      	ldr	r6, [pc, #328]	; (80041cc <mpu_device_init+0x154>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004082:	4f53      	ldr	r7, [pc, #332]	; (80041d0 <mpu_device_init+0x158>)
{
 8004084:	b08b      	sub	sp, #44	; 0x2c
	MPU_DELAY(100);
 8004086:	2064      	movs	r0, #100	; 0x64
 8004088:	f7fc ff6e 	bl	8000f68 <HAL_Delay>
    MPU_NSS_LOW;
 800408c:	2200      	movs	r2, #0
 800408e:	2140      	movs	r1, #64	; 0x40
 8004090:	4650      	mov	r0, sl
 8004092:	f7fd fca1 	bl	80019d8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004096:	2437      	movs	r4, #55	; 0x37
    tx = reg | 0x80;
 8004098:	20f5      	movs	r0, #245	; 0xf5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800409a:	4631      	mov	r1, r6
 800409c:	463a      	mov	r2, r7
 800409e:	9400      	str	r4, [sp, #0]
 80040a0:	2301      	movs	r3, #1
    tx = reg | 0x80;
 80040a2:	7030      	strb	r0, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80040a4:	484b      	ldr	r0, [pc, #300]	; (80041d4 <mpu_device_init+0x15c>)
 80040a6:	f7fd ff8d 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80040aa:	484a      	ldr	r0, [pc, #296]	; (80041d4 <mpu_device_init+0x15c>)
 80040ac:	9400      	str	r4, [sp, #0]
 80040ae:	2301      	movs	r3, #1
 80040b0:	463a      	mov	r2, r7
 80040b2:	4631      	mov	r1, r6
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80040b4:	4681      	mov	r9, r0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80040b6:	f7fd ff85 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80040ba:	2201      	movs	r2, #1
 80040bc:	2140      	movs	r1, #64	; 0x40
 80040be:	4650      	mov	r0, sl
 80040c0:	f7fd fc8a 	bl	80019d8 <HAL_GPIO_WritePin>
	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 80040c4:	4b44      	ldr	r3, [pc, #272]	; (80041d8 <mpu_device_init+0x160>)
 80040c6:	7839      	ldrb	r1, [r7, #0]
 80040c8:	7019      	strb	r1, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80040ca:	2300      	movs	r3, #0
 80040cc:	9306      	str	r3, [sp, #24]
 80040ce:	4a43      	ldr	r2, [pc, #268]	; (80041dc <mpu_device_init+0x164>)
 80040d0:	9309      	str	r3, [sp, #36]	; 0x24
 80040d2:	236c      	movs	r3, #108	; 0x6c
 80040d4:	4842      	ldr	r0, [pc, #264]	; (80041e0 <mpu_device_init+0x168>)
 80040d6:	9205      	str	r2, [sp, #20]
 80040d8:	4942      	ldr	r1, [pc, #264]	; (80041e4 <mpu_device_init+0x16c>)
 80040da:	f88d 3018 	strb.w	r3, [sp, #24]
 80040de:	226a      	movs	r2, #106	; 0x6a
 80040e0:	2320      	movs	r3, #32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80040e2:	46b0      	mov	r8, r6
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80040e4:	f8cd 001a 	str.w	r0, [sp, #26]
 80040e8:	f8cd 101e 	str.w	r1, [sp, #30]
 80040ec:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
 80040f0:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
 80040f4:	ac05      	add	r4, sp, #20
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 80040f6:	7823      	ldrb	r3, [r4, #0]
 80040f8:	f894 b001 	ldrb.w	fp, [r4, #1]
 80040fc:	9303      	str	r3, [sp, #12]
    MPU_NSS_LOW;
 80040fe:	2200      	movs	r2, #0
 8004100:	2140      	movs	r1, #64	; 0x40
 8004102:	4650      	mov	r0, sl
 8004104:	f7fd fc68 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8004108:	9b03      	ldr	r3, [sp, #12]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800410a:	2537      	movs	r5, #55	; 0x37
    tx = reg & 0x7F;
 800410c:	f003 0c7f 	and.w	ip, r3, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004110:	463a      	mov	r2, r7
 8004112:	2301      	movs	r3, #1
 8004114:	4641      	mov	r1, r8
 8004116:	9500      	str	r5, [sp, #0]
 8004118:	4648      	mov	r0, r9
    tx = reg & 0x7F;
 800411a:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800411e:	f7fd ff51 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004122:	2301      	movs	r3, #1
 8004124:	463a      	mov	r2, r7
 8004126:	4641      	mov	r1, r8
 8004128:	9500      	str	r5, [sp, #0]
 800412a:	4648      	mov	r0, r9
    tx = data;
 800412c:	f886 b000 	strb.w	fp, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004130:	f7fd ff48 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004134:	2201      	movs	r2, #1
 8004136:	2140      	movs	r1, #64	; 0x40
 8004138:	4650      	mov	r0, sl
 800413a:	f7fd fc4d 	bl	80019d8 <HAL_GPIO_WritePin>
		MPU_DELAY(1);
 800413e:	2001      	movs	r0, #1
 8004140:	f7fc ff12 	bl	8000f68 <HAL_Delay>
 8004144:	3402      	adds	r4, #2
	for (i = 0; i < 10; i++)
 8004146:	ab0a      	add	r3, sp, #40	; 0x28
 8004148:	42a3      	cmp	r3, r4
 800414a:	d1d4      	bne.n	80040f6 <mpu_device_init+0x7e>
    MPU_NSS_LOW;
 800414c:	2200      	movs	r2, #0
 800414e:	2140      	movs	r1, #64	; 0x40
 8004150:	4825      	ldr	r0, [pc, #148]	; (80041e8 <mpu_device_init+0x170>)
 8004152:	f7fd fc41 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8004156:	241b      	movs	r4, #27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004158:	9500      	str	r5, [sp, #0]
 800415a:	2301      	movs	r3, #1
 800415c:	4a1c      	ldr	r2, [pc, #112]	; (80041d0 <mpu_device_init+0x158>)
 800415e:	491b      	ldr	r1, [pc, #108]	; (80041cc <mpu_device_init+0x154>)
 8004160:	481c      	ldr	r0, [pc, #112]	; (80041d4 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 8004162:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004164:	f7fd ff2e 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 8004168:	2418      	movs	r4, #24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800416a:	2301      	movs	r3, #1
 800416c:	9500      	str	r5, [sp, #0]
 800416e:	4a18      	ldr	r2, [pc, #96]	; (80041d0 <mpu_device_init+0x158>)
 8004170:	4916      	ldr	r1, [pc, #88]	; (80041cc <mpu_device_init+0x154>)
 8004172:	4818      	ldr	r0, [pc, #96]	; (80041d4 <mpu_device_init+0x15c>)
    tx = data;
 8004174:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004176:	f7fd ff25 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800417a:	2201      	movs	r2, #1
 800417c:	2140      	movs	r1, #64	; 0x40
 800417e:	481a      	ldr	r0, [pc, #104]	; (80041e8 <mpu_device_init+0x170>)
 8004180:	f7fd fc2a 	bl	80019d8 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 8004184:	2200      	movs	r2, #0
 8004186:	2140      	movs	r1, #64	; 0x40
 8004188:	4817      	ldr	r0, [pc, #92]	; (80041e8 <mpu_device_init+0x170>)
 800418a:	f7fd fc25 	bl	80019d8 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800418e:	241c      	movs	r4, #28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004190:	9500      	str	r5, [sp, #0]
 8004192:	2301      	movs	r3, #1
 8004194:	4a0e      	ldr	r2, [pc, #56]	; (80041d0 <mpu_device_init+0x158>)
 8004196:	490d      	ldr	r1, [pc, #52]	; (80041cc <mpu_device_init+0x154>)
 8004198:	480e      	ldr	r0, [pc, #56]	; (80041d4 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 800419a:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800419c:	f7fd ff12 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    tx = data;
 80041a0:	2410      	movs	r4, #16
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041a2:	2301      	movs	r3, #1
 80041a4:	9500      	str	r5, [sp, #0]
 80041a6:	4a0a      	ldr	r2, [pc, #40]	; (80041d0 <mpu_device_init+0x158>)
 80041a8:	4908      	ldr	r1, [pc, #32]	; (80041cc <mpu_device_init+0x154>)
 80041aa:	480a      	ldr	r0, [pc, #40]	; (80041d4 <mpu_device_init+0x15c>)
    tx = data;
 80041ac:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041ae:	f7fd ff09 	bl	8001fc4 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80041b2:	2201      	movs	r2, #1
 80041b4:	2140      	movs	r1, #64	; 0x40
 80041b6:	480c      	ldr	r0, [pc, #48]	; (80041e8 <mpu_device_init+0x170>)
 80041b8:	f7fd fc0e 	bl	80019d8 <HAL_GPIO_WritePin>
	ist8310_init();
 80041bc:	f7ff f88e 	bl	80032dc <ist8310_init>
	mpu_offset_call();
 80041c0:	f7ff feae 	bl	8003f20 <mpu_offset_call>
}
 80041c4:	2000      	movs	r0, #0
 80041c6:	b00b      	add	sp, #44	; 0x2c
 80041c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041cc:	2000024d 	.word	0x2000024d
 80041d0:	2000024c 	.word	0x2000024c
 80041d4:	20000640 	.word	0x20000640
 80041d8:	200002e2 	.word	0x200002e2
 80041dc:	036b806b 	.word	0x036b806b
 80041e0:	181b041a 	.word	0x181b041a
 80041e4:	021d101c 	.word	0x021d101c
 80041e8:	40021400 	.word	0x40021400

080041ec <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80041ec:	b538      	push	{r3, r4, r5, lr}

  hcan1.Instance = CAN1;
 80041ee:	4b0d      	ldr	r3, [pc, #52]	; (8004224 <MX_CAN1_Init+0x38>)
 80041f0:	4a0d      	ldr	r2, [pc, #52]	; (8004228 <MX_CAN1_Init+0x3c>)
 80041f2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 80041f4:	2207      	movs	r2, #7
 80041f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80041f8:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80041fa:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80041fe:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8004202:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004204:	4618      	mov	r0, r3
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004206:	619a      	str	r2, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8004208:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800420c:	7759      	strb	r1, [r3, #29]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800420e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004212:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004214:	f7fc feba 	bl	8000f8c <HAL_CAN_Init>
 8004218:	b900      	cbnz	r0, 800421c <MX_CAN1_Init+0x30>
  {
    Error_Handler();
  }

}
 800421a:	bd38      	pop	{r3, r4, r5, pc}
 800421c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004220:	f001 be52 	b.w	8005ec8 <Error_Handler>
 8004224:	2000034c 	.word	0x2000034c
 8004228:	40006400 	.word	0x40006400

0800422c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800422c:	b538      	push	{r3, r4, r5, lr}

  hcan2.Instance = CAN2;
 800422e:	4b0d      	ldr	r3, [pc, #52]	; (8004264 <MX_CAN2_Init+0x38>)
 8004230:	4a0d      	ldr	r2, [pc, #52]	; (8004268 <MX_CAN2_Init+0x3c>)
 8004232:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
 8004234:	2207      	movs	r2, #7
 8004236:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8004238:	2200      	movs	r2, #0
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 800423a:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800423e:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan2.Init.TimeTriggeredMode = DISABLE;
  hcan2.Init.AutoBusOff = DISABLE;
  hcan2.Init.AutoWakeUp = DISABLE;
  hcan2.Init.AutoRetransmission = DISABLE;
  hcan2.Init.ReceiveFifoLocked = DISABLE;
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8004242:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8004244:	4618      	mov	r0, r3
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8004246:	619a      	str	r2, [r3, #24]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8004248:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800424c:	7759      	strb	r1, [r3, #29]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800424e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8004252:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8004254:	f7fc fe9a 	bl	8000f8c <HAL_CAN_Init>
 8004258:	b900      	cbnz	r0, 800425c <MX_CAN2_Init+0x30>
  {
    Error_Handler();
  }

}
 800425a:	bd38      	pop	{r3, r4, r5, pc}
 800425c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004260:	f001 be32 	b.w	8005ec8 <Error_Handler>
 8004264:	20000324 	.word	0x20000324
 8004268:	40006800 	.word	0x40006800

0800426c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800426c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 800426e:	6802      	ldr	r2, [r0, #0]
 8004270:	4948      	ldr	r1, [pc, #288]	; (8004394 <HAL_CAN_MspInit+0x128>)
{
 8004272:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004274:	2300      	movs	r3, #0
  if(canHandle->Instance==CAN1)
 8004276:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004278:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800427c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004280:	9309      	str	r3, [sp, #36]	; 0x24
  if(canHandle->Instance==CAN1)
 8004282:	d040      	beq.n	8004306 <HAL_CAN_MspInit+0x9a>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN2)
 8004284:	4944      	ldr	r1, [pc, #272]	; (8004398 <HAL_CAN_MspInit+0x12c>)
 8004286:	428a      	cmp	r2, r1
 8004288:	d001      	beq.n	800428e <HAL_CAN_MspInit+0x22>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800428a:	b00a      	add	sp, #40	; 0x28
 800428c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN2_CLK_ENABLE();
 800428e:	4a43      	ldr	r2, [pc, #268]	; (800439c <HAL_CAN_MspInit+0x130>)
 8004290:	9302      	str	r3, [sp, #8]
 8004292:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004294:	4c42      	ldr	r4, [pc, #264]	; (80043a0 <HAL_CAN_MspInit+0x134>)
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004296:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 800429a:	6411      	str	r1, [r2, #64]	; 0x40
 800429c:	6c10      	ldr	r0, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 800429e:	6821      	ldr	r1, [r4, #0]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80042a0:	f000 6080 	and.w	r0, r0, #67108864	; 0x4000000
    HAL_RCC_CAN1_CLK_ENABLED++;
 80042a4:	3101      	adds	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 80042a6:	9002      	str	r0, [sp, #8]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80042a8:	2901      	cmp	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 80042aa:	9802      	ldr	r0, [sp, #8]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80042ac:	6021      	str	r1, [r4, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80042ae:	d065      	beq.n	800437c <HAL_CAN_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b0:	2400      	movs	r4, #0
 80042b2:	4b3a      	ldr	r3, [pc, #232]	; (800439c <HAL_CAN_MspInit+0x130>)
 80042b4:	9404      	str	r4, [sp, #16]
 80042b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b8:	483a      	ldr	r0, [pc, #232]	; (80043a4 <HAL_CAN_MspInit+0x138>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ba:	f042 0202 	orr.w	r2, r2, #2
 80042be:	631a      	str	r2, [r3, #48]	; 0x30
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80042c8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042cc:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ce:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80042d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d2:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80042d4:	2309      	movs	r3, #9
 80042d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042da:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042dc:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042de:	f7fd fa37 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 80042e2:	4622      	mov	r2, r4
 80042e4:	4621      	mov	r1, r4
 80042e6:	2040      	movs	r0, #64	; 0x40
 80042e8:	f7fd f9c2 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80042ec:	2040      	movs	r0, #64	; 0x40
 80042ee:	f7fd f9f5 	bl	80016dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 80042f2:	4622      	mov	r2, r4
 80042f4:	4621      	mov	r1, r4
 80042f6:	2041      	movs	r0, #65	; 0x41
 80042f8:	f7fd f9ba 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 80042fc:	2041      	movs	r0, #65	; 0x41
 80042fe:	f7fd f9ed 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8004302:	b00a      	add	sp, #40	; 0x28
 8004304:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004306:	4926      	ldr	r1, [pc, #152]	; (80043a0 <HAL_CAN_MspInit+0x134>)
 8004308:	680a      	ldr	r2, [r1, #0]
 800430a:	3201      	adds	r2, #1
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800430c:	2a01      	cmp	r2, #1
    HAL_RCC_CAN1_CLK_ENABLED++;
 800430e:	600a      	str	r2, [r1, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004310:	d028      	beq.n	8004364 <HAL_CAN_MspInit+0xf8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004312:	2400      	movs	r4, #0
 8004314:	4b21      	ldr	r3, [pc, #132]	; (800439c <HAL_CAN_MspInit+0x130>)
 8004316:	9401      	str	r4, [sp, #4]
 8004318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800431a:	4823      	ldr	r0, [pc, #140]	; (80043a8 <HAL_CAN_MspInit+0x13c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800431c:	f042 0208 	orr.w	r2, r2, #8
 8004320:	631a      	str	r2, [r3, #48]	; 0x30
 8004322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800432a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800432c:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800432e:	2209      	movs	r2, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004330:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004332:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004334:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004336:	9209      	str	r2, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004338:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800433a:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800433c:	f7fd fa08 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004340:	4622      	mov	r2, r4
 8004342:	4621      	mov	r1, r4
 8004344:	2014      	movs	r0, #20
 8004346:	f7fd f993 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800434a:	2014      	movs	r0, #20
 800434c:	f7fd f9c6 	bl	80016dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004350:	4622      	mov	r2, r4
 8004352:	4621      	mov	r1, r4
 8004354:	2015      	movs	r0, #21
 8004356:	f7fd f98b 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800435a:	2015      	movs	r0, #21
 800435c:	f7fd f9be 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8004360:	b00a      	add	sp, #40	; 0x28
 8004362:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004364:	4a0d      	ldr	r2, [pc, #52]	; (800439c <HAL_CAN_MspInit+0x130>)
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800436a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800436e:	6413      	str	r3, [r2, #64]	; 0x40
 8004370:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	9b00      	ldr	r3, [sp, #0]
 800437a:	e7ca      	b.n	8004312 <HAL_CAN_MspInit+0xa6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800437c:	9303      	str	r3, [sp, #12]
 800437e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004380:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004384:	6413      	str	r3, [r2, #64]	; 0x40
 8004386:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800438c:	9303      	str	r3, [sp, #12]
 800438e:	9b03      	ldr	r3, [sp, #12]
 8004390:	e78e      	b.n	80042b0 <HAL_CAN_MspInit+0x44>
 8004392:	bf00      	nop
 8004394:	40006400 	.word	0x40006400
 8004398:	40006800 	.word	0x40006800
 800439c:	40023800 	.word	0x40023800
 80043a0:	20000250 	.word	0x20000250
 80043a4:	40020400 	.word	0x40020400
 80043a8:	40020c00 	.word	0x40020c00

080043ac <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 80043ac:	b510      	push	{r4, lr}
 80043ae:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80043b0:	2400      	movs	r4, #0
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80043b2:	2301      	movs	r3, #1
	sFilterConfig.FilterMaskIdLow = 0x0000;
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterActivation = ENABLE;
	sFilterConfig.SlaveStartFilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80043b4:	4669      	mov	r1, sp
 80043b6:	480a      	ldr	r0, [pc, #40]	; (80043e0 <initCanFilter+0x34>)
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80043b8:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80043ba:	e9cd 3307 	strd	r3, r3, [sp, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80043be:	e9cd 4405 	strd	r4, r4, [sp, #20]
	sFilterConfig.FilterIdLow = 0x0000;
 80043c2:	e9cd 4400 	strd	r4, r4, [sp]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80043c6:	e9cd 4402 	strd	r4, r4, [sp, #8]
	sFilterConfig.SlaveStartFilterBank = 0;
 80043ca:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80043cc:	f7fc fe60 	bl	8001090 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
	sFilterConfig.FilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 80043d0:	4669      	mov	r1, sp
 80043d2:	4804      	ldr	r0, [pc, #16]	; (80043e4 <initCanFilter+0x38>)
	sFilterConfig.SlaveStartFilterBank = 0;
 80043d4:	9409      	str	r4, [sp, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 80043d6:	9405      	str	r4, [sp, #20]
	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 80043d8:	f7fc fe5a 	bl	8001090 <HAL_CAN_ConfigFilter>
}
 80043dc:	b00a      	add	sp, #40	; 0x28
 80043de:	bd10      	pop	{r4, pc}
 80043e0:	2000034c 	.word	0x2000034c
 80043e4:	20000324 	.word	0x20000324

080043e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80043e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ec:	2400      	movs	r4, #0
{
 80043ee:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80043f4:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043f8:	4b61      	ldr	r3, [pc, #388]	; (8004580 <MX_GPIO_Init+0x198>)
 80043fa:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043fc:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8004400:	f8df b18c 	ldr.w	fp, [pc, #396]	; 8004590 <MX_GPIO_Init+0x1a8>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 8004404:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8004594 <MX_GPIO_Init+0x1ac>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8004408:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8004598 <MX_GPIO_Init+0x1b0>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 800440c:	f8df 818c 	ldr.w	r8, [pc, #396]	; 800459c <MX_GPIO_Init+0x1b4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8004410:	4f5c      	ldr	r7, [pc, #368]	; (8004584 <MX_GPIO_Init+0x19c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8004412:	4e5d      	ldr	r6, [pc, #372]	; (8004588 <MX_GPIO_Init+0x1a0>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004414:	f042 0210 	orr.w	r2, r2, #16
 8004418:	631a      	str	r2, [r3, #48]	; 0x30
 800441a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800441c:	f002 0210 	and.w	r2, r2, #16
 8004420:	9201      	str	r2, [sp, #4]
 8004422:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004424:	9402      	str	r4, [sp, #8]
 8004426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004428:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
 800442e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004430:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004434:	9202      	str	r2, [sp, #8]
 8004436:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004438:	9403      	str	r4, [sp, #12]
 800443a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800443c:	f042 0201 	orr.w	r2, r2, #1
 8004440:	631a      	str	r2, [r3, #48]	; 0x30
 8004442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004444:	f002 0201 	and.w	r2, r2, #1
 8004448:	9203      	str	r2, [sp, #12]
 800444a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800444c:	9404      	str	r4, [sp, #16]
 800444e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004450:	f042 0202 	orr.w	r2, r2, #2
 8004454:	631a      	str	r2, [r3, #48]	; 0x30
 8004456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004458:	f002 0202 	and.w	r2, r2, #2
 800445c:	9204      	str	r2, [sp, #16]
 800445e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004460:	9405      	str	r4, [sp, #20]
 8004462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004464:	f042 0208 	orr.w	r2, r2, #8
 8004468:	631a      	str	r2, [r3, #48]	; 0x30
 800446a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800446c:	f002 0208 	and.w	r2, r2, #8
 8004470:	9205      	str	r2, [sp, #20]
 8004472:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8004474:	9406      	str	r4, [sp, #24]
 8004476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800447c:	631a      	str	r2, [r3, #48]	; 0x30
 800447e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004480:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004484:	9206      	str	r2, [sp, #24]
 8004486:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004488:	9407      	str	r4, [sp, #28]
 800448a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800448c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004490:	631a      	str	r2, [r3, #48]	; 0x30
 8004492:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004494:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004498:	9207      	str	r2, [sp, #28]
 800449a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800449c:	9408      	str	r4, [sp, #32]
 800449e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044a0:	f042 0220 	orr.w	r2, r2, #32
 80044a4:	631a      	str	r2, [r3, #48]	; 0x30
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80044ae:	4622      	mov	r2, r4
 80044b0:	4658      	mov	r0, fp
 80044b2:	2101      	movs	r1, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80044b4:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80044b6:	f7fd fa8f 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 80044ba:	4622      	mov	r2, r4
 80044bc:	4650      	mov	r0, sl
 80044be:	213c      	movs	r1, #60	; 0x3c
 80044c0:	f7fd fa8a 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 80044c4:	4622      	mov	r2, r4
 80044c6:	4648      	mov	r0, r9
 80044c8:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80044cc:	f7fd fa84 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 80044d0:	4622      	mov	r2, r4
 80044d2:	4640      	mov	r0, r8
 80044d4:	f244 0140 	movw	r1, #16448	; 0x4040
 80044d8:	f7fd fa7e 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80044dc:	4622      	mov	r2, r4
 80044de:	4638      	mov	r0, r7
 80044e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80044e4:	f7fd fa78 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80044e8:	4622      	mov	r2, r4
 80044ea:	4630      	mov	r0, r6
 80044ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80044f0:	f7fd fa72 	bl	80019d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044f4:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80044f6:	4658      	mov	r0, fp
 80044f8:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fa:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044fe:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004502:	f7fd f925 	bl	8001750 <HAL_GPIO_Init>
  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004506:	4650      	mov	r0, sl
 8004508:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 800450a:	233c      	movs	r3, #60	; 0x3c
 800450c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450e:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004512:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004514:	f7fd f91c 	bl	8001750 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004518:	4648      	mov	r0, r9
 800451a:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 800451c:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8004520:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004526:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004528:	f7fd f912 	bl	8001750 <HAL_GPIO_Init>
  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800452c:	4640      	mov	r0, r8
 800452e:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 8004530:	f244 0340 	movw	r3, #16448	; 0x4040
 8004534:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004536:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800453a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800453c:	f7fd f908 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004540:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004542:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004544:	4811      	ldr	r0, [pc, #68]	; (800458c <MX_GPIO_Init+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004546:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004548:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800454c:	f7fd f900 	bl	8001750 <HAL_GPIO_Init>
  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004550:	4638      	mov	r0, r7
 8004552:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004558:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455a:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800455e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004560:	f7fd f8f6 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004564:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004568:	a909      	add	r1, sp, #36	; 0x24
 800456a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456c:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004570:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004572:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004574:	f7fd f8ec 	bl	8001750 <HAL_GPIO_Init>

}
 8004578:	b00f      	add	sp, #60	; 0x3c
 800457a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800457e:	bf00      	nop
 8004580:	40023800 	.word	0x40023800
 8004584:	40020c00 	.word	0x40020c00
 8004588:	40021000 	.word	0x40021000
 800458c:	40020400 	.word	0x40020400
 8004590:	40022000 	.word	0x40022000
 8004594:	40021c00 	.word	0x40021c00
 8004598:	40021800 	.word	0x40021800
 800459c:	40021400 	.word	0x40021400

080045a0 <madgwick_ahrs_updateIMU>:
    atti->pitch = (asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
    atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
}

void madgwick_ahrs_updateIMU(struct ahrs_sensor *sensor, struct attitude *atti)
{
 80045a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 80045a4:	f8df c404 	ldr.w	ip, [pc, #1028]	; 80049ac <madgwick_ahrs_updateIMU+0x40c>
  gy = sensor->wy;
 80045a8:	f8df e404 	ldr.w	lr, [pc, #1028]	; 80049b0 <madgwick_ahrs_updateIMU+0x410>
  gx = sensor->wx;
 80045ac:	68c3      	ldr	r3, [r0, #12]
  gy = sensor->wy;
 80045ae:	f8d0 9010 	ldr.w	r9, [r0, #16]
  gz = sensor->wz;
 80045b2:	f8df 8400 	ldr.w	r8, [pc, #1024]	; 80049b4 <madgwick_ahrs_updateIMU+0x414>
  ax = sensor->ax;
 80045b6:	4ef1      	ldr	r6, [pc, #964]	; (800497c <madgwick_ahrs_updateIMU+0x3dc>)
  ay = sensor->ay;
 80045b8:	4ff1      	ldr	r7, [pc, #964]	; (8004980 <madgwick_ahrs_updateIMU+0x3e0>)
  ax = sensor->ax;
 80045ba:	6802      	ldr	r2, [r0, #0]
  gz = sensor->wz;
 80045bc:	6945      	ldr	r5, [r0, #20]
  ay = sensor->ay;
 80045be:	6844      	ldr	r4, [r0, #4]
  az = sensor->az;
  mx = sensor->mx;
 80045c0:	f8d0 a018 	ldr.w	sl, [r0, #24]
{
 80045c4:	ed2d 8b10 	vpush	{d8-d15}
  gx = sensor->wx;
 80045c8:	f8cc 3000 	str.w	r3, [ip]
  gy = sensor->wy;
 80045cc:	f8ce 9000 	str.w	r9, [lr]
  az = sensor->az;
 80045d0:	f8df 93e4 	ldr.w	r9, [pc, #996]	; 80049b8 <madgwick_ahrs_updateIMU+0x418>
 80045d4:	6883      	ldr	r3, [r0, #8]
  gz = sensor->wz;
 80045d6:	f8c8 5000 	str.w	r5, [r8]
  ax = sensor->ax;
 80045da:	6032      	str	r2, [r6, #0]
  my = sensor->my;
  mz = sensor->mz;
 80045dc:	6a05      	ldr	r5, [r0, #32]
  ay = sensor->ay;
 80045de:	603c      	str	r4, [r7, #0]
  mx = sensor->mx;
 80045e0:	4ae8      	ldr	r2, [pc, #928]	; (8004984 <madgwick_ahrs_updateIMU+0x3e4>)
  az = sensor->az;
 80045e2:	f8c9 3000 	str.w	r3, [r9]
  my = sensor->my;
 80045e6:	69c4      	ldr	r4, [r0, #28]
 80045e8:	4be7      	ldr	r3, [pc, #924]	; (8004988 <madgwick_ahrs_updateIMU+0x3e8>)
  mz = sensor->mz;
 80045ea:	48e8      	ldr	r0, [pc, #928]	; (800498c <madgwick_ahrs_updateIMU+0x3ec>)
  mx = sensor->mx;
 80045ec:	f8c2 a000 	str.w	sl, [r2]
  my = sensor->my;
 80045f0:	601c      	str	r4, [r3, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80045f2:	4ae7      	ldr	r2, [pc, #924]	; (8004990 <madgwick_ahrs_updateIMU+0x3f0>)
  mz = sensor->mz;
 80045f4:	6005      	str	r5, [r0, #0]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80045f6:	4be7      	ldr	r3, [pc, #924]	; (8004994 <madgwick_ahrs_updateIMU+0x3f4>)
 80045f8:	4ce7      	ldr	r4, [pc, #924]	; (8004998 <madgwick_ahrs_updateIMU+0x3f8>)
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80045fa:	4de8      	ldr	r5, [pc, #928]	; (800499c <madgwick_ahrs_updateIMU+0x3fc>)
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80045fc:	ed92 aa00 	vldr	s20, [r2]
 8004600:	eddc 9a00 	vldr	s19, [ip]
 8004604:	ed93 5a00 	vldr	s10, [r3]
 8004608:	edde aa00 	vldr	s21, [lr]
 800460c:	edd4 1a00 	vldr	s3, [r4]
 8004610:	ed98 2a00 	vldr	s4, [r8]
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004614:	ed95 0a00 	vldr	s0, [r5]
 8004618:	eddc 0a00 	vldr	s1, [ip]
 800461c:	edd3 5a00 	vldr	s11, [r3]
 8004620:	edd8 6a00 	vldr	s13, [r8]
 8004624:	edd4 2a00 	vldr	s5, [r4]
 8004628:	ed9e 3a00 	vldr	s6, [lr]
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800462c:	ed95 1a00 	vldr	s2, [r5]
 8004630:	edde 4a00 	vldr	s9, [lr]
 8004634:	edd2 3a00 	vldr	s7, [r2]
 8004638:	ed98 4a00 	vldr	s8, [r8]
 800463c:	ed94 6a00 	vldr	s12, [r4]
 8004640:	eddc 7a00 	vldr	s15, [ip]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004644:	ed95 7a00 	vldr	s14, [r5]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004648:	ee25 5a2a 	vmul.f32	s10, s10, s21
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800464c:	ee65 5aa6 	vmul.f32	s11, s11, s13
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004650:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004654:	edd8 7a00 	vldr	s15, [r8]
 8004658:	edd2 6a00 	vldr	s13, [r2]
 800465c:	edde aa00 	vldr	s21, [lr]
 8004660:	ee66 6aaa 	vmul.f32	s13, s13, s21
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004664:	eea1 6a24 	vfma.f32	s12, s2, s9
{
 8004668:	b084      	sub	sp, #16
 800466a:	4688      	mov	r8, r1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800466c:	eee7 6a27 	vfma.f32	s13, s14, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004670:	eeaa 5a29 	vfma.f32	s10, s20, s19
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004674:	eee0 5a20 	vfma.f32	s11, s0, s1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004678:	edd3 4a00 	vldr	s9, [r3]
 800467c:	eddc 7a00 	vldr	s15, [ip]

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004680:	ed96 7a00 	vldr	s14, [r6]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004684:	eee4 6ae7 	vfms.f32	s13, s9, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004688:	eea1 5a82 	vfma.f32	s10, s3, s4
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800468c:	eee2 5ac3 	vfms.f32	s11, s5, s6
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004690:	eea3 6ac4 	vfms.f32	s12, s7, s8
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004694:	eeb5 7a40 	vcmp.f32	s14, #0.0
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004698:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 800469c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80046a0:	ee25 5a67 	vnmul.f32	s10, s10, s15
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80046a4:	ee65 5aa7 	vmul.f32	s11, s11, s15
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80046a8:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80046ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80046b0:	d107      	bne.n	80046c2 <madgwick_ahrs_updateIMU+0x122>
 80046b2:	edd7 7a00 	vldr	s15, [r7]
 80046b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80046ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046be:	f000 8213 	beq.w	8004ae8 <madgwick_ahrs_updateIMU+0x548>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80046c2:	ed96 3a00 	vldr	s6, [r6]
 80046c6:	edd6 3a00 	vldr	s7, [r6]
 80046ca:	edd7 7a00 	vldr	s15, [r7]
 80046ce:	edd7 2a00 	vldr	s5, [r7]
 80046d2:	ed99 4a00 	vldr	s8, [r9]
 80046d6:	ed99 7a00 	vldr	s14, [r9]
float invSqrt(float x)
{
  float halfx = 0.5f * x;
  float y = x;
  long i = *(long *)&y;
  i = 0x5f3759df - (i >> 1);
 80046da:	49b1      	ldr	r1, [pc, #708]	; (80049a0 <madgwick_ahrs_updateIMU+0x400>)
    ax *= recipNorm;
 80046dc:	edd6 4a00 	vldr	s9, [r6]
    qDot1 -= beta * s0;
 80046e0:	48b0      	ldr	r0, [pc, #704]	; (80049a4 <madgwick_ahrs_updateIMU+0x404>)
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80046e2:	ee67 7aa2 	vmul.f32	s15, s15, s5
  y = *(float *)&i;
  y = y * (1.5f - (halfx * y * y));
 80046e6:	eef6 2a00 	vmov.f32	s5, #96	; 0x3f000000  0.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80046ea:	eee3 7a23 	vfma.f32	s15, s6, s7
  y = y * (1.5f - (halfx * y * y));
 80046ee:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80046f2:	eee4 7a07 	vfma.f32	s15, s8, s14
  y = y * (1.5f - (halfx * y * y));
 80046f6:	eeb0 4a60 	vmov.f32	s8, s1
  y = *(float *)&i;
 80046fa:	ee17 ca90 	vmov	ip, s15
 80046fe:	eba1 0c6c 	sub.w	ip, r1, ip, asr #1
  y = y * (1.5f - (halfx * y * y));
 8004702:	ee27 7aa2 	vmul.f32	s14, s15, s5
  y = *(float *)&i;
 8004706:	ee07 ca90 	vmov	s15, ip
  y = y * (1.5f - (halfx * y * y));
 800470a:	ee27 7ac7 	vnmul.f32	s14, s15, s14
    _4q1 = 4.0f * q1;
 800470e:	eef1 3a00 	vmov.f32	s7, #16	; 0x40800000  4.0
  y = y * (1.5f - (halfx * y * y));
 8004712:	eea7 4a27 	vfma.f32	s8, s14, s15
    _8q1 = 8.0f * q1;
 8004716:	eef2 ca00 	vmov.f32	s25, #32	; 0x41000000  8.0
  y = y * (1.5f - (halfx * y * y));
 800471a:	ee64 7a27 	vmul.f32	s15, s8, s15
    ax *= recipNorm;
 800471e:	ee24 7aa7 	vmul.f32	s14, s9, s15
 8004722:	ed86 7a00 	vstr	s14, [r6]
    ay *= recipNorm;
 8004726:	ed97 7a00 	vldr	s14, [r7]
 800472a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800472e:	ed87 7a00 	vstr	s14, [r7]
    az *= recipNorm;
 8004732:	ed99 7a00 	vldr	s14, [r9]
 8004736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800473a:	edc9 7a00 	vstr	s15, [r9]
    _2q0 = 2.0f * q0;
 800473e:	edd5 1a00 	vldr	s3, [r5]
    _2q1 = 2.0f * q1;
 8004742:	ed92 1a00 	vldr	s2, [r2]
    _2q2 = 2.0f * q2;
 8004746:	ed93 2a00 	vldr	s4, [r3]
    _2q3 = 2.0f * q3;
 800474a:	ed94 4a00 	vldr	s8, [r4]
    _4q0 = 4.0f * q0;
 800474e:	ed95 ba00 	vldr	s22, [r5]
    _4q1 = 4.0f * q1;
 8004752:	ed92 0a00 	vldr	s0, [r2]
    _4q2 = 4.0f * q2;
 8004756:	edd3 9a00 	vldr	s19, [r3]
    _8q1 = 8.0f * q1;
 800475a:	edd2 7a00 	vldr	s15, [r2]
    _8q2 = 8.0f * q2;
 800475e:	edd3 aa00 	vldr	s21, [r3]
    _8q1 = 8.0f * q1;
 8004762:	edcd 7a00 	vstr	s15, [sp]
    q0q0 = q0 * q0;
 8004766:	ed95 8a00 	vldr	s16, [r5]
 800476a:	ed95 7a00 	vldr	s14, [r5]
    q1q1 = q1 * q1;
 800476e:	ed92 9a00 	vldr	s18, [r2]
 8004772:	edd2 7a00 	vldr	s15, [r2]
    q2q2 = q2 * q2;
 8004776:	ed93 aa00 	vldr	s20, [r3]
 800477a:	edd3 8a00 	vldr	s17, [r3]
    q3q3 = q3 * q3;
 800477e:	ed94 fa00 	vldr	s30, [r4]
 8004782:	ed94 3a00 	vldr	s6, [r4]
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004786:	ed96 ea00 	vldr	s28, [r6]
 800478a:	edd7 4a00 	vldr	s9, [r7]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800478e:	ed96 da00 	vldr	s26, [r6]
 8004792:	edd2 ba00 	vldr	s23, [r2]
 8004796:	edd7 ea00 	vldr	s29, [r7]
    _2q0 = 2.0f * q0;
 800479a:	ee71 1aa1 	vadd.f32	s3, s3, s3
    q2q2 = q2 * q2;
 800479e:	ee6a 8a28 	vmul.f32	s17, s20, s17
    q0q0 = q0 * q0;
 80047a2:	ee28 8a07 	vmul.f32	s16, s16, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80047a6:	ed99 aa00 	vldr	s20, [r9]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80047aa:	ed93 7a00 	vldr	s14, [r3]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80047ae:	ed8d aa03 	vstr	s20, [sp, #12]
    q1q1 = q1 * q1;
 80047b2:	ee29 9a27 	vmul.f32	s18, s18, s15
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80047b6:	edd6 7a00 	vldr	s15, [r6]
 80047ba:	edd7 da00 	vldr	s27, [r7]
 80047be:	ed99 aa00 	vldr	s20, [r9]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80047c2:	ed94 ca00 	vldr	s24, [r4]
 80047c6:	edd6 fa00 	vldr	s31, [r6]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80047ca:	ee27 7a23 	vmul.f32	s14, s14, s7
 80047ce:	ee67 7aa1 	vmul.f32	s15, s15, s3
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80047d2:	ee2c ca23 	vmul.f32	s24, s24, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80047d6:	eee8 7a07 	vfma.f32	s15, s16, s14
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80047da:	ed94 7a00 	vldr	s14, [r4]
 80047de:	ee27 7a23 	vmul.f32	s14, s14, s7
    _2q1 = 2.0f * q1;
 80047e2:	ee31 1a01 	vadd.f32	s2, s2, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80047e6:	ee27 7a28 	vmul.f32	s14, s14, s17
    _4q1 = 4.0f * q1;
 80047ea:	ee20 0a23 	vmul.f32	s0, s0, s7
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80047ee:	eea9 7a0c 	vfma.f32	s14, s18, s24
    _4q2 = 4.0f * q2;
 80047f2:	ee69 9aa3 	vmul.f32	s19, s19, s7
    _4q0 = 4.0f * q0;
 80047f6:	ee2b ba23 	vmul.f32	s22, s22, s7
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80047fa:	ee6b 3aa3 	vmul.f32	s7, s23, s7
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80047fe:	ee61 4a64 	vnmul.f32	s9, s2, s9
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004802:	eeaf 7ac1 	vfms.f32	s14, s31, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004806:	eeb0 1a40 	vmov.f32	s2, s0
 800480a:	ee98 1a23 	vfnms.f32	s2, s16, s7
    _8q2 = 8.0f * q2;
 800480e:	ee6a aaac 	vmul.f32	s21, s21, s25
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004812:	eef0 3a41 	vmov.f32	s7, s2
 8004816:	eeee 3ae1 	vfms.f32	s7, s29, s3
 800481a:	ee39 1a28 	vadd.f32	s2, s18, s17
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800481e:	ee77 7ae9 	vsub.f32	s15, s15, s19
    _2q2 = 2.0f * q2;
 8004822:	ee32 2a02 	vadd.f32	s4, s4, s4
    q3q3 = q3 * q3;
 8004826:	ee2f fa03 	vmul.f32	s30, s30, s6
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800482a:	eeeb 4a01 	vfma.f32	s9, s22, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800482e:	eeb0 3a63 	vmov.f32	s6, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004832:	eeea 7a81 	vfma.f32	s15, s21, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004836:	edd7 3a00 	vldr	s7, [r7]
    qDot1 -= beta * s0;
 800483a:	edd0 1a00 	vldr	s3, [r0]
    _2q3 = 2.0f * q3;
 800483e:	ee34 4a04 	vadd.f32	s8, s8, s8
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004842:	eea3 7ac2 	vfms.f32	s14, s7, s4
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004846:	eeee 4a02 	vfma.f32	s9, s28, s4
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800484a:	eeed 7ac4 	vfms.f32	s15, s27, s8
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800484e:	ee67 3a07 	vmul.f32	s7, s14, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004852:	ee24 da4d 	vnmul.f32	s26, s8, s26
    _8q1 = 8.0f * q1;
 8004856:	ed9d 2a00 	vldr	s4, [sp]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800485a:	ed9d 4a03 	vldr	s8, [sp, #12]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800485e:	ee3a aa0f 	vadd.f32	s20, s20, s30
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004862:	ee34 4a0f 	vadd.f32	s8, s8, s30
    _8q1 = 8.0f * q1;
 8004866:	ee62 ca2c 	vmul.f32	s25, s4, s25
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800486a:	eee9 7a8a 	vfma.f32	s15, s19, s20
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800486e:	eee4 3aa4 	vfma.f32	s7, s9, s9
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004872:	eea0 3a04 	vfma.f32	s6, s0, s8
 8004876:	eeac da81 	vfma.f32	s26, s25, s2
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800487a:	eee7 3aa7 	vfma.f32	s7, s15, s15
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800487e:	ee33 da0d 	vadd.f32	s26, s6, s26
    qDot2 -= beta * s1;
 8004882:	ed90 2a00 	vldr	s4, [r0]
    qDot3 -= beta * s2;
 8004886:	ed90 3a00 	vldr	s6, [r0]
    qDot4 -= beta * s3;
 800488a:	ed90 4a00 	vldr	s8, [r0]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800488e:	eeed 3a0d 	vfma.f32	s7, s26, s26
    qDot1 -= beta * s0;
 8004892:	ee61 4aa4 	vmul.f32	s9, s3, s9
  y = *(float *)&i;
 8004896:	ee13 0a90 	vmov	r0, s7
 800489a:	eba1 0160 	sub.w	r1, r1, r0, asr #1
  y = y * (1.5f - (halfx * y * y));
 800489e:	ee63 2aa2 	vmul.f32	s5, s7, s5
  y = *(float *)&i;
 80048a2:	ee03 1a90 	vmov	s7, r1
  y = y * (1.5f - (halfx * y * y));
 80048a6:	ee62 2aa3 	vmul.f32	s5, s5, s7
    qDot2 -= beta * s1;
 80048aa:	ee22 da0d 	vmul.f32	s26, s4, s26
  y = y * (1.5f - (halfx * y * y));
 80048ae:	eee3 0ae2 	vfms.f32	s1, s7, s5
    qDot3 -= beta * s2;
 80048b2:	ee63 7a27 	vmul.f32	s15, s6, s15
    qDot1 -= beta * s0;
 80048b6:	ee63 0ae0 	vnmul.f32	s1, s7, s1
    qDot4 -= beta * s3;
 80048ba:	ee24 7a07 	vmul.f32	s14, s8, s14
    qDot1 -= beta * s0;
 80048be:	eea0 5aa4 	vfma.f32	s10, s1, s9
    qDot2 -= beta * s1;
 80048c2:	eee0 5a8d 	vfma.f32	s11, s1, s26
    qDot3 -= beta * s2;
 80048c6:	eea0 6aa7 	vfma.f32	s12, s1, s15
    qDot4 -= beta * s3;
 80048ca:	eee0 6a87 	vfma.f32	s13, s1, s14
  i = 0x5f3759df - (i >> 1);
 80048ce:	4934      	ldr	r1, [pc, #208]	; (80049a0 <madgwick_ahrs_updateIMU+0x400>)
  q0 += qDot1 * (1.0f / sampleFreq);
 80048d0:	ed95 7a00 	vldr	s14, [r5]
 80048d4:	eddf 7a34 	vldr	s15, [pc, #208]	; 80049a8 <madgwick_ahrs_updateIMU+0x408>
 80048d8:	eea5 7a27 	vfma.f32	s14, s10, s15
  y = y * (1.5f - (halfx * y * y));
 80048dc:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
  q0 += qDot1 * (1.0f / sampleFreq);
 80048e0:	ed85 7a00 	vstr	s14, [r5]
  q1 += qDot2 * (1.0f / sampleFreq);
 80048e4:	ed92 7a00 	vldr	s14, [r2]
 80048e8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80048ec:	eef0 5a47 	vmov.f32	s11, s14
 80048f0:	edc2 5a00 	vstr	s11, [r2]
  q2 += qDot3 * (1.0f / sampleFreq);
 80048f4:	edd3 5a00 	vldr	s11, [r3]
 80048f8:	eee6 5a27 	vfma.f32	s11, s12, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 80048fc:	ee38 6a49 	vsub.f32	s12, s16, s18
  q2 += qDot3 * (1.0f / sampleFreq);
 8004900:	edc3 5a00 	vstr	s11, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8004904:	edd4 5a00 	vldr	s11, [r4]
 8004908:	eee6 5aa7 	vfma.f32	s11, s13, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 800490c:	ee76 6a68 	vsub.f32	s13, s12, s17
  q3 += qDot4 * (1.0f / sampleFreq);
 8004910:	edc4 5a00 	vstr	s11, [r4]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004914:	edd5 2a00 	vldr	s5, [r5]
 8004918:	ed95 3a00 	vldr	s6, [r5]
 800491c:	edd2 7a00 	vldr	s15, [r2]
 8004920:	ed92 2a00 	vldr	s4, [r2]
 8004924:	edd3 3a00 	vldr	s7, [r3]
 8004928:	ed93 4a00 	vldr	s8, [r3]
 800492c:	edd4 4a00 	vldr	s9, [r4]
 8004930:	ed94 6a00 	vldr	s12, [r4]
  q0 *= recipNorm;
 8004934:	edd5 5a00 	vldr	s11, [r5]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004938:	ee67 7a82 	vmul.f32	s15, s15, s4
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 800493c:	ee76 6a8f 	vadd.f32	s13, s13, s30
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004940:	eee2 7a83 	vfma.f32	s15, s5, s6
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004944:	ee16 0a90 	vmov	r0, s13
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004948:	eee3 7a84 	vfma.f32	s15, s7, s8
  y = y * (1.5f - (halfx * y * y));
 800494c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004950:	eee4 7a86 	vfma.f32	s15, s9, s12
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004954:	ee38 8a09 	vadd.f32	s16, s16, s18
  y = *(float *)&i;
 8004958:	ee17 6a90 	vmov	r6, s15
 800495c:	eba1 0166 	sub.w	r1, r1, r6, asr #1
 8004960:	ee06 1a90 	vmov	s13, r1
  y = y * (1.5f - (halfx * y * y));
 8004964:	ee27 6a85 	vmul.f32	s12, s15, s10
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004968:	ee78 8a68 	vsub.f32	s17, s16, s17
  y = y * (1.5f - (halfx * y * y));
 800496c:	ee66 7ac6 	vnmul.f32	s15, s13, s12
 8004970:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8004974:	ee67 7a26 	vmul.f32	s15, s14, s13
 8004978:	e020      	b.n	80049bc <madgwick_ahrs_updateIMU+0x41c>
 800497a:	bf00      	nop
 800497c:	20000254 	.word	0x20000254
 8004980:	20000258 	.word	0x20000258
 8004984:	2000026c 	.word	0x2000026c
 8004988:	20000270 	.word	0x20000270
 800498c:	20000274 	.word	0x20000274
 8004990:	20000278 	.word	0x20000278
 8004994:	2000027c 	.word	0x2000027c
 8004998:	20000280 	.word	0x20000280
 800499c:	2000001c 	.word	0x2000001c
 80049a0:	5f3759df 	.word	0x5f3759df
 80049a4:	20000018 	.word	0x20000018
 80049a8:	3a83126f 	.word	0x3a83126f
 80049ac:	20000260 	.word	0x20000260
 80049b0:	20000264 	.word	0x20000264
 80049b4:	20000268 	.word	0x20000268
 80049b8:	2000025c 	.word	0x2000025c
  q0 *= recipNorm;
 80049bc:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80049c0:	ed85 7a00 	vstr	s14, [r5]
  q1 *= recipNorm;
 80049c4:	ed92 7a00 	vldr	s14, [r2]
 80049c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049cc:	ed82 7a00 	vstr	s14, [r2]
  q2 *= recipNorm;
 80049d0:	ed93 7a00 	vldr	s14, [r3]
 80049d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049d8:	ed83 7a00 	vstr	s14, [r3]
  q3 *= recipNorm;
 80049dc:	ed94 7a00 	vldr	s14, [r4]
 80049e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049e4:	edc4 7a00 	vstr	s15, [r4]
  float q0q1 = q0 * q1;
 80049e8:	edd5 ea00 	vldr	s29, [r5]
 80049ec:	ed92 ea00 	vldr	s28, [r2]
  float q0q2 = q0 * q2;
 80049f0:	ed95 da00 	vldr	s26, [r5]
 80049f4:	edd3 ca00 	vldr	s25, [r3]
  float q0q3 = q0 * q3;
 80049f8:	edd5 ba00 	vldr	s23, [r5]
 80049fc:	ed94 ba00 	vldr	s22, [r4]
  float q1q2 = q1 * q2;
 8004a00:	edd2 9a00 	vldr	s19, [r2]
 8004a04:	ed93 ca00 	vldr	s24, [r3]
  float q1q3 = q1 * q3;
 8004a08:	ed92 aa00 	vldr	s20, [r2]
 8004a0c:	edd4 da00 	vldr	s27, [r4]
  float q2q3 = q2 * q3;
 8004a10:	edd3 aa00 	vldr	s21, [r3]
 8004a14:	edd4 fa00 	vldr	s31, [r4]
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004a18:	f7fb fd56 	bl	80004c8 <__aeabi_f2d>
  float q2q3 = q2 * q3;
 8004a1c:	ee6a 7aaf 	vmul.f32	s15, s21, s31
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004a20:	e9cd 0100 	strd	r0, r1, [sp]
 8004a24:	eeee 7a8e 	vfma.f32	s15, s29, s28
  float q1q3 = q1 * q3;
 8004a28:	ee2a aa2d 	vmul.f32	s20, s20, s27
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004a2c:	ee17 0a90 	vmov	r0, s15
 8004a30:	f7fb fd4a 	bl	80004c8 <__aeabi_f2d>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	f7fb fbe8 	bl	800020c <__adddf3>
 8004a3c:	ed9d 1b00 	vldr	d1, [sp]
 8004a40:	ec41 0b10 	vmov	d0, r0, r1
 8004a44:	f004 fdf0 	bl	8009628 <atan2>
 8004a48:	a32d      	add	r3, pc, #180	; (adr r3, 8004b00 <madgwick_ahrs_updateIMU+0x560>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	ec51 0b10 	vmov	r0, r1, d0
 8004a52:	f7fb fd91 	bl	8000578 <__aeabi_dmul>
 8004a56:	f7fc f867 	bl	8000b28 <__aeabi_d2f>
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004a5a:	eead aa6c 	vfms.f32	s20, s26, s25
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004a5e:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8004a62:	f8c8 0000 	str.w	r0, [r8]
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004a66:	ee1a 0a10 	vmov	r0, s20
 8004a6a:	f7fb fd2d 	bl	80004c8 <__aeabi_f2d>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	f7fb fbcb 	bl	800020c <__adddf3>
 8004a76:	ec41 0b10 	vmov	d0, r0, r1
 8004a7a:	f004 fd7d 	bl	8009578 <asin>
 8004a7e:	a320      	add	r3, pc, #128	; (adr r3, 8004b00 <madgwick_ahrs_updateIMU+0x560>)
 8004a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a84:	ec51 0b10 	vmov	r0, r1, d0
 8004a88:	f7fb fd76 	bl	8000578 <__aeabi_dmul>
 8004a8c:	f7fc f84c 	bl	8000b28 <__aeabi_d2f>
  float q1q2 = q1 * q2;
 8004a90:	ee69 9a8c 	vmul.f32	s19, s19, s24
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004a94:	ee78 7acf 	vsub.f32	s15, s17, s30
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004a98:	f8c8 0004 	str.w	r0, [r8, #4]
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004a9c:	eeeb 9a8b 	vfma.f32	s19, s23, s22
 8004aa0:	ee17 0a90 	vmov	r0, s15
 8004aa4:	f7fb fd10 	bl	80004c8 <__aeabi_f2d>
 8004aa8:	e9cd 0100 	strd	r0, r1, [sp]
 8004aac:	ee19 0a90 	vmov	r0, s19
 8004ab0:	f7fb fd0a 	bl	80004c8 <__aeabi_f2d>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	f7fb fba8 	bl	800020c <__adddf3>
 8004abc:	ed9d 1b00 	vldr	d1, [sp]
 8004ac0:	ec41 0b10 	vmov	d0, r0, r1
 8004ac4:	f004 fdb0 	bl	8009628 <atan2>
 8004ac8:	a30d      	add	r3, pc, #52	; (adr r3, 8004b00 <madgwick_ahrs_updateIMU+0x560>)
 8004aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ace:	ec51 0b10 	vmov	r0, r1, d0
 8004ad2:	f7fb fd51 	bl	8000578 <__aeabi_dmul>
 8004ad6:	f7fc f827 	bl	8000b28 <__aeabi_d2f>
 8004ada:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8004ade:	b004      	add	sp, #16
 8004ae0:	ecbd 8b10 	vpop	{d8-d15}
 8004ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004ae8:	edd9 7a00 	vldr	s15, [r9]
 8004aec:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004af4:	f47f ade5 	bne.w	80046c2 <madgwick_ahrs_updateIMU+0x122>
 8004af8:	e6e9      	b.n	80048ce <madgwick_ahrs_updateIMU+0x32e>
 8004afa:	bf00      	nop
 8004afc:	f3af 8000 	nop.w
 8004b00:	1a63c1f8 	.word	0x1a63c1f8
 8004b04:	404ca5dc 	.word	0x404ca5dc

08004b08 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004b08:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004b0c:	4905      	ldr	r1, [pc, #20]	; (8004b24 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004b0e:	4b06      	ldr	r3, [pc, #24]	; (8004b28 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004b10:	68ca      	ldr	r2, [r1, #12]
 8004b12:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004b16:	4313      	orrs	r3, r2
 8004b18:	60cb      	str	r3, [r1, #12]
 8004b1a:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004b1e:	bf00      	nop
 8004b20:	e7fd      	b.n	8004b1e <__NVIC_SystemReset+0x16>
 8004b22:	bf00      	nop
 8004b24:	e000ed00 	.word	0xe000ed00
 8004b28:	05fa0004 	.word	0x05fa0004

08004b2c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8004b2c:	b500      	push	{lr}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	a902      	add	r1, sp, #8
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004b32:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8004b34:	f801 0d01 	strb.w	r0, [r1, #-1]!
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004b38:	461a      	mov	r2, r3
 8004b3a:	4803      	ldr	r0, [pc, #12]	; (8004b48 <__io_putchar+0x1c>)
 8004b3c:	f7fe f8d8 	bl	8002cf0 <HAL_UART_Transmit>
}
 8004b40:	b003      	add	sp, #12
 8004b42:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b46:	bf00      	nop
 8004b48:	200007d8 	.word	0x200007d8

08004b4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004b4c:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b4e:	2300      	movs	r3, #0
{
 8004b50:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b52:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004b56:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b5a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004b5e:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b62:	4920      	ldr	r1, [pc, #128]	; (8004be4 <SystemClock_Config+0x98>)
 8004b64:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b66:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b68:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b6a:	4a1f      	ldr	r2, [pc, #124]	; (8004be8 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b6c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8004b70:	6408      	str	r0, [r1, #64]	; 0x40
 8004b72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b74:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8004b78:	9101      	str	r1, [sp, #4]
 8004b7a:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b7c:	9302      	str	r3, [sp, #8]
 8004b7e:	6813      	ldr	r3, [r2, #0]
 8004b80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004b8c:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004b8e:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004b90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004b94:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b98:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 8004b9a:	2106      	movs	r1, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004b9c:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004b9e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004ba0:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004ba2:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ba4:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ba6:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ba8:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004baa:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004bac:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004bae:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004bb2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004bb4:	f7fc ff1c 	bl	80019f0 <HAL_RCC_OscConfig>
 8004bb8:	b100      	cbz	r0, 8004bbc <SystemClock_Config+0x70>
 8004bba:	e7fe      	b.n	8004bba <SystemClock_Config+0x6e>
 8004bbc:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004bbe:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004bc0:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004bc4:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004bc8:	a803      	add	r0, sp, #12
 8004bca:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004bcc:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004bce:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004bd0:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004bd2:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004bd6:	f7fd f8fb 	bl	8001dd0 <HAL_RCC_ClockConfig>
 8004bda:	b100      	cbz	r0, 8004bde <SystemClock_Config+0x92>
 8004bdc:	e7fe      	b.n	8004bdc <SystemClock_Config+0x90>
  {
    Error_Handler();
  }
}
 8004bde:	b014      	add	sp, #80	; 0x50
 8004be0:	bd70      	pop	{r4, r5, r6, pc}
 8004be2:	bf00      	nop
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40007000 	.word	0x40007000

08004bec <HAL_UART_RxCpltCallback>:
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 8004bec:	4b68      	ldr	r3, [pc, #416]	; (8004d90 <HAL_UART_RxCpltCallback+0x1a4>)
 8004bee:	6801      	ldr	r1, [r0, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	4291      	cmp	r1, r2
 8004bf4:	d000      	beq.n	8004bf8 <HAL_UART_RxCpltCallback+0xc>
 8004bf6:	4770      	bx	lr
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8004bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 8004bfc:	4c65      	ldr	r4, [pc, #404]	; (8004d94 <HAL_UART_RxCpltCallback+0x1a8>)
 8004bfe:	4618      	mov	r0, r3
 8004c00:	4621      	mov	r1, r4
 8004c02:	2212      	movs	r2, #18
 8004c04:	f7fe f8fc 	bl	8002e00 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_1);
 8004c08:	2102      	movs	r1, #2
 8004c0a:	4863      	ldr	r0, [pc, #396]	; (8004d98 <HAL_UART_RxCpltCallback+0x1ac>)
 8004c0c:	f7fc fee8 	bl	80019e0 <HAL_GPIO_TogglePin>
		rc.ch1 -= 1024;
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
		rc.ch2 -= 1024;
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
		rc.ch3 -= 1024;
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004c10:	7967      	ldrb	r7, [r4, #5]
		rc.ch4 -= 1024;
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004c12:	7c62      	ldrb	r2, [r4, #17]
 8004c14:	7c21      	ldrb	r1, [r4, #16]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004c16:	78a0      	ldrb	r0, [r4, #2]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c18:	7926      	ldrb	r6, [r4, #4]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004c1a:	f894 a001 	ldrb.w	sl, [r4, #1]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c1e:	78e3      	ldrb	r3, [r4, #3]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004c20:	f894 9000 	ldrb.w	r9, [r4]
		rc.ch5 = 1024-rc.ch5;
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004c24:	f894 c006 	ldrb.w	ip, [r4, #6]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
		rc.mouse_press_r = rcData[12];
		rc.mouse_press_l = rcData[13];
		rc.key_v = ((int16_t)rcData[14]);
 8004c28:	f894 800e 	ldrb.w	r8, [r4, #14]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004c2c:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004c30:	01fa      	lsls	r2, r7, #7
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c32:	0985      	lsrs	r5, r0, #6
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004c34:	f402 62f0 	and.w	r2, r2, #1920	; 0x780
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c38:	ea45 0583 	orr.w	r5, r5, r3, lsl #2
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004c3c:	ea4f 2e0a 	mov.w	lr, sl, lsl #8
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c40:	02b3      	lsls	r3, r6, #10
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004c42:	ea42 0256 	orr.w	r2, r2, r6, lsr #1
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004c46:	79e6      	ldrb	r6, [r4, #7]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004c48:	0140      	lsls	r0, r0, #5
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004c4a:	f40e 6ee0 	and.w	lr, lr, #1792	; 0x700
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004c52:	ea49 0e0e 	orr.w	lr, r9, lr
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004c56:	ea4c 2c06 	orr.w	ip, ip, r6, lsl #8
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004c5a:	f894 9009 	ldrb.w	r9, [r4, #9]
 8004c5e:	7a26      	ldrb	r6, [r4, #8]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004c60:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004c64:	431d      	orrs	r5, r3
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004c66:	ea40 00da 	orr.w	r0, r0, sl, lsr #3
		rc.ch1 -= 1024;
 8004c6a:	4b4c      	ldr	r3, [pc, #304]	; (8004d9c <HAL_UART_RxCpltCallback+0x1b0>)
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004c6c:	f894 a00b 	ldrb.w	sl, [r4, #11]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004c70:	ea46 2609 	orr.w	r6, r6, r9, lsl #8
		rc.ch2 -= 1024;
 8004c74:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004c78:	f894 900a 	ldrb.w	r9, [r4, #10]
		rc.ch2 -= 1024;
 8004c7c:	8058      	strh	r0, [r3, #2]
		rc.ch1 -= 1024;
 8004c7e:	f5ae 6e80 	sub.w	lr, lr, #1024	; 0x400
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004c82:	f3c7 1001 	ubfx	r0, r7, #4, #2
		rc.ch5 = 1024-rc.ch5;
 8004c86:	f5c1 6180 	rsb	r1, r1, #1024	; 0x400
 8004c8a:	b209      	sxth	r1, r1
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004c8c:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
		rc.ch1 -= 1024;
 8004c90:	f8a3 e000 	strh.w	lr, [r3]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004c94:	7298      	strb	r0, [r3, #10]
		rc.mouse_press_r = rcData[12];
 8004c96:	f894 e00c 	ldrb.w	lr, [r4, #12]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004c9a:	f8a3 9010 	strh.w	r9, [r3, #16]
		rc.key_v = ((int16_t)rcData[14]);
 8004c9e:	fa0f f088 	sxth.w	r0, r8
		rc.ch3 -= 1024;
 8004ca2:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
		rc.ch4 -= 1024;
 8004ca6:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;

		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004caa:	2900      	cmp	r1, #0
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004cac:	f008 0801 	and.w	r8, r8, #1
		rc.mouse_press_l = rcData[13];
 8004cb0:	7b64      	ldrb	r4, [r4, #13]
		rc.mouse_press_r = rcData[12];
 8004cb2:	f8a3 e014 	strh.w	lr, [r3, #20]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004cb6:	f3c0 0940 	ubfx	r9, r0, #1, #1
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004cba:	f3c0 0e80 	ubfx	lr, r0, #2, #1
		rc.ch3 -= 1024;
 8004cbe:	b22d      	sxth	r5, r5
		rc.ch4 -= 1024;
 8004cc0:	b212      	sxth	r2, r2
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004cc2:	fa0f fc8c 	sxth.w	ip, ip
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004cc6:	b236      	sxth	r6, r6
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004cc8:	ea4f 1797 	mov.w	r7, r7, lsr #6
		rc.ch5 = 1024-rc.ch5;
 8004ccc:	8119      	strh	r1, [r3, #8]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004cce:	f883 8018 	strb.w	r8, [r3, #24]
		rc.key_v = ((int16_t)rcData[14]);
 8004cd2:	82d8      	strh	r0, [r3, #22]
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8004cd4:	f3c0 08c0 	ubfx	r8, r0, #3, #1
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004cd8:	bfb8      	it	lt
 8004cda:	4249      	neglt	r1, r1
		rc.ch3 -= 1024;
 8004cdc:	809d      	strh	r5, [r3, #4]
		rc.ch4 -= 1024;
 8004cde:	80da      	strh	r2, [r3, #6]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004ce0:	72df      	strb	r7, [r3, #11]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004ce2:	f883 901a 	strb.w	r9, [r3, #26]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004ce6:	f8a3 c00c 	strh.w	ip, [r3, #12]
		rc.mouse_press_l = rcData[13];
 8004cea:	825c      	strh	r4, [r3, #18]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004cec:	81de      	strh	r6, [r3, #14]
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004cee:	f883 e019 	strb.w	lr, [r3, #25]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8004cf2:	f3c0 1e00 	ubfx	lr, r0, #4, #1
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8004cf6:	f883 801b 	strb.w	r8, [r3, #27]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8004cfa:	f883 e01e 	strb.w	lr, [r3, #30]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 8004cfe:	f3c0 1840 	ubfx	r8, r0, #5, #1
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8004d02:	f3c0 1e80 	ubfx	lr, r0, #6, #1
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004d06:	f5b1 7f25 	cmp.w	r1, #660	; 0x294
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8004d0a:	ea4f 10e0 	mov.w	r0, r0, asr #7
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 8004d0e:	f883 801f 	strb.w	r8, [r3, #31]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8004d12:	f883 e01c 	strb.w	lr, [r3, #28]
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8004d16:	7758      	strb	r0, [r3, #29]
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004d18:	dc38      	bgt.n	8004d8c <HAL_UART_RxCpltCallback+0x1a0>
 8004d1a:	2d00      	cmp	r5, #0
 8004d1c:	bfb8      	it	lt
 8004d1e:	426d      	neglt	r5, r5
 8004d20:	f5b5 7f25 	cmp.w	r5, #660	; 0x294
 8004d24:	dc32      	bgt.n	8004d8c <HAL_UART_RxCpltCallback+0x1a0>
 8004d26:	2a00      	cmp	r2, #0
 8004d28:	bfb8      	it	lt
 8004d2a:	4252      	neglt	r2, r2
 8004d2c:	f5b2 7f25 	cmp.w	r2, #660	; 0x294
 8004d30:	dc2c      	bgt.n	8004d8c <HAL_UART_RxCpltCallback+0x1a0>
			NVIC_SystemReset();
		  }
		else{
			 RC_time=0;
 8004d32:	4a1b      	ldr	r2, [pc, #108]	; (8004da0 <HAL_UART_RxCpltCallback+0x1b4>)
 8004d34:	2300      	movs	r3, #0
		}

		if(rc.sw2==2){
 8004d36:	2f02      	cmp	r7, #2
			 RC_time=0;
 8004d38:	6013      	str	r3, [r2, #0]
		if(rc.sw2==2){
 8004d3a:	d003      	beq.n	8004d44 <HAL_UART_RxCpltCallback+0x158>
			PC_mouse_x=0;
			PC_mouse_y=0;
		}
		else{
			if(rc.mouse_press_l==1){
 8004d3c:	2c01      	cmp	r4, #1
 8004d3e:	d006      	beq.n	8004d4e <HAL_UART_RxCpltCallback+0x162>
			if(PC_mouse_x < -1*yaw_MAX*yaw_magnification){	PC_mouse_x = -1*yaw_MAX*yaw_magnification;}
			}
		}

	}
}
 8004d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			PC_mouse_x=0;
 8004d44:	4917      	ldr	r1, [pc, #92]	; (8004da4 <HAL_UART_RxCpltCallback+0x1b8>)
			PC_mouse_y=0;
 8004d46:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <HAL_UART_RxCpltCallback+0x1bc>)
			PC_mouse_x=0;
 8004d48:	600b      	str	r3, [r1, #0]
			PC_mouse_y=0;
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	e7f8      	b.n	8004d40 <HAL_UART_RxCpltCallback+0x154>
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004d4e:	4916      	ldr	r1, [pc, #88]	; (8004da8 <HAL_UART_RxCpltCallback+0x1bc>)
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004d50:	4a14      	ldr	r2, [pc, #80]	; (8004da4 <HAL_UART_RxCpltCallback+0x1b8>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004d52:	6808      	ldr	r0, [r1, #0]
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004d54:	6813      	ldr	r3, [r2, #0]
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004d56:	4406      	add	r6, r0
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 8004d58:	f240 50dc 	movw	r0, #1500	; 0x5dc
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004d5c:	eba3 030c 	sub.w	r3, r3, ip
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 8004d60:	4286      	cmp	r6, r0
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004d62:	6013      	str	r3, [r2, #0]
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 8004d64:	dd07      	ble.n	8004d76 <HAL_UART_RxCpltCallback+0x18a>
 8004d66:	6008      	str	r0, [r1, #0]
			if(PC_mouse_x > yaw_MAX*yaw_magnification){		PC_mouse_x = yaw_MAX*yaw_magnification;}
 8004d68:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8004d6c:	dd09      	ble.n	8004d82 <HAL_UART_RxCpltCallback+0x196>
 8004d6e:	f44f 63af 	mov.w	r3, #1400	; 0x578
 8004d72:	6013      	str	r3, [r2, #0]
 8004d74:	e7e4      	b.n	8004d40 <HAL_UART_RxCpltCallback+0x154>
			if(PC_mouse_y < -1*pich_MAX*pich_magnification){PC_mouse_y = -1*pich_MAX*pich_magnification;}
 8004d76:	480d      	ldr	r0, [pc, #52]	; (8004dac <HAL_UART_RxCpltCallback+0x1c0>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004d78:	4286      	cmp	r6, r0
 8004d7a:	bfb8      	it	lt
 8004d7c:	4606      	movlt	r6, r0
 8004d7e:	600e      	str	r6, [r1, #0]
 8004d80:	e7f2      	b.n	8004d68 <HAL_UART_RxCpltCallback+0x17c>
			if(PC_mouse_x < -1*yaw_MAX*yaw_magnification){	PC_mouse_x = -1*yaw_MAX*yaw_magnification;}
 8004d82:	490b      	ldr	r1, [pc, #44]	; (8004db0 <HAL_UART_RxCpltCallback+0x1c4>)
 8004d84:	428b      	cmp	r3, r1
 8004d86:	bfb8      	it	lt
 8004d88:	6011      	strlt	r1, [r2, #0]
}
 8004d8a:	e7d9      	b.n	8004d40 <HAL_UART_RxCpltCallback+0x154>
			NVIC_SystemReset();
 8004d8c:	f7ff febc 	bl	8004b08 <__NVIC_SystemReset>
 8004d90:	20000818 	.word	0x20000818
 8004d94:	200005d8 	.word	0x200005d8
 8004d98:	40021800 	.word	0x40021800
 8004d9c:	20000374 	.word	0x20000374
 8004da0:	200003f4 	.word	0x200003f4
 8004da4:	200003f0 	.word	0x200003f0
 8004da8:	20000484 	.word	0x20000484
 8004dac:	fffffa24 	.word	0xfffffa24
 8004db0:	fffffa88 	.word	0xfffffa88
 8004db4:	00000000 	.word	0x00000000

08004db8 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004db8:	4a39      	ldr	r2, [pc, #228]	; (8004ea0 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004dbc:	6812      	ldr	r2, [r2, #0]
 8004dbe:	6803      	ldr	r3, [r0, #0]
 8004dc0:	4293      	cmp	r3, r2
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004dc2:	4604      	mov	r4, r0
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004dc4:	d035      	beq.n	8004e32 <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
		wheelFdb[id].temp = canRxData[6];
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 8004dc6:	4a37      	ldr	r2, [pc, #220]	; (8004ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8004dc8:	6812      	ldr	r2, [r2, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d000      	beq.n	8004dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
		fdb->torque = canRxData[4] * 256 + canRxData[5];
		fdb->temp = canRxData[6];
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
	}
}
 8004dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8004dd0:	4e35      	ldr	r6, [pc, #212]	; (8004ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8004dd2:	4d36      	ldr	r5, [pc, #216]	; (8004eac <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8004dd4:	4632      	mov	r2, r6
 8004dd6:	462b      	mov	r3, r5
 8004dd8:	4620      	mov	r0, r4
 8004dda:	2100      	movs	r1, #0
 8004ddc:	f7fc fa64 	bl	80012a8 <HAL_CAN_GetRxMessage>
 8004de0:	6833      	ldr	r3, [r6, #0]
 8004de2:	f46f 7201 	mvn.w	r2, #516	; 0x204
 8004de6:	4413      	add	r3, r2
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d81f      	bhi.n	8004e2c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 8004dec:	4830      	ldr	r0, [pc, #192]	; (8004eb0 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8004dee:	786a      	ldrb	r2, [r5, #1]
 8004df0:	7829      	ldrb	r1, [r5, #0]
 8004df2:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8004df6:	eb02 2301 	add.w	r3, r2, r1, lsl #8
 8004dfa:	8023      	strh	r3, [r4, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 8004dfc:	78ab      	ldrb	r3, [r5, #2]
 8004dfe:	78e8      	ldrb	r0, [r5, #3]
 8004e00:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8004e04:	b200      	sxth	r0, r0
 8004e06:	8060      	strh	r0, [r4, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 8004e08:	792a      	ldrb	r2, [r5, #4]
 8004e0a:	796b      	ldrb	r3, [r5, #5]
 8004e0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004e10:	80a3      	strh	r3, [r4, #4]
		fdb->temp = canRxData[6];
 8004e12:	79ab      	ldrb	r3, [r5, #6]
 8004e14:	80e3      	strh	r3, [r4, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 8004e16:	f7fb fb45 	bl	80004a4 <__aeabi_i2d>
 8004e1a:	a31f      	add	r3, pc, #124	; (adr r3, 8004e98 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	f7fb fbaa 	bl	8000578 <__aeabi_dmul>
 8004e24:	f7fb fe80 	bl	8000b28 <__aeabi_d2f>
 8004e28:	60a0      	str	r0, [r4, #8]
}
 8004e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	801b      	strh	r3, [r3, #0]
 8004e30:	deff      	udf	#255	; 0xff
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8004e32:	4d1e      	ldr	r5, [pc, #120]	; (8004eac <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8004e34:	4e1c      	ldr	r6, [pc, #112]	; (8004ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8004e36:	462b      	mov	r3, r5
 8004e38:	4632      	mov	r2, r6
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	f7fc fa34 	bl	80012a8 <HAL_CAN_GetRxMessage>
		int id = canRxHeader.StdId - 513;
 8004e40:	6833      	ldr	r3, [r6, #0]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004e42:	78aa      	ldrb	r2, [r5, #2]
 8004e44:	78e8      	ldrb	r0, [r5, #3]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e46:	4e1b      	ldr	r6, [pc, #108]	; (8004eb4 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004e48:	f895 c004 	ldrb.w	ip, [r5, #4]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e4c:	f895 e000 	ldrb.w	lr, [r5]
 8004e50:	7869      	ldrb	r1, [r5, #1]
		int id = canRxHeader.StdId - 513;
 8004e52:	f46f 7700 	mvn.w	r7, #512	; 0x200
 8004e56:	443b      	add	r3, r7
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e58:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004e5c:	009b      	lsls	r3, r3, #2
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004e5e:	eb00 2002 	add.w	r0, r0, r2, lsl #8
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004e62:	796a      	ldrb	r2, [r5, #5]
		wheelFdb[id].temp = canRxData[6];
 8004e64:	79af      	ldrb	r7, [r5, #6]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e66:	18f5      	adds	r5, r6, r3
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004e68:	eb02 220c 	add.w	r2, r2, ip, lsl #8
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e6c:	eb01 210e 	add.w	r1, r1, lr, lsl #8
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004e70:	b200      	sxth	r0, r0
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004e72:	52f1      	strh	r1, [r6, r3]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004e74:	80aa      	strh	r2, [r5, #4]
		wheelFdb[id].temp = canRxData[6];
 8004e76:	80ef      	strh	r7, [r5, #6]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004e78:	8068      	strh	r0, [r5, #2]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 8004e7a:	f7fb fb13 	bl	80004a4 <__aeabi_i2d>
 8004e7e:	a306      	add	r3, pc, #24	; (adr r3, 8004e98 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8004e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e84:	f7fb fb78 	bl	8000578 <__aeabi_dmul>
 8004e88:	f7fb fe4e 	bl	8000b28 <__aeabi_d2f>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	60a8      	str	r0, [r5, #8]
 8004e90:	e799      	b.n	8004dc6 <HAL_CAN_RxFifo0MsgPendingCallback+0xe>
 8004e92:	bf00      	nop
 8004e94:	f3af 8000 	nop.w
 8004e98:	bf90c83b 	.word	0xbf90c83b
 8004e9c:	3f76934b 	.word	0x3f76934b
 8004ea0:	20000324 	.word	0x20000324
 8004ea4:	2000034c 	.word	0x2000034c
 8004ea8:	20000594 	.word	0x20000594
 8004eac:	20000538 	.word	0x20000538
 8004eb0:	0800b080 	.word	0x0800b080
 8004eb4:	200003bc 	.word	0x200003bc

08004eb8 <driveWheelTask>:

void driveWheelTask() {
 8004eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	MAX_CHASSIS_VY_SPEED_calc= MAX_CHASSIS_VY_SPEED;
    MAX_CHASSIS_VW_SPEED_calc= MAX_CHASSIS_VW_SPEED;

    for (uint8_t i = 0; i < 4; i++)
	  {
    	torque_sum+=fabs((float)wheelFdb[i].torque/16384.0*20.0);
 8004ebc:	4fd8      	ldr	r7, [pc, #864]	; (8005220 <driveWheelTask+0x368>)
 8004ebe:	4ed9      	ldr	r6, [pc, #868]	; (8005224 <driveWheelTask+0x36c>)
 8004ec0:	f9b7 0010 	ldrsh.w	r0, [r7, #16]
 8004ec4:	ee07 0a90 	vmov	s15, r0
void driveWheelTask() {
 8004ec8:	ed2d 8b02 	vpush	{d8}
    	torque_sum+=fabs((float)wheelFdb[i].torque/16384.0*20.0);
 8004ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void driveWheelTask() {
 8004ed0:	b087      	sub	sp, #28
    	torque_sum+=fabs((float)wheelFdb[i].torque/16384.0*20.0);
 8004ed2:	ee17 0a90 	vmov	r0, s15
 8004ed6:	f7fb faf7 	bl	80004c8 <__aeabi_f2d>
 8004eda:	4bd3      	ldr	r3, [pc, #844]	; (8005228 <driveWheelTask+0x370>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	f7fb fb4b 	bl	8000578 <__aeabi_dmul>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8004ee8:	ee07 0a90 	vmov	s15, r0
 8004eec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ef0:	4614      	mov	r4, r2
 8004ef2:	ee17 0a90 	vmov	r0, s15
 8004ef6:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8004efa:	f7fb fae5 	bl	80004c8 <__aeabi_f2d>
 8004efe:	2200      	movs	r2, #0
 8004f00:	4bc9      	ldr	r3, [pc, #804]	; (8005228 <driveWheelTask+0x370>)
 8004f02:	f7fb fb39 	bl	8000578 <__aeabi_dmul>
 8004f06:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	f7fb fe0c 	bl	8000b28 <__aeabi_d2f>
 8004f10:	f7fb fada 	bl	80004c8 <__aeabi_f2d>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4620      	mov	r0, r4
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	f7fb f976 	bl	800020c <__adddf3>
 8004f20:	4680      	mov	r8, r0
 8004f22:	f9b7 001c 	ldrsh.w	r0, [r7, #28]
 8004f26:	ee07 0a90 	vmov	s15, r0
 8004f2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f2e:	4689      	mov	r9, r1
 8004f30:	ee17 0a90 	vmov	r0, s15
 8004f34:	f7fb fac8 	bl	80004c8 <__aeabi_f2d>
 8004f38:	2200      	movs	r2, #0
 8004f3a:	4bbb      	ldr	r3, [pc, #748]	; (8005228 <driveWheelTask+0x370>)
 8004f3c:	f7fb fb1c 	bl	8000578 <__aeabi_dmul>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4640      	mov	r0, r8
 8004f46:	4649      	mov	r1, r9
 8004f48:	4614      	mov	r4, r2
 8004f4a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004f4e:	f7fb fdeb 	bl	8000b28 <__aeabi_d2f>
 8004f52:	f7fb fab9 	bl	80004c8 <__aeabi_f2d>
 8004f56:	4602      	mov	r2, r0
 8004f58:	460b      	mov	r3, r1
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	f7fb f955 	bl	800020c <__adddf3>
 8004f62:	4604      	mov	r4, r0
 8004f64:	f9b7 0028 	ldrsh.w	r0, [r7, #40]	; 0x28
 8004f68:	ee07 0a90 	vmov	s15, r0
 8004f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f70:	460d      	mov	r5, r1
 8004f72:	ee17 0a90 	vmov	r0, s15
 8004f76:	f7fb faa7 	bl	80004c8 <__aeabi_f2d>
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	4baa      	ldr	r3, [pc, #680]	; (8005228 <driveWheelTask+0x370>)
 8004f7e:	f7fb fafb 	bl	8000578 <__aeabi_dmul>
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	4620      	mov	r0, r4
 8004f88:	4629      	mov	r1, r5
 8004f8a:	4690      	mov	r8, r2
 8004f8c:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8004f90:	f7fb fdca 	bl	8000b28 <__aeabi_d2f>
 8004f94:	f7fb fa98 	bl	80004c8 <__aeabi_f2d>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4640      	mov	r0, r8
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	f7fb f934 	bl	800020c <__adddf3>
 8004fa4:	f7fb fdc0 	bl	8000b28 <__aeabi_d2f>
 8004fa8:	4607      	mov	r7, r0
 8004faa:	f9b6 0006 	ldrsh.w	r0, [r6, #6]
 8004fae:	ee07 0a90 	vmov	s15, r0
 8004fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fb6:	ee17 0a90 	vmov	r0, s15
 8004fba:	f7fb fa85 	bl	80004c8 <__aeabi_f2d>
 8004fbe:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 8004fc2:	ee07 3a90 	vmov	s15, r3
 8004fc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fca:	4680      	mov	r8, r0
 8004fcc:	eef1 7a67 	vneg.f32	s15, s15
 8004fd0:	ee17 0a90 	vmov	r0, s15
 8004fd4:	4689      	mov	r9, r1
 8004fd6:	f7fb fa77 	bl	80004c8 <__aeabi_f2d>
	  }


	if(rc.sw2==1){
 8004fda:	7af3      	ldrb	r3, [r6, #11]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	4604      	mov	r4, r0
 8004fe0:	460d      	mov	r5, r1
 8004fe2:	d06e      	beq.n	80050c2 <driveWheelTask+0x20a>
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
	}
	else{
		cnt_tim_omega=0;
		feed_forward_param=0;
		mecanum.speed.vw = -(float) rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8004fe4:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
		feed_forward_param=0;
 8004fe8:	4a90      	ldr	r2, [pc, #576]	; (800522c <driveWheelTask+0x374>)
		cnt_tim_omega=0;
 8004fea:	4991      	ldr	r1, [pc, #580]	; (8005230 <driveWheelTask+0x378>)
		mecanum.speed.vw = -(float) rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8004fec:	4e91      	ldr	r6, [pc, #580]	; (8005234 <driveWheelTask+0x37c>)
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		cnt_tim_omega=0;
 8004ff6:	2300      	movs	r3, #0
		mecanum.speed.vw = -(float) rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8004ff8:	eef1 7a67 	vneg.f32	s15, s15
 8004ffc:	ee17 0a90 	vmov	r0, s15
		cnt_tim_omega=0;
 8005000:	800b      	strh	r3, [r1, #0]
		feed_forward_param=0;
 8005002:	8013      	strh	r3, [r2, #0]
		mecanum.speed.vw = -(float) rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005004:	f7fb fa60 	bl	80004c8 <__aeabi_f2d>
 8005008:	a37d      	add	r3, pc, #500	; (adr r3, 8005200 <driveWheelTask+0x348>)
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	f7fb fab3 	bl	8000578 <__aeabi_dmul>
 8005012:	f7fb fd89 	bl	8000b28 <__aeabi_d2f>
		mecanum.speed.vx =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc;
 8005016:	2200      	movs	r2, #0
 8005018:	4b87      	ldr	r3, [pc, #540]	; (8005238 <driveWheelTask+0x380>)
		mecanum.speed.vw = -(float) rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 800501a:	61f0      	str	r0, [r6, #28]
		mecanum.speed.vx =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc;
 800501c:	4649      	mov	r1, r9
 800501e:	4640      	mov	r0, r8
 8005020:	f7fb faaa 	bl	8000578 <__aeabi_dmul>
 8005024:	f7fb fd80 	bl	8000b28 <__aeabi_d2f>
		mecanum.speed.vy = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc;
 8005028:	2200      	movs	r2, #0
 800502a:	4b83      	ldr	r3, [pc, #524]	; (8005238 <driveWheelTask+0x380>)
		mecanum.speed.vx =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc;
 800502c:	6170      	str	r0, [r6, #20]
		mecanum.speed.vy = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc;
 800502e:	4629      	mov	r1, r5
 8005030:	4620      	mov	r0, r4
 8005032:	f7fb faa1 	bl	8000578 <__aeabi_dmul>
 8005036:	f7fb fd77 	bl	8000b28 <__aeabi_d2f>
 800503a:	61b0      	str	r0, [r6, #24]

	}

	mecanum_calculate(&mecanum);
 800503c:	487d      	ldr	r0, [pc, #500]	; (8005234 <driveWheelTask+0x37c>)
 800503e:	4e78      	ldr	r6, [pc, #480]	; (8005220 <driveWheelTask+0x368>)
 8005040:	4c7e      	ldr	r4, [pc, #504]	; (800523c <driveWheelTask+0x384>)
 8005042:	f100 0540 	add.w	r5, r0, #64	; 0x40
 8005046:	f000 ff41 	bl	8005ecc <mecanum_calculate>
 800504a:	4638      	mov	r0, r7
 800504c:	f7fb fa3c 	bl	80004c8 <__aeabi_f2d>
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
		wheelPID[i].error = error;
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));


		if(torque_sum>3.9){
 8005050:	f20f 19b4 	addw	r9, pc, #436	; 0x1b4
 8005054:	e9d9 8900 	ldrd	r8, r9, [r9]
 8005058:	e9cd 0100 	strd	r0, r1, [sp]
 800505c:	f105 0a10 	add.w	sl, r5, #16
 8005060:	af04      	add	r7, sp, #16
			for (int i = 0; i < 4; i++) {
				u[i] = 0;
 8005062:	f04f 0b00 	mov.w	fp, #0
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005066:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 800506a:	ecb5 7a01 	vldmia	r5!, {s14}
 800506e:	ee07 3a90 	vmov	s15, r3
 8005072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005076:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800507c:	360c      	adds	r6, #12
 800507e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005082:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 8005084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005088:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 800508c:	f001 f8c8 	bl	8006220 <pidExecute>
 8005090:	eebd 0ac0 	vcvt.s32.f32	s0, s0
		if(torque_sum>3.9){
 8005094:	4642      	mov	r2, r8
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005096:	ee10 ca10 	vmov	ip, s0
		if(torque_sum>3.9){
 800509a:	464b      	mov	r3, r9
 800509c:	e9dd 0100 	ldrd	r0, r1, [sp]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80050a0:	f827 cb02 	strh.w	ip, [r7], #2
		if(torque_sum>3.9){
 80050a4:	f7fb fcf8 	bl	8000a98 <__aeabi_dcmpgt>
 80050a8:	b108      	cbz	r0, 80050ae <driveWheelTask+0x1f6>
				u[i] = 0;
 80050aa:	e9cd bb04 	strd	fp, fp, [sp, #16]
	for (int i = 0; i < 4; i++) {
 80050ae:	4555      	cmp	r5, sl
 80050b0:	d1d9      	bne.n	8005066 <driveWheelTask+0x1ae>
			}
		}
	}
	driveWheel(u);
 80050b2:	a804      	add	r0, sp, #16
 80050b4:	f000 fff4 	bl	80060a0 <driveWheel>


}
 80050b8:	b007      	add	sp, #28
 80050ba:	ecbd 8b02 	vpop	{d8}
 80050be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(cnt_tim_omega<=100)     {mecanum.speed.vw=-(float)(rc.ch5-400.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 80050c2:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8005230 <driveWheelTask+0x378>
 80050c6:	f8bb a000 	ldrh.w	sl, [fp]
 80050ca:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 80050ce:	f240 80b9 	bls.w	8005244 <driveWheelTask+0x38c>
		else if(cnt_tim_omega<=150){mecanum.speed.vw=-(float)(rc.ch5-300.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-4;}
 80050d2:	f1ba 0f96 	cmp.w	sl, #150	; 0x96
 80050d6:	f200 80d1 	bhi.w	800527c <driveWheelTask+0x3c4>
 80050da:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 80050de:	4e55      	ldr	r6, [pc, #340]	; (8005234 <driveWheelTask+0x37c>)
 80050e0:	f7fb f9e0 	bl	80004a4 <__aeabi_i2d>
 80050e4:	a34a      	add	r3, pc, #296	; (adr r3, 8005210 <driveWheelTask+0x358>)
 80050e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ea:	f7fb f88d 	bl	8000208 <__aeabi_dsub>
 80050ee:	f7fb fd1b 	bl	8000b28 <__aeabi_d2f>
 80050f2:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80050f6:	f7fb f9e7 	bl	80004c8 <__aeabi_f2d>
 80050fa:	a341      	add	r3, pc, #260	; (adr r3, 8005200 <driveWheelTask+0x348>)
 80050fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005100:	f7fb fa3a 	bl	8000578 <__aeabi_dmul>
 8005104:	f7fb fd10 	bl	8000b28 <__aeabi_d2f>
 8005108:	4b48      	ldr	r3, [pc, #288]	; (800522c <driveWheelTask+0x374>)
 800510a:	61f0      	str	r0, [r6, #28]
 800510c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8005110:	801a      	strh	r2, [r3, #0]
 8005112:	881b      	ldrh	r3, [r3, #0]
		cnt_tim_omega++;
 8005114:	f10a 0a01 	add.w	sl, sl, #1
 8005118:	fa1f fa8a 	uxth.w	sl, sl
 800511c:	ee08 3a10 	vmov	s16, r3
		if(cnt_tim_omega>800){cnt_tim_omega=0;}
 8005120:	f5ba 7f48 	cmp.w	sl, #800	; 0x320
 8005124:	bf88      	it	hi
 8005126:	2300      	movhi	r3, #0
 8005128:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
		cnt_tim_omega++;
 800512c:	f8ab a000 	strh.w	sl, [fp]
		if(cnt_tim_omega>800){cnt_tim_omega=0;}
 8005130:	bf88      	it	hi
 8005132:	f8ab 3000 	strhhi.w	r3, [fp]
		vx_temp =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc*2.0/2.5;
 8005136:	4642      	mov	r2, r8
 8005138:	464b      	mov	r3, r9
 800513a:	4640      	mov	r0, r8
 800513c:	4649      	mov	r1, r9
 800513e:	f7fb f865 	bl	800020c <__adddf3>
 8005142:	f7fb fcf1 	bl	8000b28 <__aeabi_d2f>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005146:	f7fb f9bf 	bl	80004c8 <__aeabi_f2d>
 800514a:	4b3d      	ldr	r3, [pc, #244]	; (8005240 <driveWheelTask+0x388>)
 800514c:	edd3 7a00 	vldr	s15, [r3]
 8005150:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005154:	4680      	mov	r8, r0
 8005156:	ee17 0a90 	vmov	r0, s15
 800515a:	4689      	mov	r9, r1
 800515c:	f7fb f9b4 	bl	80004c8 <__aeabi_f2d>
 8005160:	a32d      	add	r3, pc, #180	; (adr r3, 8005218 <driveWheelTask+0x360>)
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	f7fb fa07 	bl	8000578 <__aeabi_dmul>
 800516a:	ec41 0b10 	vmov	d0, r0, r1
 800516e:	ec41 0b18 	vmov	d8, r0, r1
 8005172:	f004 f975 	bl	8009460 <cos>
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*2.0/2.5;
 8005176:	4622      	mov	r2, r4
 8005178:	462b      	mov	r3, r5
 800517a:	4620      	mov	r0, r4
 800517c:	4629      	mov	r1, r5
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800517e:	ed8d 0b00 	vstr	d0, [sp]
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*2.0/2.5;
 8005182:	f7fb f843 	bl	800020c <__adddf3>
 8005186:	f7fb fccf 	bl	8000b28 <__aeabi_d2f>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 800518a:	f7fb f99d 	bl	80004c8 <__aeabi_f2d>
 800518e:	eeb0 0a48 	vmov.f32	s0, s16
 8005192:	eef0 0a68 	vmov.f32	s1, s17
 8005196:	4682      	mov	sl, r0
 8005198:	468b      	mov	fp, r1
 800519a:	f004 f9a5 	bl	80094e8 <sin>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800519e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051a2:	4640      	mov	r0, r8
 80051a4:	4649      	mov	r1, r9
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051a6:	ec55 4b10 	vmov	r4, r5, d0
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80051aa:	f7fb f9e5 	bl	8000578 <__aeabi_dmul>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051ae:	4622      	mov	r2, r4
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80051b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051b4:	462b      	mov	r3, r5
 80051b6:	4650      	mov	r0, sl
 80051b8:	4659      	mov	r1, fp
 80051ba:	f7fb f9dd 	bl	8000578 <__aeabi_dmul>
 80051be:	4602      	mov	r2, r0
 80051c0:	460b      	mov	r3, r1
 80051c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c6:	f7fb f81f 	bl	8000208 <__aeabi_dsub>
 80051ca:	f7fb fcad 	bl	8000b28 <__aeabi_d2f>
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80051ce:	4622      	mov	r2, r4
 80051d0:	462b      	mov	r3, r5
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051d2:	6170      	str	r0, [r6, #20]
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80051d4:	4649      	mov	r1, r9
 80051d6:	4640      	mov	r0, r8
 80051d8:	f7fb f9ce 	bl	8000578 <__aeabi_dmul>
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051dc:	4652      	mov	r2, sl
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80051de:	4604      	mov	r4, r0
 80051e0:	460d      	mov	r5, r1
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80051e2:	465b      	mov	r3, fp
 80051e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051e8:	f7fb f9c6 	bl	8000578 <__aeabi_dmul>
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4620      	mov	r0, r4
 80051f2:	4629      	mov	r1, r5
 80051f4:	f7fb f80a 	bl	800020c <__adddf3>
 80051f8:	f7fb fc96 	bl	8000b28 <__aeabi_d2f>
 80051fc:	61b0      	str	r0, [r6, #24]
 80051fe:	e71d      	b.n	800503c <driveWheelTask+0x184>
 8005200:	d1745d17 	.word	0xd1745d17
 8005204:	3fcd1745 	.word	0x3fcd1745
 8005208:	33333333 	.word	0x33333333
 800520c:	400f3333 	.word	0x400f3333
 8005210:	00000000 	.word	0x00000000
 8005214:	4072c000 	.word	0x4072c000
 8005218:	a2529d39 	.word	0xa2529d39
 800521c:	3f91df46 	.word	0x3f91df46
 8005220:	200003bc 	.word	0x200003bc
 8005224:	20000374 	.word	0x20000374
 8005228:	3f540000 	.word	0x3f540000
 800522c:	200005b0 	.word	0x200005b0
 8005230:	20000540 	.word	0x20000540
 8005234:	20000544 	.word	0x20000544
 8005238:	40040000 	.word	0x40040000
 800523c:	20000488 	.word	0x20000488
 8005240:	20000394 	.word	0x20000394
		else if(cnt_tim_omega<=800){mecanum.speed.vw=-(float)(rc.ch5-400.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 8005244:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 8005248:	4e69      	ldr	r6, [pc, #420]	; (80053f0 <driveWheelTask+0x538>)
 800524a:	f7fb f92b 	bl	80004a4 <__aeabi_i2d>
 800524e:	2200      	movs	r2, #0
 8005250:	4b68      	ldr	r3, [pc, #416]	; (80053f4 <driveWheelTask+0x53c>)
 8005252:	f7fa ffd9 	bl	8000208 <__aeabi_dsub>
 8005256:	f7fb fc67 	bl	8000b28 <__aeabi_d2f>
 800525a:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800525e:	f7fb f933 	bl	80004c8 <__aeabi_f2d>
 8005262:	a35f      	add	r3, pc, #380	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 8005264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005268:	f7fb f986 	bl	8000578 <__aeabi_dmul>
 800526c:	f7fb fc5c 	bl	8000b28 <__aeabi_d2f>
 8005270:	4b61      	ldr	r3, [pc, #388]	; (80053f8 <driveWheelTask+0x540>)
 8005272:	61f0      	str	r0, [r6, #28]
 8005274:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8005278:	801a      	strh	r2, [r3, #0]
 800527a:	e74a      	b.n	8005112 <driveWheelTask+0x25a>
		else if(cnt_tim_omega<=199){mecanum.speed.vw=-(float)(rc.ch5-100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-2;}
 800527c:	f1ba 0fc7 	cmp.w	sl, #199	; 0xc7
 8005280:	d920      	bls.n	80052c4 <driveWheelTask+0x40c>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005282:	f1ba 0fc8 	cmp.w	sl, #200	; 0xc8
 8005286:	d058      	beq.n	800533a <driveWheelTask+0x482>
		else if(cnt_tim_omega<=250){mecanum.speed.vw=-(float)(rc.ch5+100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=2;}
 8005288:	f1ba 0ffa 	cmp.w	sl, #250	; 0xfa
 800528c:	d836      	bhi.n	80052fc <driveWheelTask+0x444>
 800528e:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 8005292:	4e57      	ldr	r6, [pc, #348]	; (80053f0 <driveWheelTask+0x538>)
 8005294:	f7fb f906 	bl	80004a4 <__aeabi_i2d>
 8005298:	2200      	movs	r2, #0
 800529a:	4b58      	ldr	r3, [pc, #352]	; (80053fc <driveWheelTask+0x544>)
 800529c:	f7fa ffb6 	bl	800020c <__adddf3>
 80052a0:	f7fb fc42 	bl	8000b28 <__aeabi_d2f>
 80052a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80052a8:	f7fb f90e 	bl	80004c8 <__aeabi_f2d>
 80052ac:	a34c      	add	r3, pc, #304	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 80052ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b2:	f7fb f961 	bl	8000578 <__aeabi_dmul>
 80052b6:	f7fb fc37 	bl	8000b28 <__aeabi_d2f>
 80052ba:	4b4f      	ldr	r3, [pc, #316]	; (80053f8 <driveWheelTask+0x540>)
 80052bc:	61f0      	str	r0, [r6, #28]
 80052be:	2202      	movs	r2, #2
 80052c0:	801a      	strh	r2, [r3, #0]
 80052c2:	e726      	b.n	8005112 <driveWheelTask+0x25a>
		else if(cnt_tim_omega<=199){mecanum.speed.vw=-(float)(rc.ch5-100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-2;}
 80052c4:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 80052c8:	4e49      	ldr	r6, [pc, #292]	; (80053f0 <driveWheelTask+0x538>)
 80052ca:	f7fb f8eb 	bl	80004a4 <__aeabi_i2d>
 80052ce:	2200      	movs	r2, #0
 80052d0:	4b4a      	ldr	r3, [pc, #296]	; (80053fc <driveWheelTask+0x544>)
 80052d2:	f7fa ff99 	bl	8000208 <__aeabi_dsub>
 80052d6:	f7fb fc27 	bl	8000b28 <__aeabi_d2f>
 80052da:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80052de:	f7fb f8f3 	bl	80004c8 <__aeabi_f2d>
 80052e2:	a33f      	add	r3, pc, #252	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 80052e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e8:	f7fb f946 	bl	8000578 <__aeabi_dmul>
 80052ec:	f7fb fc1c 	bl	8000b28 <__aeabi_d2f>
 80052f0:	4b41      	ldr	r3, [pc, #260]	; (80053f8 <driveWheelTask+0x540>)
 80052f2:	61f0      	str	r0, [r6, #28]
 80052f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80052f8:	801a      	strh	r2, [r3, #0]
 80052fa:	e70a      	b.n	8005112 <driveWheelTask+0x25a>
		else if(cnt_tim_omega<=300){mecanum.speed.vw=-(float)(rc.ch5+300.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=4;}
 80052fc:	f5ba 7f96 	cmp.w	sl, #300	; 0x12c
 8005300:	d838      	bhi.n	8005374 <driveWheelTask+0x4bc>
 8005302:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 8005306:	4e3a      	ldr	r6, [pc, #232]	; (80053f0 <driveWheelTask+0x538>)
 8005308:	f7fb f8cc 	bl	80004a4 <__aeabi_i2d>
 800530c:	a336      	add	r3, pc, #216	; (adr r3, 80053e8 <driveWheelTask+0x530>)
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	f7fa ff7b 	bl	800020c <__adddf3>
 8005316:	f7fb fc07 	bl	8000b28 <__aeabi_d2f>
 800531a:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800531e:	f7fb f8d3 	bl	80004c8 <__aeabi_f2d>
 8005322:	a32f      	add	r3, pc, #188	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	f7fb f926 	bl	8000578 <__aeabi_dmul>
 800532c:	f7fb fbfc 	bl	8000b28 <__aeabi_d2f>
 8005330:	4b31      	ldr	r3, [pc, #196]	; (80053f8 <driveWheelTask+0x540>)
 8005332:	61f0      	str	r0, [r6, #28]
 8005334:	2204      	movs	r2, #4
 8005336:	801a      	strh	r2, [r3, #0]
 8005338:	e6eb      	b.n	8005112 <driveWheelTask+0x25a>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 800533a:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 800533e:	4e2c      	ldr	r6, [pc, #176]	; (80053f0 <driveWheelTask+0x538>)
		cnt_tim_omega++;
 8005340:	ed9f 8a2f 	vldr	s16, [pc, #188]	; 8005400 <driveWheelTask+0x548>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005344:	f7fb f8ae 	bl	80004a4 <__aeabi_i2d>
 8005348:	f7fb fbee 	bl	8000b28 <__aeabi_d2f>
 800534c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005350:	f7fb f8ba 	bl	80004c8 <__aeabi_f2d>
 8005354:	a322      	add	r3, pc, #136	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	f7fb f90d 	bl	8000578 <__aeabi_dmul>
 800535e:	f7fb fbe3 	bl	8000b28 <__aeabi_d2f>
 8005362:	4b25      	ldr	r3, [pc, #148]	; (80053f8 <driveWheelTask+0x540>)
 8005364:	61f0      	str	r0, [r6, #28]
		cnt_tim_omega++;
 8005366:	f10a 0a01 	add.w	sl, sl, #1
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 800536a:	2200      	movs	r2, #0
		cnt_tim_omega++;
 800536c:	f8ab a000 	strh.w	sl, [fp]
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005370:	801a      	strh	r2, [r3, #0]
 8005372:	e6e0      	b.n	8005136 <driveWheelTask+0x27e>
		else if(cnt_tim_omega<=400){mecanum.speed.vw=-(float)(rc.ch5+400.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=5;}
 8005374:	f5ba 7ffa 	cmp.w	sl, #500	; 0x1f4
 8005378:	d916      	bls.n	80053a8 <driveWheelTask+0x4f0>
		else if(cnt_tim_omega<=550){mecanum.speed.vw=-(float)(rc.ch5+300.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=4;}
 800537a:	f240 2326 	movw	r3, #550	; 0x226
 800537e:	459a      	cmp	sl, r3
 8005380:	d9bf      	bls.n	8005302 <driveWheelTask+0x44a>
		else if(cnt_tim_omega<=599){mecanum.speed.vw=-(float)(rc.ch5+100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=2;}
 8005382:	f5ba 7f16 	cmp.w	sl, #600	; 0x258
 8005386:	d382      	bcc.n	800528e <driveWheelTask+0x3d6>
		else if(cnt_tim_omega==600){mecanum.speed.vw=-(float)(rc.ch5+  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005388:	d0d7      	beq.n	800533a <driveWheelTask+0x482>
		else if(cnt_tim_omega<=650){mecanum.speed.vw=-(float)(rc.ch5-100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-2;}
 800538a:	f240 238a 	movw	r3, #650	; 0x28a
 800538e:	459a      	cmp	sl, r3
 8005390:	d998      	bls.n	80052c4 <driveWheelTask+0x40c>
		else if(cnt_tim_omega<=700){mecanum.speed.vw=-(float)(rc.ch5-300.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-4;}
 8005392:	f5ba 7f2f 	cmp.w	sl, #700	; 0x2bc
 8005396:	f67f aea0 	bls.w	80050da <driveWheelTask+0x222>
		else if(cnt_tim_omega<=800){mecanum.speed.vw=-(float)(rc.ch5-400.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 800539a:	f5ba 7f48 	cmp.w	sl, #800	; 0x320
 800539e:	f67f af51 	bls.w	8005244 <driveWheelTask+0x38c>
 80053a2:	4e13      	ldr	r6, [pc, #76]	; (80053f0 <driveWheelTask+0x538>)
 80053a4:	4b14      	ldr	r3, [pc, #80]	; (80053f8 <driveWheelTask+0x540>)
 80053a6:	e6b4      	b.n	8005112 <driveWheelTask+0x25a>
		else if(cnt_tim_omega<=400){mecanum.speed.vw=-(float)(rc.ch5+400.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=5;}
 80053a8:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 80053ac:	4e10      	ldr	r6, [pc, #64]	; (80053f0 <driveWheelTask+0x538>)
 80053ae:	f7fb f879 	bl	80004a4 <__aeabi_i2d>
 80053b2:	2200      	movs	r2, #0
 80053b4:	4b0f      	ldr	r3, [pc, #60]	; (80053f4 <driveWheelTask+0x53c>)
 80053b6:	f7fa ff29 	bl	800020c <__adddf3>
 80053ba:	f7fb fbb5 	bl	8000b28 <__aeabi_d2f>
 80053be:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80053c2:	f7fb f881 	bl	80004c8 <__aeabi_f2d>
 80053c6:	a306      	add	r3, pc, #24	; (adr r3, 80053e0 <driveWheelTask+0x528>)
 80053c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053cc:	f7fb f8d4 	bl	8000578 <__aeabi_dmul>
 80053d0:	f7fb fbaa 	bl	8000b28 <__aeabi_d2f>
 80053d4:	4b08      	ldr	r3, [pc, #32]	; (80053f8 <driveWheelTask+0x540>)
 80053d6:	61f0      	str	r0, [r6, #28]
 80053d8:	2205      	movs	r2, #5
 80053da:	801a      	strh	r2, [r3, #0]
 80053dc:	e699      	b.n	8005112 <driveWheelTask+0x25a>
 80053de:	bf00      	nop
 80053e0:	d1745d17 	.word	0xd1745d17
 80053e4:	3fcd1745 	.word	0x3fcd1745
 80053e8:	00000000 	.word	0x00000000
 80053ec:	4072c000 	.word	0x4072c000
 80053f0:	20000544 	.word	0x20000544
 80053f4:	40790000 	.word	0x40790000
 80053f8:	200005b0 	.word	0x200005b0
 80053fc:	40590000 	.word	0x40590000
 8005400:	00000000 	.word	0x00000000

08005404 <initFriction>:
	mecanum.param.wheelbase = WHEELBASE;
	mecanum.param.rotate_x_offset = 0;
	mecanum.param.rotate_y_offset = 0;
}

void initFriction() {
 8005404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005408:	4c52      	ldr	r4, [pc, #328]	; (8005554 <initFriction+0x150>)
 800540a:	f8df a154 	ldr.w	sl, [pc, #340]	; 8005560 <initFriction+0x15c>
 800540e:	4d52      	ldr	r5, [pc, #328]	; (8005558 <initFriction+0x154>)
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005410:	4f52      	ldr	r7, [pc, #328]	; (800555c <initFriction+0x158>)
 8005412:	4626      	mov	r6, r4
void initFriction() {
 8005414:	f640 18c4 	movw	r8, #2500	; 0x9c4
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 1500);
 8005418:	f240 59dc 	movw	r9, #1500	; 0x5dc
 800541c:	f8da 3000 	ldr.w	r3, [sl]
 8005420:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 1500);
 8005424:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 8005428:	f7fe fcaa 	bl	8003d80 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 800542c:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 8005430:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 8005434:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 8005436:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 800543a:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 800543e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 8005442:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 8005444:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 8005448:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800544c:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 8005450:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 8005454:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 8005458:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 800545c:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 8005460:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 8005464:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 8005468:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 800546c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 8005470:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 8005474:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 8005478:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 800547c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 8005480:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 8005482:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005486:	4639      	mov	r1, r7
 8005488:	4630      	mov	r0, r6
	imu_sensor.ay=imu.ay;
 800548a:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 800548e:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 8005492:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 8005496:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 800549a:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 800549e:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80054a0:	f7ff f87e 	bl	80045a0 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7fb fd5f 	bl	8000f68 <HAL_Delay>
	for(int i=0;i<2500;i++){
 80054aa:	f1b8 0801 	subs.w	r8, r8, #1
 80054ae:	d1b5      	bne.n	800541c <initFriction+0x18>
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80054b0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800555c <initFriction+0x158>
 80054b4:	4f27      	ldr	r7, [pc, #156]	; (8005554 <initFriction+0x150>)
 80054b6:	f44f 667a 	mov.w	r6, #4000	; 0xfa0
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 1220);
 80054ba:	f240 49c4 	movw	r9, #1220	; 0x4c4
 80054be:	f8da 3000 	ldr.w	r3, [sl]
 80054c2:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 1220);
 80054c6:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 80054ca:	f7fe fc59 	bl	8003d80 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 80054ce:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 80054d2:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 80054d6:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 80054d8:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 80054dc:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 80054e0:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 80054e4:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 80054e6:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 80054ea:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80054ee:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 80054f2:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 80054f6:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 80054fa:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 80054fe:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 8005502:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 8005506:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 800550a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 800550e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 8005512:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 8005516:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 800551a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 800551e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 8005522:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 8005524:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005528:	4641      	mov	r1, r8
 800552a:	4638      	mov	r0, r7
	imu_sensor.ay=imu.ay;
 800552c:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 8005530:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 8005534:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 8005538:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 800553c:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 8005540:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005542:	f7ff f82d 	bl	80045a0 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 8005546:	2001      	movs	r0, #1
 8005548:	f7fb fd0e 	bl	8000f68 <HAL_Delay>
	for(int i=0;i<4000;i++){
 800554c:	3e01      	subs	r6, #1
 800554e:	d1b6      	bne.n	80054be <initFriction+0xba>
	}

}
 8005550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005554:	20000618 	.word	0x20000618
 8005558:	20000218 	.word	0x20000218
 800555c:	200003b0 	.word	0x200003b0
 8005560:	20000698 	.word	0x20000698

08005564 <main>:
{
 8005564:	b580      	push	{r7, lr}
  HAL_Init();
 8005566:	f7fb fcd3 	bl	8000f10 <HAL_Init>
  SystemClock_Config();
 800556a:	f7ff faef 	bl	8004b4c <SystemClock_Config>
  MX_GPIO_Init();
 800556e:	f7fe ff3b 	bl	80043e8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8005572:	f7fe fe3b 	bl	80041ec <MX_CAN1_Init>
  MX_CAN2_Init();
 8005576:	f7fe fe59 	bl	800422c <MX_CAN2_Init>
  MX_SPI5_Init();
 800557a:	f000 feb1 	bl	80062e0 <MX_SPI5_Init>
  MX_TIM1_Init();
 800557e:	f000 ffd3 	bl	8006528 <MX_TIM1_Init>
  MX_TIM6_Init();
 8005582:	f001 f9b1 	bl	80068e8 <MX_TIM6_Init>
  MX_TIM12_Init();
 8005586:	f001 fac9 	bl	8006b1c <MX_TIM12_Init>
  MX_UART7_Init();
 800558a:	f001 fbf7 	bl	8006d7c <MX_UART7_Init>
  MX_UART8_Init();
 800558e:	f001 fc11 	bl	8006db4 <MX_UART8_Init>
  MX_USART1_UART_Init();
 8005592:	f001 fc2b 	bl	8006dec <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8005596:	f001 fc47 	bl	8006e28 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 800559a:	f001 f8b9 	bl	8006710 <MX_TIM2_Init>
  MX_TIM8_Init();
 800559e:	f001 f9cb 	bl	8006938 <MX_TIM8_Init>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 80055a2:	2212      	movs	r2, #18
 80055a4:	498f      	ldr	r1, [pc, #572]	; (80057e4 <main+0x280>)
 80055a6:	4890      	ldr	r0, [pc, #576]	; (80057e8 <main+0x284>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 80055a8:	4d90      	ldr	r5, [pc, #576]	; (80057ec <main+0x288>)
  IMU_pich_set=imu_attitude.pitch;
 80055aa:	4c91      	ldr	r4, [pc, #580]	; (80057f0 <main+0x28c>)
 80055ac:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8005878 <main+0x314>
  IMU_yaw_set=imu_attitude.yaw;
 80055b0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800587c <main+0x318>
  IMU_rol_set=imu_attitude.roll;
 80055b4:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8005880 <main+0x31c>
 80055b8:	4f8e      	ldr	r7, [pc, #568]	; (80057f4 <main+0x290>)
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 80055ba:	f7fd fc21 	bl	8002e00 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 80055be:	2200      	movs	r2, #0
 80055c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055c4:	488c      	ldr	r0, [pc, #560]	; (80057f8 <main+0x294>)
 80055c6:	f7fc fa07 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, 1);
 80055ca:	2201      	movs	r2, #1
 80055cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80055d0:	488a      	ldr	r0, [pc, #552]	; (80057fc <main+0x298>)
 80055d2:	f7fc fa01 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, 1);
 80055d6:	2201      	movs	r2, #1
 80055d8:	2102      	movs	r1, #2
 80055da:	4889      	ldr	r0, [pc, #548]	; (8005800 <main+0x29c>)
 80055dc:	f7fc f9fc 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 80055e0:	2201      	movs	r2, #1
 80055e2:	2104      	movs	r1, #4
 80055e4:	4886      	ldr	r0, [pc, #536]	; (8005800 <main+0x29c>)
 80055e6:	f7fc f9f7 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 80055ea:	2201      	movs	r2, #1
 80055ec:	2108      	movs	r1, #8
 80055ee:	4884      	ldr	r0, [pc, #528]	; (8005800 <main+0x29c>)
 80055f0:	f7fc f9f2 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, 1);
 80055f4:	2201      	movs	r2, #1
 80055f6:	2110      	movs	r1, #16
 80055f8:	4881      	ldr	r0, [pc, #516]	; (8005800 <main+0x29c>)
 80055fa:	f7fc f9ed 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, 1);
 80055fe:	2201      	movs	r2, #1
 8005600:	2120      	movs	r1, #32
 8005602:	487f      	ldr	r0, [pc, #508]	; (8005800 <main+0x29c>)
 8005604:	f7fc f9e8 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, 1);
 8005608:	2201      	movs	r2, #1
 800560a:	2140      	movs	r1, #64	; 0x40
 800560c:	487c      	ldr	r0, [pc, #496]	; (8005800 <main+0x29c>)
 800560e:	f7fc f9e3 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, 1);
 8005612:	2201      	movs	r2, #1
 8005614:	2180      	movs	r1, #128	; 0x80
 8005616:	487a      	ldr	r0, [pc, #488]	; (8005800 <main+0x29c>)
 8005618:	f7fc f9de 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, 1);
 800561c:	2201      	movs	r2, #1
 800561e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005622:	4877      	ldr	r0, [pc, #476]	; (8005800 <main+0x29c>)
 8005624:	f7fc f9d8 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8005628:	2200      	movs	r2, #0
 800562a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800562e:	4875      	ldr	r0, [pc, #468]	; (8005804 <main+0x2a0>)
 8005630:	f7fc f9d2 	bl	80019d8 <HAL_GPIO_WritePin>
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005634:	f240 56dc 	movw	r6, #1500	; 0x5dc
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005638:	4629      	mov	r1, r5
 800563a:	2200      	movs	r2, #0
 800563c:	4872      	ldr	r0, [pc, #456]	; (8005808 <main+0x2a4>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 800563e:	606e      	str	r6, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005640:	f7fc ffc0 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005644:	2100      	movs	r1, #0
 8005646:	4870      	ldr	r0, [pc, #448]	; (8005808 <main+0x2a4>)
 8005648:	f7fc ff92 	bl	8002570 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 800564c:	4629      	mov	r1, r5
 800564e:	2204      	movs	r2, #4
 8005650:	486d      	ldr	r0, [pc, #436]	; (8005808 <main+0x2a4>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005652:	606e      	str	r6, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8005654:	f7fc ffb6 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8005658:	2104      	movs	r1, #4
 800565a:	486b      	ldr	r0, [pc, #428]	; (8005808 <main+0x2a4>)
 800565c:	f7fc ff88 	bl	8002570 <HAL_TIM_PWM_Start>
  sConfigOC.Pulse = map(145,0,180,500,2500);
 8005660:	f640 063f 	movw	r6, #2111	; 0x83f
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005664:	4629      	mov	r1, r5
 8005666:	2208      	movs	r2, #8
 8005668:	4867      	ldr	r0, [pc, #412]	; (8005808 <main+0x2a4>)
  sConfigOC.Pulse = map(145,0,180,500,2500);
 800566a:	606e      	str	r6, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800566c:	f7fc ffaa 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005670:	2108      	movs	r1, #8
 8005672:	4865      	ldr	r0, [pc, #404]	; (8005808 <main+0x2a4>)
 8005674:	f7fc ff7c 	bl	8002570 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005678:	220c      	movs	r2, #12
 800567a:	4629      	mov	r1, r5
 800567c:	4862      	ldr	r0, [pc, #392]	; (8005808 <main+0x2a4>)
  sConfigOC.Pulse = map(145,0,180,500,2500);
 800567e:	606e      	str	r6, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005680:	f7fc ffa0 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005684:	210c      	movs	r1, #12
 8005686:	4860      	ldr	r0, [pc, #384]	; (8005808 <main+0x2a4>)
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2){
 8005688:	4e60      	ldr	r6, [pc, #384]	; (800580c <main+0x2a8>)
	    printf("\r\n");
 800568a:	4d61      	ldr	r5, [pc, #388]	; (8005810 <main+0x2ac>)
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800568c:	f7fc ff70 	bl	8002570 <HAL_TIM_PWM_Start>
  mpu_device_init();
 8005690:	f7fe fcf2 	bl	8004078 <mpu_device_init>
  mpu_offset_call();
 8005694:	f7fe fc44 	bl	8003f20 <mpu_offset_call>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); // friction wheel
 8005698:	2100      	movs	r1, #0
 800569a:	485e      	ldr	r0, [pc, #376]	; (8005814 <main+0x2b0>)
 800569c:	f7fc ff68 	bl	8002570 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80056a0:	2104      	movs	r1, #4
 80056a2:	485c      	ldr	r0, [pc, #368]	; (8005814 <main+0x2b0>)
 80056a4:	f7fc ff64 	bl	8002570 <HAL_TIM_PWM_Start>
  initFriction();
 80056a8:	f7ff feac 	bl	8005404 <initFriction>
		wheelPID[i].differentialFilterRate = 0.9f;
	}
}

void initLoadPID() {
	loadPID.t = 2.0f;
 80056ac:	4a5a      	ldr	r2, [pc, #360]	; (8005818 <main+0x2b4>)
		wheelPID[i].t = 2.0f;
 80056ae:	4b5b      	ldr	r3, [pc, #364]	; (800581c <main+0x2b8>)
	loadPID.p = 10.0f;
	loadPID.i = 0.1f*500;
 80056b0:	495b      	ldr	r1, [pc, #364]	; (8005820 <main+0x2bc>)
 80056b2:	6091      	str	r1, [r2, #8]
		wheelPID[i].t = 2.0f;
 80056b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	loadPID.t = 2.0f;
 80056b8:	6011      	str	r1, [r2, #0]
		wheelPID[i].t = 2.0f;
 80056ba:	6019      	str	r1, [r3, #0]
 80056bc:	62d9      	str	r1, [r3, #44]	; 0x2c
 80056be:	6599      	str	r1, [r3, #88]	; 0x58
 80056c0:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	loadPID.p = 10.0f;
 80056c4:	4957      	ldr	r1, [pc, #348]	; (8005824 <main+0x2c0>)
 80056c6:	6051      	str	r1, [r2, #4]
		wheelPID[i].p = 3.0f;
 80056c8:	4957      	ldr	r1, [pc, #348]	; (8005828 <main+0x2c4>)
 80056ca:	6059      	str	r1, [r3, #4]
 80056cc:	6319      	str	r1, [r3, #48]	; 0x30
 80056ce:	65d9      	str	r1, [r3, #92]	; 0x5c
 80056d0:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	loadPID.d = 0.07f;
 80056d4:	4855      	ldr	r0, [pc, #340]	; (800582c <main+0x2c8>)
		wheelPID[i].i = 20.0f;
 80056d6:	4956      	ldr	r1, [pc, #344]	; (8005830 <main+0x2cc>)
	loadPID.d = 0.07f;
 80056d8:	60d0      	str	r0, [r2, #12]
		wheelPID[i].i = 20.0f;
 80056da:	6099      	str	r1, [r3, #8]
		wheelPID[i].d = 0.01f;
 80056dc:	4855      	ldr	r0, [pc, #340]	; (8005834 <main+0x2d0>)
		wheelPID[i].i = 20.0f;
 80056de:	6359      	str	r1, [r3, #52]	; 0x34
 80056e0:	6619      	str	r1, [r3, #96]	; 0x60
 80056e2:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
		wheelPID[i].outLimit = 15000.0f;
 80056e6:	4954      	ldr	r1, [pc, #336]	; (8005838 <main+0x2d4>)
		wheelPID[i].d = 0.01f;
 80056e8:	60d8      	str	r0, [r3, #12]
 80056ea:	6398      	str	r0, [r3, #56]	; 0x38
 80056ec:	6658      	str	r0, [r3, #100]	; 0x64
 80056ee:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		wheelPID[i].outLimit = 15000.0f;
 80056f2:	6119      	str	r1, [r3, #16]
		wheelPID[i].integralOutLimit = 500.0f;
 80056f4:	4851      	ldr	r0, [pc, #324]	; (800583c <main+0x2d8>)
		wheelPID[i].outLimit = 15000.0f;
 80056f6:	63d9      	str	r1, [r3, #60]	; 0x3c
 80056f8:	6699      	str	r1, [r3, #104]	; 0x68
 80056fa:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
		wheelPID[i].differentialFilterRate = 0.9f;
 80056fe:	4950      	ldr	r1, [pc, #320]	; (8005840 <main+0x2dc>)
 8005700:	6199      	str	r1, [r3, #24]
 8005702:	6459      	str	r1, [r3, #68]	; 0x44
 8005704:	6719      	str	r1, [r3, #112]	; 0x70
 8005706:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
		wheelPID[i].integralOutLimit = 500.0f;
 800570a:	6158      	str	r0, [r3, #20]
 800570c:	6418      	str	r0, [r3, #64]	; 0x40
 800570e:	66d8      	str	r0, [r3, #108]	; 0x6c
 8005710:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	loadPID.outLimit = 30000.0f;
 8005714:	484b      	ldr	r0, [pc, #300]	; (8005844 <main+0x2e0>)
	loadPID.integralOutLimit = 10000.0f;
 8005716:	4b4c      	ldr	r3, [pc, #304]	; (8005848 <main+0x2e4>)
	loadPID.outLimit = 30000.0f;
 8005718:	6110      	str	r0, [r2, #16]
	loadPID.differentialFilterRate = 0.9f;
 800571a:	6191      	str	r1, [r2, #24]
	loadPID.integralOutLimit = 10000.0f;
 800571c:	6153      	str	r3, [r2, #20]
  initCanFilter();
 800571e:	f7fe fe45 	bl	80043ac <initCanFilter>
	mecanum.param.wheel_perimeter = PERIMETER;
 8005722:	4b4a      	ldr	r3, [pc, #296]	; (800584c <main+0x2e8>)
 8005724:	494a      	ldr	r1, [pc, #296]	; (8005850 <main+0x2ec>)
	mecanum.param.wheeltrack = WHEELTRACK;
 8005726:	4a4b      	ldr	r2, [pc, #300]	; (8005854 <main+0x2f0>)
	mecanum.param.wheel_perimeter = PERIMETER;
 8005728:	6019      	str	r1, [r3, #0]
	mecanum.param.wheeltrack = WHEELTRACK;
 800572a:	605a      	str	r2, [r3, #4]
	mecanum.param.wheelbase = WHEELBASE;
 800572c:	494a      	ldr	r1, [pc, #296]	; (8005858 <main+0x2f4>)
  HAL_TIM_Base_Start_IT(&htim6);
 800572e:	484b      	ldr	r0, [pc, #300]	; (800585c <main+0x2f8>)
	mecanum.param.wheelbase = WHEELBASE;
 8005730:	6099      	str	r1, [r3, #8]
	mecanum.param.rotate_x_offset = 0;
 8005732:	2200      	movs	r2, #0
 8005734:	60da      	str	r2, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 8005736:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim6);
 8005738:	f7fc fe86 	bl	8002448 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 800573c:	4b48      	ldr	r3, [pc, #288]	; (8005860 <main+0x2fc>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2100      	movs	r1, #0
 8005742:	6898      	ldr	r0, [r3, #8]
 8005744:	f002 f862 	bl	800780c <setbuf>
  HAL_CAN_Start(&hcan1);
 8005748:	4846      	ldr	r0, [pc, #280]	; (8005864 <main+0x300>)
 800574a:	f7fb fd27 	bl	800119c <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 800574e:	4846      	ldr	r0, [pc, #280]	; (8005868 <main+0x304>)
 8005750:	f7fb fd24 	bl	800119c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005754:	2102      	movs	r1, #2
 8005756:	4843      	ldr	r0, [pc, #268]	; (8005864 <main+0x300>)
 8005758:	f7fb fe26 	bl	80013a8 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800575c:	2102      	movs	r1, #2
 800575e:	4842      	ldr	r0, [pc, #264]	; (8005868 <main+0x304>)
 8005760:	f7fb fe22 	bl	80013a8 <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 8005764:	2201      	movs	r2, #1
 8005766:	2104      	movs	r1, #4
 8005768:	4840      	ldr	r0, [pc, #256]	; (800586c <main+0x308>)
 800576a:	f7fc f935 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 800576e:	2201      	movs	r2, #1
 8005770:	2108      	movs	r1, #8
 8005772:	483e      	ldr	r0, [pc, #248]	; (800586c <main+0x308>)
 8005774:	f7fc f930 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 8005778:	2201      	movs	r2, #1
 800577a:	2110      	movs	r1, #16
 800577c:	483b      	ldr	r0, [pc, #236]	; (800586c <main+0x308>)
 800577e:	f7fc f92b 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 8005782:	2201      	movs	r2, #1
 8005784:	2120      	movs	r1, #32
 8005786:	4839      	ldr	r0, [pc, #228]	; (800586c <main+0x308>)
 8005788:	f7fc f926 	bl	80019d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 800578c:	2201      	movs	r2, #1
 800578e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005792:	4819      	ldr	r0, [pc, #100]	; (80057f8 <main+0x294>)
 8005794:	f7fc f920 	bl	80019d8 <HAL_GPIO_WritePin>
  IMU_pich_set=imu_attitude.pitch;
 8005798:	6861      	ldr	r1, [r4, #4]
  IMU_yaw_set=imu_attitude.yaw;
 800579a:	68a2      	ldr	r2, [r4, #8]
  IMU_rol_set=imu_attitude.roll;
 800579c:	6823      	ldr	r3, [r4, #0]
  IMU_pich_set=imu_attitude.pitch;
 800579e:	f8ca 1000 	str.w	r1, [sl]
  IMU_yaw_set=imu_attitude.yaw;
 80057a2:	f8c9 2000 	str.w	r2, [r9]
  PC_mouse_x=0;
 80057a6:	4932      	ldr	r1, [pc, #200]	; (8005870 <main+0x30c>)
  PC_mouse_y=0;
 80057a8:	4a32      	ldr	r2, [pc, #200]	; (8005874 <main+0x310>)
  IMU_rol_set=imu_attitude.roll;
 80057aa:	f8c8 3000 	str.w	r3, [r8]
  PC_mouse_x=0;
 80057ae:	2300      	movs	r3, #0
 80057b0:	600b      	str	r3, [r1, #0]
  PC_mouse_y=0;
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	e004      	b.n	80057c0 <main+0x25c>
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2){
 80057b6:	7abb      	ldrb	r3, [r7, #10]
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d008      	beq.n	80057ce <main+0x26a>
	    printf("\r\n");
 80057bc:	f002 f81e 	bl	80077fc <puts>
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2){
 80057c0:	2104      	movs	r1, #4
 80057c2:	4630      	mov	r0, r6
 80057c4:	f7fc f902 	bl	80019cc <HAL_GPIO_ReadPin>
 80057c8:	2801      	cmp	r0, #1
	    printf("\r\n");
 80057ca:	4628      	mov	r0, r5
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2){
 80057cc:	d1f3      	bne.n	80057b6 <main+0x252>
		  IMU_pich_set=imu_attitude.pitch;
 80057ce:	6861      	ldr	r1, [r4, #4]
		  IMU_yaw_set=imu_attitude.yaw;
 80057d0:	68a2      	ldr	r2, [r4, #8]
		  IMU_rol_set=imu_attitude.roll;
 80057d2:	6823      	ldr	r3, [r4, #0]
		  IMU_pich_set=imu_attitude.pitch;
 80057d4:	f8ca 1000 	str.w	r1, [sl]
		  IMU_yaw_set=imu_attitude.yaw;
 80057d8:	f8c9 2000 	str.w	r2, [r9]
		  IMU_rol_set=imu_attitude.roll;
 80057dc:	f8c8 3000 	str.w	r3, [r8]
 80057e0:	e7ec      	b.n	80057bc <main+0x258>
 80057e2:	bf00      	nop
 80057e4:	200005d8 	.word	0x200005d8
 80057e8:	20000818 	.word	0x20000818
 80057ec:	200002a8 	.word	0x200002a8
 80057f0:	200003b0 	.word	0x200003b0
 80057f4:	20000374 	.word	0x20000374
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40021400 	.word	0x40021400
 8005800:	40021800 	.word	0x40021800
 8005804:	40020c00 	.word	0x40020c00
 8005808:	20000758 	.word	0x20000758
 800580c:	40020400 	.word	0x40020400
 8005810:	0800b08c 	.word	0x0800b08c
 8005814:	20000698 	.word	0x20000698
 8005818:	200005ec 	.word	0x200005ec
 800581c:	20000488 	.word	0x20000488
 8005820:	42480000 	.word	0x42480000
 8005824:	41200000 	.word	0x41200000
 8005828:	40400000 	.word	0x40400000
 800582c:	3d8f5c29 	.word	0x3d8f5c29
 8005830:	41a00000 	.word	0x41a00000
 8005834:	3c23d70a 	.word	0x3c23d70a
 8005838:	466a6000 	.word	0x466a6000
 800583c:	43fa0000 	.word	0x43fa0000
 8005840:	3f666666 	.word	0x3f666666
 8005844:	46ea6000 	.word	0x46ea6000
 8005848:	461c4000 	.word	0x461c4000
 800584c:	20000544 	.word	0x20000544
 8005850:	43ef0000 	.word	0x43ef0000
 8005854:	43c50000 	.word	0x43c50000
 8005858:	43cf8000 	.word	0x43cf8000
 800585c:	200006d8 	.word	0x200006d8
 8005860:	20000028 	.word	0x20000028
 8005864:	2000034c 	.word	0x2000034c
 8005868:	20000324 	.word	0x20000324
 800586c:	40021c00 	.word	0x40021c00
 8005870:	200003f0 	.word	0x200003f0
 8005874:	20000484 	.word	0x20000484
 8005878:	200003a8 	.word	0x200003a8
 800587c:	200005b4 	.word	0x200005b4
 8005880:	200003ac 	.word	0x200003ac
 8005884:	00000000 	.word	0x00000000

08005888 <Gimbal_Task>:
	Gimbal_Task();
	fire_Task();
	fire_task_open();
}

void Gimbal_Task(){
 8005888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int fire = 0;
	int16_t u[4];
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 800588c:	4dd0      	ldr	r5, [pc, #832]	; (8005bd0 <Gimbal_Task+0x348>)
 800588e:	4ad1      	ldr	r2, [pc, #836]	; (8005bd4 <Gimbal_Task+0x34c>)
 8005890:	f9b5 3014 	ldrsh.w	r3, [r5, #20]
 8005894:	f9b2 0002 	ldrsh.w	r0, [r2, #2]
void Gimbal_Task(){
 8005898:	ed2d 8b02 	vpush	{d8}
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 800589c:	2b01      	cmp	r3, #1
void Gimbal_Task(){
 800589e:	b082      	sub	sp, #8
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 80058a0:	f000 8129 	beq.w	8005af6 <Gimbal_Task+0x26e>
 80058a4:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 80058a8:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 80058ac:	f000 8123 	beq.w	8005af6 <Gimbal_Task+0x26e>
		fire = 1;
		DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
		DBUFF[3] = u[2] = pidExecute(&loadPID);
	} else {
		fire = 0;
		if(rc.ch2==-660){
 80058b0:	f513 7f25 	cmn.w	r3, #660	; 0x294
 80058b4:	f000 8174 	beq.w	8005ba0 <Gimbal_Task+0x318>
			DBUFF[1] = loadPID.error = 900.0f*2.0 - loadMotorFdb.rpm;
			DBUFF[3] = u[2] = pidExecute(&loadPID);
		}
		else{
			DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
 80058b8:	ee07 0a90 	vmov	s15, r0
 80058bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058c0:	4bc5      	ldr	r3, [pc, #788]	; (8005bd8 <Gimbal_Task+0x350>)
 80058c2:	4cc6      	ldr	r4, [pc, #792]	; (8005bdc <Gimbal_Task+0x354>)
 80058c4:	eef1 7a67 	vneg.f32	s15, s15
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 80058c8:	4618      	mov	r0, r3
			DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
 80058ca:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 80058ce:	edc4 7a01 	vstr	s15, [r4, #4]
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 80058d2:	f000 fca5 	bl	8006220 <pidExecute>
 80058d6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
		}
	}

	if(rc.sw2==2){target_yaw=0;}
 80058da:	7aee      	ldrb	r6, [r5, #11]
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 80058dc:	ee10 3a10 	vmov	r3, s0
 80058e0:	b21b      	sxth	r3, r3
 80058e2:	ee07 3a90 	vmov	s15, r3
 80058e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	if(rc.sw2==2){target_yaw=0;}
 80058ea:	2e02      	cmp	r6, #2
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 80058ec:	f8ad 3004 	strh.w	r3, [sp, #4]
 80058f0:	edc4 7a03 	vstr	s15, [r4, #12]
	if(rc.sw2==2){target_yaw=0;}
 80058f4:	f000 8124 	beq.w	8005b40 <Gimbal_Task+0x2b8>
 80058f8:	4bb9      	ldr	r3, [pc, #740]	; (8005be0 <Gimbal_Task+0x358>)
 80058fa:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8005be4 <Gimbal_Task+0x35c>
 80058fe:	edd3 7a00 	vldr	s15, [r3]
 8005902:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	else{
		if(rc.sw2==1){
 8005906:	2e01      	cmp	r6, #1
 8005908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800590c:	f000 8125 	beq.w	8005b5a <Gimbal_Task+0x2d2>
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
		if(target_yaw>70){target_yaw=70;}
		if(target_yaw<-70){target_yaw=-70;}
		}
		else{
			target_yaw=(float)PC_mouse_x / yaw_magnification;
 8005910:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005914:	4ab4      	ldr	r2, [pc, #720]	; (8005be8 <Gimbal_Task+0x360>)
 8005916:	4fb5      	ldr	r7, [pc, #724]	; (8005bec <Gimbal_Task+0x364>)
 8005918:	ee17 3a90 	vmov	r3, s15
 800591c:	b21b      	sxth	r3, r3
			if(target_yaw>70){target_yaw=70;}
 800591e:	2b46      	cmp	r3, #70	; 0x46
			target_yaw=(float)PC_mouse_x / yaw_magnification;
 8005920:	8013      	strh	r3, [r2, #0]
			if(target_yaw>70){target_yaw=70;}
 8005922:	f300 8139 	bgt.w	8005b98 <Gimbal_Task+0x310>
			if(target_yaw<-70){target_yaw=-70;}
 8005926:	f113 0f46 	cmn.w	r3, #70	; 0x46
 800592a:	f280 8149 	bge.w	8005bc0 <Gimbal_Task+0x338>
		if(target_yaw<-70){target_yaw=-70;}
 800592e:	f64f 73ba 	movw	r3, #65466	; 0xffba
 8005932:	8013      	strh	r3, [r2, #0]
 8005934:	f06f 0445 	mvn.w	r4, #69	; 0x45
		}
	}
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8005938:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 8005c38 <Gimbal_Task+0x3b0>
 800593c:	f9ba 0000 	ldrsh.w	r0, [sl]
 8005940:	f7fa fdb0 	bl	80004a4 <__aeabi_i2d>
 8005944:	2200      	movs	r2, #0
 8005946:	4baa      	ldr	r3, [pc, #680]	; (8005bf0 <Gimbal_Task+0x368>)
 8005948:	f7fa fc5e 	bl	8000208 <__aeabi_dsub>
 800594c:	a39e      	add	r3, pc, #632	; (adr r3, 8005bc8 <Gimbal_Task+0x340>)
 800594e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005952:	f7fa fe11 	bl	8000578 <__aeabi_dmul>
 8005956:	f7fb f8e7 	bl	8000b28 <__aeabi_d2f>
 800595a:	ee07 0a90 	vmov	s15, r0
 800595e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005962:	49a4      	ldr	r1, [pc, #656]	; (8005bf4 <Gimbal_Task+0x36c>)
 8005964:	ee17 3a90 	vmov	r3, s15
 8005968:	b21a      	sxth	r2, r3

	if((target_yaw-yaw_now)>50){u[0]=30000;}
 800596a:	1aa3      	subs	r3, r4, r2
 800596c:	2b32      	cmp	r3, #50	; 0x32
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 800596e:	800a      	strh	r2, [r1, #0]
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005970:	dc2b      	bgt.n	80059ca <Gimbal_Task+0x142>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8005972:	f113 0f32 	cmn.w	r3, #50	; 0x32
 8005976:	f2c0 80d5 	blt.w	8005b24 <Gimbal_Task+0x29c>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800597a:	4a9f      	ldr	r2, [pc, #636]	; (8005bf8 <Gimbal_Task+0x370>)
 800597c:	f64e 2060 	movw	r0, #60000	; 0xea60
 8005980:	3332      	adds	r3, #50	; 0x32
 8005982:	fb00 f303 	mul.w	r3, r0, r3
 8005986:	fba2 3003 	umull	r3, r0, r2, r3
 800598a:	0940      	lsrs	r0, r0, #5
	else{
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 800598c:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 8005990:	3830      	subs	r0, #48	; 0x30
 8005992:	f7fa fd87 	bl	80004a4 <__aeabi_i2d>
 8005996:	4680      	mov	r8, r0
 8005998:	f9ba 0002 	ldrsh.w	r0, [sl, #2]
 800599c:	4689      	mov	r9, r1
 800599e:	f7fa fd81 	bl	80004a4 <__aeabi_i2d>
 80059a2:	2200      	movs	r2, #0
 80059a4:	4b95      	ldr	r3, [pc, #596]	; (8005bfc <Gimbal_Task+0x374>)
 80059a6:	f7fa fde7 	bl	8000578 <__aeabi_dmul>
 80059aa:	460b      	mov	r3, r1
 80059ac:	4602      	mov	r2, r0
 80059ae:	4649      	mov	r1, r9
 80059b0:	4640      	mov	r0, r8
 80059b2:	f7fa fc29 	bl	8000208 <__aeabi_dsub>
 80059b6:	f7fb f88f 	bl	8000ad8 <__aeabi_d2iz>
		if(u[0]>30000){u[0]=30000;}
 80059ba:	f247 5330 	movw	r3, #30000	; 0x7530
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 80059be:	b200      	sxth	r0, r0
		if(u[0]>30000){u[0]=30000;}
 80059c0:	4298      	cmp	r0, r3
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 80059c2:	f8ad 0000 	strh.w	r0, [sp]
		if(u[0]>30000){u[0]=30000;}
 80059c6:	f340 80a9 	ble.w	8005b1c <Gimbal_Task+0x294>
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 80059ca:	f247 5330 	movw	r3, #30000	; 0x7530
 80059ce:	f8ad 3000 	strh.w	r3, [sp]
 80059d2:	4b8b      	ldr	r3, [pc, #556]	; (8005c00 <Gimbal_Task+0x378>)
		if(u[0]<-30000){u[0]=-30000;}
	}

	if(rc.sw2==2){target_pich=0;}
 80059d4:	2e02      	cmp	r6, #2
 80059d6:	ed93 8a00 	vldr	s16, [r3]
 80059da:	f000 80ad 	beq.w	8005b38 <Gimbal_Task+0x2b0>
	else{
		target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 80059de:	4b89      	ldr	r3, [pc, #548]	; (8005c04 <Gimbal_Task+0x37c>)
 80059e0:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8005c08 <Gimbal_Task+0x380>
 80059e4:	edd3 7a00 	vldr	s15, [r3]
		if(target_pich>=19){target_pich=19;}
 80059e8:	4c88      	ldr	r4, [pc, #544]	; (8005c0c <Gimbal_Task+0x384>)
		target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 80059ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059ee:	eef0 6a48 	vmov.f32	s13, s16
 80059f2:	eed7 6a87 	vfnms.f32	s13, s15, s14
 80059f6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80059fa:	ee17 3a90 	vmov	r3, s15
 80059fe:	b21b      	sxth	r3, r3
		if(target_pich>=19){target_pich=19;}
 8005a00:	2b12      	cmp	r3, #18
 8005a02:	f340 80a3 	ble.w	8005b4c <Gimbal_Task+0x2c4>
 8005a06:	2313      	movs	r3, #19
 8005a08:	8023      	strh	r3, [r4, #0]
		if(target_pich<-22){target_pich=-22;}
	}
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005a0a:	4e81      	ldr	r6, [pc, #516]	; (8005c10 <Gimbal_Task+0x388>)
 8005a0c:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8005c3c <Gimbal_Task+0x3b4>
 8005a10:	f9b6 0000 	ldrsh.w	r0, [r6]
 8005a14:	f7fa fd46 	bl	80004a4 <__aeabi_i2d>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4b75      	ldr	r3, [pc, #468]	; (8005bf0 <Gimbal_Task+0x368>)
 8005a1c:	f7fa fbf4 	bl	8000208 <__aeabi_dsub>
 8005a20:	a369      	add	r3, pc, #420	; (adr r3, 8005bc8 <Gimbal_Task+0x340>)
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	f7fa fda7 	bl	8000578 <__aeabi_dmul>
 8005a2a:	f7fb f87d 	bl	8000b28 <__aeabi_d2f>
 8005a2e:	ee07 0a10 	vmov	s14, r0
 8005a32:	eef3 7a0d 	vmov.f32	s15, #61	; 0x41e80000  29.0
 8005a36:	ee77 7a27 	vadd.f32	s15, s14, s15

	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005a3a:	eeb9 7a00 	vmov.f32	s14, #144	; 0xc0800000 -4.0
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005a3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005a42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005a46:	ee17 3a90 	vmov	r3, s15
 8005a4a:	b21b      	sxth	r3, r3
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005a4c:	ee07 3a90 	vmov	s15, r3
 8005a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005a54:	486f      	ldr	r0, [pc, #444]	; (8005c14 <Gimbal_Task+0x38c>)
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005a56:	f8a8 3000 	strh.w	r3, [r8]
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005a5a:	ee77 7a88 	vadd.f32	s15, s15, s16
 8005a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a66:	bfcc      	ite	gt
 8005a68:	2201      	movgt	r2, #1
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005a6a:	2200      	movle	r2, #0
 8005a6c:	f7fb ffb4 	bl	80019d8 <HAL_GPIO_WritePin>

	if((target_pich-pich_now)>19){u[1]=30000;}
 8005a70:	f9b4 3000 	ldrsh.w	r3, [r4]
 8005a74:	f9b8 2000 	ldrsh.w	r2, [r8]
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	2b13      	cmp	r3, #19
 8005a7c:	dc2a      	bgt.n	8005ad4 <Gimbal_Task+0x24c>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 8005a7e:	f113 0f13 	cmn.w	r3, #19
 8005a82:	db46      	blt.n	8005b12 <Gimbal_Task+0x28a>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005a84:	f64e 2060 	movw	r0, #60000	; 0xea60
 8005a88:	3313      	adds	r3, #19
 8005a8a:	fb00 f303 	mul.w	r3, r0, r3
 8005a8e:	4a62      	ldr	r2, [pc, #392]	; (8005c18 <Gimbal_Task+0x390>)
 8005a90:	0858      	lsrs	r0, r3, #1
 8005a92:	fba2 3000 	umull	r3, r0, r2, r0
 8005a96:	08c0      	lsrs	r0, r0, #3
	else{
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005a98:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 8005a9c:	3830      	subs	r0, #48	; 0x30
 8005a9e:	f7fa fd01 	bl	80004a4 <__aeabi_i2d>
 8005aa2:	4680      	mov	r8, r0
 8005aa4:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 8005aa8:	4689      	mov	r9, r1
 8005aaa:	f7fa fcfb 	bl	80004a4 <__aeabi_i2d>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	4b52      	ldr	r3, [pc, #328]	; (8005bfc <Gimbal_Task+0x374>)
 8005ab2:	f7fa fd61 	bl	8000578 <__aeabi_dmul>
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4649      	mov	r1, r9
 8005abc:	4640      	mov	r0, r8
 8005abe:	f7fa fba3 	bl	8000208 <__aeabi_dsub>
 8005ac2:	f7fb f809 	bl	8000ad8 <__aeabi_d2iz>
		if(u[1]>30000){u[1]=30000;}
 8005ac6:	f247 5330 	movw	r3, #30000	; 0x7530
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005aca:	b200      	sxth	r0, r0
		if(u[1]>30000){u[1]=30000;}
 8005acc:	4298      	cmp	r0, r3
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005ace:	f8ad 0002 	strh.w	r0, [sp, #2]
		if(u[1]>30000){u[1]=30000;}
 8005ad2:	dd1b      	ble.n	8005b0c <Gimbal_Task+0x284>
	if((target_pich-pich_now)>19){u[1]=30000;}
 8005ad4:	f247 5330 	movw	r3, #30000	; 0x7530
 8005ad8:	f8ad 3002 	strh.w	r3, [sp, #2]
		if(u[1]<-30000){u[1]=-30000;}
	}

	u[3]=0;
 8005adc:	2300      	movs	r3, #0
	driveGimbalMotors(u);
 8005ade:	4668      	mov	r0, sp
	u[3]=0;
 8005ae0:	f8ad 3006 	strh.w	r3, [sp, #6]
	driveGimbalMotors(u);
 8005ae4:	f000 fb5c 	bl	80061a0 <driveGimbalMotors>
	rc_SW1_temp=rc.sw2;
 8005ae8:	7aeb      	ldrb	r3, [r5, #11]
 8005aea:	703b      	strb	r3, [r7, #0]
}
 8005aec:	b002      	add	sp, #8
 8005aee:	ecbd 8b02 	vpop	{d8}
 8005af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
 8005af6:	ee07 0a90 	vmov	s15, r0
 8005afa:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005c1c <Gimbal_Task+0x394>
 8005afe:	4b36      	ldr	r3, [pc, #216]	; (8005bd8 <Gimbal_Task+0x350>)
 8005b00:	4c36      	ldr	r4, [pc, #216]	; (8005bdc <Gimbal_Task+0x354>)
 8005b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b0a:	e6dd      	b.n	80058c8 <Gimbal_Task+0x40>
		if(u[1]<-30000){u[1]=-30000;}
 8005b0c:	4b44      	ldr	r3, [pc, #272]	; (8005c20 <Gimbal_Task+0x398>)
 8005b0e:	4298      	cmp	r0, r3
 8005b10:	dae4      	bge.n	8005adc <Gimbal_Task+0x254>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 8005b12:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8005b16:	f8ad 3002 	strh.w	r3, [sp, #2]
 8005b1a:	e7df      	b.n	8005adc <Gimbal_Task+0x254>
		if(u[0]<-30000){u[0]=-30000;}
 8005b1c:	4b40      	ldr	r3, [pc, #256]	; (8005c20 <Gimbal_Task+0x398>)
 8005b1e:	4298      	cmp	r0, r3
 8005b20:	f6bf af57 	bge.w	80059d2 <Gimbal_Task+0x14a>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8005b24:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8005b28:	f8ad 3000 	strh.w	r3, [sp]
 8005b2c:	4b34      	ldr	r3, [pc, #208]	; (8005c00 <Gimbal_Task+0x378>)
	if(rc.sw2==2){target_pich=0;}
 8005b2e:	2e02      	cmp	r6, #2
 8005b30:	ed93 8a00 	vldr	s16, [r3]
 8005b34:	f47f af53 	bne.w	80059de <Gimbal_Task+0x156>
 8005b38:	4c34      	ldr	r4, [pc, #208]	; (8005c0c <Gimbal_Task+0x384>)
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	8023      	strh	r3, [r4, #0]
 8005b3e:	e764      	b.n	8005a0a <Gimbal_Task+0x182>
	if(rc.sw2==2){target_yaw=0;}
 8005b40:	4a29      	ldr	r2, [pc, #164]	; (8005be8 <Gimbal_Task+0x360>)
 8005b42:	4f2a      	ldr	r7, [pc, #168]	; (8005bec <Gimbal_Task+0x364>)
 8005b44:	2300      	movs	r3, #0
 8005b46:	8013      	strh	r3, [r2, #0]
 8005b48:	461c      	mov	r4, r3
 8005b4a:	e6f5      	b.n	8005938 <Gimbal_Task+0xb0>
		if(target_pich<-22){target_pich=-22;}
 8005b4c:	f113 0f16 	cmn.w	r3, #22
 8005b50:	bfb8      	it	lt
 8005b52:	f64f 73ea 	movwlt	r3, #65514	; 0xffea
 8005b56:	8023      	strh	r3, [r4, #0]
 8005b58:	e757      	b.n	8005a0a <Gimbal_Task+0x182>
			if(rc_SW1_temp==3){IMU_yaw_set=imu_attitude.yaw;}
 8005b5a:	4f24      	ldr	r7, [pc, #144]	; (8005bec <Gimbal_Task+0x364>)
 8005b5c:	783b      	ldrb	r3, [r7, #0]
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	d103      	bne.n	8005b6a <Gimbal_Task+0x2e2>
 8005b62:	4a30      	ldr	r2, [pc, #192]	; (8005c24 <Gimbal_Task+0x39c>)
 8005b64:	4b30      	ldr	r3, [pc, #192]	; (8005c28 <Gimbal_Task+0x3a0>)
 8005b66:	6892      	ldr	r2, [r2, #8]
 8005b68:	601a      	str	r2, [r3, #0]
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
 8005b6a:	4a30      	ldr	r2, [pc, #192]	; (8005c2c <Gimbal_Task+0x3a4>)
 8005b6c:	4b30      	ldr	r3, [pc, #192]	; (8005c30 <Gimbal_Task+0x3a8>)
 8005b6e:	8812      	ldrh	r2, [r2, #0]
 8005b70:	edd3 6a00 	vldr	s13, [r3]
 8005b74:	ee07 2a10 	vmov	s14, r2
 8005b78:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005b7c:	4a1a      	ldr	r2, [pc, #104]	; (8005be8 <Gimbal_Task+0x360>)
 8005b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b82:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005b86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b8a:	ee17 3a90 	vmov	r3, s15
 8005b8e:	b21b      	sxth	r3, r3
		if(target_yaw>70){target_yaw=70;}
 8005b90:	2b46      	cmp	r3, #70	; 0x46
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
 8005b92:	8013      	strh	r3, [r2, #0]
		if(target_yaw>70){target_yaw=70;}
 8005b94:	f77f aec7 	ble.w	8005926 <Gimbal_Task+0x9e>
 8005b98:	2346      	movs	r3, #70	; 0x46
 8005b9a:	8013      	strh	r3, [r2, #0]
 8005b9c:	461c      	mov	r4, r3
 8005b9e:	e6cb      	b.n	8005938 <Gimbal_Task+0xb0>
			DBUFF[1] = loadPID.error = 900.0f*2.0 - loadMotorFdb.rpm;
 8005ba0:	f7fa fc80 	bl	80004a4 <__aeabi_i2d>
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	4922      	ldr	r1, [pc, #136]	; (8005c34 <Gimbal_Task+0x3ac>)
 8005baa:	4c0c      	ldr	r4, [pc, #48]	; (8005bdc <Gimbal_Task+0x354>)
 8005bac:	2000      	movs	r0, #0
 8005bae:	f7fa fb2b 	bl	8000208 <__aeabi_dsub>
 8005bb2:	f7fa ffb9 	bl	8000b28 <__aeabi_d2f>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	4807      	ldr	r0, [pc, #28]	; (8005bd8 <Gimbal_Task+0x350>)
 8005bba:	6063      	str	r3, [r4, #4]
 8005bbc:	6283      	str	r3, [r0, #40]	; 0x28
 8005bbe:	e688      	b.n	80058d2 <Gimbal_Task+0x4a>
 8005bc0:	461c      	mov	r4, r3
 8005bc2:	e6b9      	b.n	8005938 <Gimbal_Task+0xb0>
 8005bc4:	f3af 8000 	nop.w
 8005bc8:	05a02d01 	.word	0x05a02d01
 8005bcc:	3fa680b4 	.word	0x3fa680b4
 8005bd0:	20000374 	.word	0x20000374
 8005bd4:	200005b8 	.word	0x200005b8
 8005bd8:	200005ec 	.word	0x200005ec
 8005bdc:	20000404 	.word	0x20000404
 8005be0:	200003f0 	.word	0x200003f0
 8005be4:	3d4ccccd 	.word	0x3d4ccccd
 8005be8:	200005d4 	.word	0x200005d4
 8005bec:	200003a4 	.word	0x200003a4
 8005bf0:	40b00000 	.word	0x40b00000
 8005bf4:	200005ea 	.word	0x200005ea
 8005bf8:	51eb851f 	.word	0x51eb851f
 8005bfc:	404e0000 	.word	0x404e0000
 8005c00:	200005c4 	.word	0x200005c4
 8005c04:	20000484 	.word	0x20000484
 8005c08:	3ca3d70a 	.word	0x3ca3d70a
 8005c0c:	200003f8 	.word	0x200003f8
 8005c10:	200005c8 	.word	0x200005c8
 8005c14:	40020c00 	.word	0x40020c00
 8005c18:	6bca1af3 	.word	0x6bca1af3
 8005c1c:	c528c000 	.word	0xc528c000
 8005c20:	ffff8ad0 	.word	0xffff8ad0
 8005c24:	200003b0 	.word	0x200003b0
 8005c28:	200005b4 	.word	0x200005b4
 8005c2c:	200005b0 	.word	0x200005b0
 8005c30:	20000394 	.word	0x20000394
 8005c34:	409c2000 	.word	0x409c2000
 8005c38:	20000398 	.word	0x20000398
 8005c3c:	2000063c 	.word	0x2000063c

08005c40 <timerTask>:
void timerTask() { //call 500Hz
 8005c40:	b538      	push	{r3, r4, r5, lr}
	driveWheelTask();
 8005c42:	f7ff f939 	bl	8004eb8 <driveWheelTask>
	Gimbal_Task();
 8005c46:	f7ff fe1f 	bl	8005888 <Gimbal_Task>


void fire_Task(){
	if(rc.sw1==1){
 8005c4a:	4a1d      	ldr	r2, [pc, #116]	; (8005cc0 <timerTask+0x80>)
 8005c4c:	7a93      	ldrb	r3, [r2, #10]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d026      	beq.n	8005ca0 <timerTask+0x60>
		}
		else{sw1_cnt++;}
	}
	else{
		sw1_cnt=1220;
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8005c52:	4b1c      	ldr	r3, [pc, #112]	; (8005cc4 <timerTask+0x84>)
		sw1_cnt=1220;
 8005c54:	481c      	ldr	r0, [pc, #112]	; (8005cc8 <timerTask+0x88>)
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8005c56:	6819      	ldr	r1, [r3, #0]
		sw1_cnt=1220;
 8005c58:	f240 43c4 	movw	r3, #1220	; 0x4c4
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8005c5c:	634b      	str	r3, [r1, #52]	; 0x34
		sw1_cnt=1220;
 8005c5e:	8003      	strh	r3, [r0, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 8005c60:	638b      	str	r3, [r1, #56]	; 0x38
	}
}

void fire_task_open(){
	if(rc.key_Shift==1){
 8005c62:	f992 301e 	ldrsb.w	r3, [r2, #30]
		sConfigOC.Pulse = map(60,0,180,500,2500);
 8005c66:	4c19      	ldr	r4, [pc, #100]	; (8005ccc <timerTask+0x8c>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005c68:	4819      	ldr	r0, [pc, #100]	; (8005cd0 <timerTask+0x90>)
	if(rc.key_Shift==1){
 8005c6a:	2b01      	cmp	r3, #1
		sConfigOC.Pulse = map(60,0,180,500,2500);
 8005c6c:	bf0c      	ite	eq
 8005c6e:	f240 458e 	movweq	r5, #1166	; 0x48e
		sConfigOC.Pulse = map(60,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
	}
	else{
		sConfigOC.Pulse = map(145,0,180,500,2500);
 8005c72:	f640 053f 	movwne	r5, #2111	; 0x83f
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005c76:	4621      	mov	r1, r4
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005c78:	2208      	movs	r2, #8
		sConfigOC.Pulse = map(145,0,180,500,2500);
 8005c7a:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005c7c:	f7fc fca2 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005c80:	2108      	movs	r1, #8
 8005c82:	4813      	ldr	r0, [pc, #76]	; (8005cd0 <timerTask+0x90>)
 8005c84:	f7fc fc74 	bl	8002570 <HAL_TIM_PWM_Start>

		sConfigOC.Pulse = map(145,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005c88:	4621      	mov	r1, r4
 8005c8a:	220c      	movs	r2, #12
 8005c8c:	4810      	ldr	r0, [pc, #64]	; (8005cd0 <timerTask+0x90>)
		sConfigOC.Pulse = map(145,0,180,500,2500);
 8005c8e:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005c90:	f7fc fc98 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005c94:	210c      	movs	r1, #12
 8005c96:	480e      	ldr	r0, [pc, #56]	; (8005cd0 <timerTask+0x90>)
}
 8005c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005c9c:	f7fc bc68 	b.w	8002570 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8005ca0:	4809      	ldr	r0, [pc, #36]	; (8005cc8 <timerTask+0x88>)
 8005ca2:	4908      	ldr	r1, [pc, #32]	; (8005cc4 <timerTask+0x84>)
 8005ca4:	8803      	ldrh	r3, [r0, #0]
 8005ca6:	6809      	ldr	r1, [r1, #0]
		if(sw1_cnt>=1450){
 8005ca8:	f240 54a9 	movw	r4, #1449	; 0x5a9
 8005cac:	42a3      	cmp	r3, r4
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8005cae:	634b      	str	r3, [r1, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 8005cb0:	638b      	str	r3, [r1, #56]	; 0x38
			sw1_cnt=1450;
 8005cb2:	bf8c      	ite	hi
 8005cb4:	f240 53aa 	movwhi	r3, #1450	; 0x5aa
		else{sw1_cnt++;}
 8005cb8:	3301      	addls	r3, #1
 8005cba:	8003      	strh	r3, [r0, #0]
 8005cbc:	e7d1      	b.n	8005c62 <timerTask+0x22>
 8005cbe:	bf00      	nop
 8005cc0:	20000374 	.word	0x20000374
 8005cc4:	20000698 	.word	0x20000698
 8005cc8:	20000020 	.word	0x20000020
 8005ccc:	200002a8 	.word	0x200002a8
 8005cd0:	20000758 	.word	0x20000758

08005cd4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005cd4:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == htim6.Instance) {
 8005cd6:	4b69      	ldr	r3, [pc, #420]	; (8005e7c <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d000      	beq.n	8005ce2 <HAL_TIM_PeriodElapsedCallback+0xe>
}
 8005ce0:	bd38      	pop	{r3, r4, r5, pc}
		mpu_get_data();
 8005ce2:	f7fe f84d 	bl	8003d80 <mpu_get_data>
		imu_sensor.ax=imu.ax;
 8005ce6:	4a66      	ldr	r2, [pc, #408]	; (8005e80 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8005ce8:	4b66      	ldr	r3, [pc, #408]	; (8005e84 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8005cea:	f9b2 1000 	ldrsh.w	r1, [r2]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005cee:	4c66      	ldr	r4, [pc, #408]	; (8005e88 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
		imu_sensor.wy=imu.wy;
 8005cf0:	6955      	ldr	r5, [r2, #20]
 8005cf2:	611d      	str	r5, [r3, #16]
		imu_sensor.ax=imu.ax;
 8005cf4:	ee05 1a10 	vmov	s10, r1
		imu_sensor.ay=imu.ay;
 8005cf8:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8005cfc:	ee05 1a90 	vmov	s11, r1
		imu_sensor.az=imu.az;
 8005d00:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 8005d04:	ee06 1a10 	vmov	s12, r1
		imu_sensor.mx=imu.mx;
 8005d08:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 8005d0c:	ee06 1a90 	vmov	s13, r1
		imu_sensor.my=imu.my;
 8005d10:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 8005d14:	ee07 1a10 	vmov	s14, r1
		imu_sensor.mz=imu.mz;
 8005d18:	f9b2 100a 	ldrsh.w	r1, [r2, #10]
 8005d1c:	ee07 1a90 	vmov	s15, r1
		imu_sensor.mx=imu.mx;
 8005d20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		imu_sensor.wx=imu.wx;
 8005d24:	6911      	ldr	r1, [r2, #16]
 8005d26:	60d9      	str	r1, [r3, #12]
		imu_sensor.my=imu.my;
 8005d28:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		imu_sensor.mz=imu.mz;
 8005d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		imu_sensor.ax=imu.ax;
 8005d30:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		imu_sensor.ay=imu.ay;
 8005d34:	eef8 5ae5 	vcvt.f32.s32	s11, s11
		imu_sensor.az=imu.az;
 8005d38:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		imu_sensor.wz=imu.wz;
 8005d3c:	6992      	ldr	r2, [r2, #24]
		imu_sensor.mx=imu.mx;
 8005d3e:	edc3 6a06 	vstr	s13, [r3, #24]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005d42:	4618      	mov	r0, r3
 8005d44:	4621      	mov	r1, r4
		imu_sensor.my=imu.my;
 8005d46:	ed83 7a07 	vstr	s14, [r3, #28]
		imu_sensor.mz=imu.mz;
 8005d4a:	edc3 7a08 	vstr	s15, [r3, #32]
		imu_sensor.ax=imu.ax;
 8005d4e:	ed83 5a00 	vstr	s10, [r3]
		imu_sensor.ay=imu.ay;
 8005d52:	edc3 5a01 	vstr	s11, [r3, #4]
		imu_sensor.az=imu.az;
 8005d56:	ed83 6a02 	vstr	s12, [r3, #8]
		imu_sensor.wz=imu.wz;
 8005d5a:	615a      	str	r2, [r3, #20]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005d5c:	f7fe fc20 	bl	80045a0 <madgwick_ahrs_updateIMU>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8005d60:	4b4a      	ldr	r3, [pc, #296]	; (8005e8c <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8005d62:	edd4 7a01 	vldr	s15, [r4, #4]
 8005d66:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 8005d6a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8005e90 <HAL_TIM_PeriodElapsedCallback+0x1bc>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8005d6e:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 8005d72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d7a:	bfc9      	itett	gt
 8005d7c:	ed9f 7a45 	vldrgt	s14, [pc, #276]	; 8005e94 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8005d80:	4b45      	ldrle	r3, [pc, #276]	; (8005e98 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 8005d82:	4b45      	ldrgt	r3, [pc, #276]	; (8005e98 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8005d84:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 8005d88:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8005e9c <HAL_TIM_PeriodElapsedCallback+0x1c8>
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 8005d8c:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 8005d90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d98:	d505      	bpl.n	8005da6 <HAL_TIM_PeriodElapsedCallback+0xd2>
 8005d9a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005e94 <HAL_TIM_PeriodElapsedCallback+0x1c0>
 8005d9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005da2:	edc3 7a00 	vstr	s15, [r3]
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 8005da6:	4b3e      	ldr	r3, [pc, #248]	; (8005ea0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8005da8:	edd4 7a02 	vldr	s15, [r4, #8]
 8005dac:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8005db0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8005e94 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 8005db4:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8005db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc0:	bfc9      	itett	gt
 8005dc2:	ed9f 7a38 	vldrgt	s14, [pc, #224]	; 8005ea4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 8005dc6:	4b38      	ldrle	r3, [pc, #224]	; (8005ea8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8005dc8:	4b37      	ldrgt	r3, [pc, #220]	; (8005ea8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8005dca:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 8005dce:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8005eac <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8005dd2:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 8005dd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dde:	d505      	bpl.n	8005dec <HAL_TIM_PeriodElapsedCallback+0x118>
 8005de0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005ea4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8005de4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005de8:	edc3 7a00 	vstr	s15, [r3]
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8005dec:	4b30      	ldr	r3, [pc, #192]	; (8005eb0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8005dee:	edd4 7a00 	vldr	s15, [r4]
 8005df2:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8005df6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005e94 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8005dfa:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8005dfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e06:	bfc9      	itett	gt
 8005e08:	ed9f 7a26 	vldrgt	s14, [pc, #152]	; 8005ea4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8005e0c:	4b29      	ldrle	r3, [pc, #164]	; (8005eb4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8005e0e:	4b29      	ldrgt	r3, [pc, #164]	; (8005eb4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8005e10:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 8005e14:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8005eac <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8005e18:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 8005e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e24:	d505      	bpl.n	8005e32 <HAL_TIM_PeriodElapsedCallback+0x15e>
 8005e26:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005ea4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8005e2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e2e:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_tim_task>1){
 8005e32:	4d21      	ldr	r5, [pc, #132]	; (8005eb8 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8005e34:	782b      	ldrb	r3, [r5, #0]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d814      	bhi.n	8005e64 <HAL_TIM_PeriodElapsedCallback+0x190>
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	b2db      	uxtb	r3, r3
		if(cnt_tim>40){
 8005e3e:	4c1f      	ldr	r4, [pc, #124]	; (8005ebc <HAL_TIM_PeriodElapsedCallback+0x1e8>)
		cnt_tim_task++;
 8005e40:	702b      	strb	r3, [r5, #0]
		if(cnt_tim>40){
 8005e42:	7823      	ldrb	r3, [r4, #0]
 8005e44:	2b28      	cmp	r3, #40	; 0x28
 8005e46:	d811      	bhi.n	8005e6c <HAL_TIM_PeriodElapsedCallback+0x198>
 8005e48:	3301      	adds	r3, #1
 8005e4a:	b2db      	uxtb	r3, r3
		RC_time++;
 8005e4c:	4a1c      	ldr	r2, [pc, #112]	; (8005ec0 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
		cnt_tim++;
 8005e4e:	7023      	strb	r3, [r4, #0]
		RC_time++;
 8005e50:	6813      	ldr	r3, [r2, #0]
		if(RC_time>20000){
 8005e52:	f644 6120 	movw	r1, #20000	; 0x4e20
		RC_time++;
 8005e56:	3301      	adds	r3, #1
		if(RC_time>20000){
 8005e58:	428b      	cmp	r3, r1
		RC_time++;
 8005e5a:	6013      	str	r3, [r2, #0]
		if(RC_time>20000){
 8005e5c:	f67f af40 	bls.w	8005ce0 <HAL_TIM_PeriodElapsedCallback+0xc>
			NVIC_SystemReset();
 8005e60:	f7fe fe52 	bl	8004b08 <__NVIC_SystemReset>
		timerTask();
 8005e64:	f7ff feec 	bl	8005c40 <timerTask>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e7e8      	b.n	8005e3e <HAL_TIM_PeriodElapsedCallback+0x16a>
		HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8005e6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e70:	4814      	ldr	r0, [pc, #80]	; (8005ec4 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8005e72:	f7fb fdb5 	bl	80019e0 <HAL_GPIO_TogglePin>
 8005e76:	2301      	movs	r3, #1
 8005e78:	e7e8      	b.n	8005e4c <HAL_TIM_PeriodElapsedCallback+0x178>
 8005e7a:	bf00      	nop
 8005e7c:	200006d8 	.word	0x200006d8
 8005e80:	20000218 	.word	0x20000218
 8005e84:	20000618 	.word	0x20000618
 8005e88:	200003b0 	.word	0x200003b0
 8005e8c:	200003a8 	.word	0x200003a8
 8005e90:	42b40000 	.word	0x42b40000
 8005e94:	43340000 	.word	0x43340000
 8005e98:	200005c4 	.word	0x200005c4
 8005e9c:	c2b40000 	.word	0xc2b40000
 8005ea0:	200005b4 	.word	0x200005b4
 8005ea4:	43b40000 	.word	0x43b40000
 8005ea8:	20000394 	.word	0x20000394
 8005eac:	c3340000 	.word	0xc3340000
 8005eb0:	200003ac 	.word	0x200003ac
 8005eb4:	200003fc 	.word	0x200003fc
 8005eb8:	200003ec 	.word	0x200003ec
 8005ebc:	200005b2 	.word	0x200005b2
 8005ec0:	200003f4 	.word	0x200003f4
 8005ec4:	40021400 	.word	0x40021400

08005ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005ec8:	e7fe      	b.n	8005ec8 <Error_Handler>
 8005eca:	bf00      	nop

08005ecc <mecanum_calculate>:
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005ecc:	edd0 7a01 	vldr	s15, [r0, #4]
 8005ed0:	edd0 6a02 	vldr	s13, [r0, #8]
 8005ed4:	ed90 5a03 	vldr	s10, [r0, #12]
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8005ed8:	edd0 4a05 	vldr	s9, [r0, #20]
 8005edc:	ed9f 6a67 	vldr	s12, [pc, #412]	; 800607c <mecanum_calculate+0x1b0>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005ee0:	ed90 7a04 	vldr	s14, [r0, #16]
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 8005ee4:	ed90 2a00 	vldr	s4, [r0]
 8005ee8:	eddf 1a65 	vldr	s3, [pc, #404]	; 8006080 <mecanum_calculate+0x1b4>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005eec:	ee76 6aa7 	vadd.f32	s13, s13, s15
{
 8005ef0:	b430      	push	{r4, r5}
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005ef2:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8005ef6:	eef0 7a45 	vmov.f32	s15, s10
 8005efa:	eed6 7aa5 	vfnms.f32	s15, s13, s11
{
 8005efe:	b084      	sub	sp, #16
 8005f00:	4604      	mov	r4, r0
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8005f02:	eea6 5aa5 	vfma.f32	s10, s13, s11
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8005f06:	eef4 4ac6 	vcmpe.f32	s9, s12
 8005f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8005f0e:	ee35 3a47 	vsub.f32	s6, s10, s14
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005f12:	ee77 2a87 	vadd.f32	s5, s15, s14
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8005f16:	ee77 3ac7 	vsub.f32	s7, s15, s14
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8005f1a:	ee37 5a05 	vadd.f32	s10, s14, s10
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 8005f1e:	ee81 4a82 	vdiv.f32	s8, s3, s4
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8005f22:	f200 809e 	bhi.w	8006062 <mecanum_calculate+0x196>
 8005f26:	ed80 6a05 	vstr	s12, [r0, #20]
 8005f2a:	eef0 4a46 	vmov.f32	s9, s12
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 8005f2e:	edd4 7a06 	vldr	s15, [r4, #24]
 8005f32:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800607c <mecanum_calculate+0x1b0>
 8005f36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f3e:	f200 8084 	bhi.w	800604a <mecanum_calculate+0x17e>
 8005f42:	ed84 7a06 	vstr	s14, [r4, #24]
 8005f46:	eef0 7a47 	vmov.f32	s15, s14
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 8005f4a:	edd4 5a07 	vldr	s11, [r4, #28]
 8005f4e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006084 <mecanum_calculate+0x1b8>
 8005f52:	eef4 5ac7 	vcmpe.f32	s11, s14
 8005f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f5a:	d866      	bhi.n	800602a <mecanum_calculate+0x15e>
 8005f5c:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8006088 <mecanum_calculate+0x1bc>
 8005f60:	ed84 7a07 	vstr	s14, [r4, #28]
 8005f64:	ee34 7aa7 	vadd.f32	s14, s9, s15

  float wheel_rpm[4];
  float max = 0;

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8005f68:	ee74 6ae7 	vsub.f32	s13, s9, s15
 8005f6c:	eeb0 6a47 	vmov.f32	s12, s14
 8005f70:	eea2 6aa5 	vfma.f32	s12, s5, s11
 8005f74:	eee3 6ae5 	vfms.f32	s13, s7, s11
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8005f78:	eea3 7a65 	vfms.f32	s14, s6, s11
 8005f7c:	ee26 6a04 	vmul.f32	s12, s12, s8
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8005f80:	ee66 6a84 	vmul.f32	s13, s13, s8
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8005f84:	ee77 7ae4 	vsub.f32	s15, s15, s9

  //find max item
  for (uint8_t i = 0; i < 4; i++)
  {
    if (fabs(wheel_rpm[i]) > max)
 8005f88:	eef0 4ac6 	vabs.f32	s9, s12
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8005f8c:	eee5 7a65 	vfms.f32	s15, s10, s11
    if (fabs(wheel_rpm[i]) > max)
 8005f90:	eef0 5ae6 	vabs.f32	s11, s13
 8005f94:	eef4 5ae4 	vcmpe.f32	s11, s9
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8005f98:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa0:	bfb4      	ite	lt
 8005fa2:	eeb0 5a64 	vmovlt.f32	s10, s9
 8005fa6:	eeb0 5a65 	vmovge.f32	s10, s11
    if (fabs(wheel_rpm[i]) > max)
 8005faa:	eef0 5ac7 	vabs.f32	s11, s14
 8005fae:	eef4 5ac5 	vcmpe.f32	s11, s10
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8005fb2:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fba:	bfb8      	it	lt
 8005fbc:	eef0 5a45 	vmovlt.f32	s11, s10
    if (fabs(wheel_rpm[i]) > max)
 8005fc0:	eeb0 5ae7 	vabs.f32	s10, s15
 8005fc4:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8005fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      max = fabs(wheel_rpm[i]);
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 8005fcc:	eddf 4a2f 	vldr	s9, [pc, #188]	; 800608c <mecanum_calculate+0x1c0>
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8005fd0:	edcd 6a01 	vstr	s13, [sp, #4]
 8005fd4:	bfa8      	it	ge
 8005fd6:	eef0 5a45 	vmovge.f32	s11, s10
  if (max > MAX_WHEEL_RPM)
 8005fda:	eef4 5ae4 	vcmpe.f32	s11, s9
 8005fde:	eeb1 6a46 	vneg.f32	s12, s12
 8005fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8005fe6:	ed8d 7a02 	vstr	s14, [sp, #8]
  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 8005fea:	ed8d 6a00 	vstr	s12, [sp]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8005fee:	edcd 7a03 	vstr	s15, [sp, #12]
  if (max > MAX_WHEEL_RPM)
 8005ff2:	dd11      	ble.n	8006018 <mecanum_calculate+0x14c>
  {
    float rate = MAX_WHEEL_RPM / max;
 8005ff4:	ee84 5aa5 	vdiv.f32	s10, s9, s11
    for (uint8_t i = 0; i < 4; i++)
      wheel_rpm[i] *= rate;
 8005ff8:	ee26 6a05 	vmul.f32	s12, s12, s10
 8005ffc:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006000:	ee27 7a05 	vmul.f32	s14, s14, s10
 8006004:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006008:	ed8d 6a00 	vstr	s12, [sp]
 800600c:	edcd 6a01 	vstr	s13, [sp, #4]
 8006010:	ed8d 7a02 	vstr	s14, [sp, #8]
 8006014:	edcd 7a03 	vstr	s15, [sp, #12]
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8006018:	466d      	mov	r5, sp
 800601a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800601c:	6420      	str	r0, [r4, #64]	; 0x40
 800601e:	6461      	str	r1, [r4, #68]	; 0x44
 8006020:	64a2      	str	r2, [r4, #72]	; 0x48
 8006022:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8006024:	b004      	add	sp, #16
 8006026:	bc30      	pop	{r4, r5}
 8006028:	4770      	bx	lr
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 800602a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006090 <mecanum_calculate+0x1c4>
 800602e:	eef4 5ac7 	vcmpe.f32	s11, s14
 8006032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006036:	bfb3      	iteet	lt
 8006038:	ed9f 7a16 	vldrlt	s14, [pc, #88]	; 8006094 <mecanum_calculate+0x1c8>
 800603c:	eddf 5a16 	vldrge	s11, [pc, #88]	; 8006098 <mecanum_calculate+0x1cc>
 8006040:	ed84 7a07 	vstrge	s14, [r4, #28]
 8006044:	ee65 5a87 	vmullt.f32	s11, s11, s14
 8006048:	e78c      	b.n	8005f64 <mecanum_calculate+0x98>
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 800604a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800609c <mecanum_calculate+0x1d0>
 800604e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006056:	bfa4      	itt	ge
 8006058:	eef0 7a47 	vmovge.f32	s15, s14
 800605c:	ed84 7a06 	vstrge	s14, [r4, #24]
 8006060:	e773      	b.n	8005f4a <mecanum_calculate+0x7e>
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8006062:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800609c <mecanum_calculate+0x1d0>
 8006066:	eef4 4ae7 	vcmpe.f32	s9, s15
 800606a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800606e:	bfa4      	itt	ge
 8006070:	eef0 4a67 	vmovge.f32	s9, s15
 8006074:	edc0 7a05 	vstrge	s15, [r0, #20]
 8006078:	e759      	b.n	8005f2e <mecanum_calculate+0x62>
 800607a:	bf00      	nop
 800607c:	c4ce4000 	.word	0xc4ce4000
 8006080:	448e8000 	.word	0x448e8000
 8006084:	c3160000 	.word	0xc3160000
 8006088:	c0278a0e 	.word	0xc0278a0e
 800608c:	4584d000 	.word	0x4584d000
 8006090:	43160000 	.word	0x43160000
 8006094:	3c8ef783 	.word	0x3c8ef783
 8006098:	40278a0e 	.word	0x40278a0e
 800609c:	44ce4000 	.word	0x44ce4000

080060a0 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 80060a0:	b530      	push	{r4, r5, lr}
	header.IDE = CAN_ID_STD;
	header.DLC = 8;
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
		if (CaseMotor_MaxSpeed < u[i]) {
 80060a2:	f9b0 3000 	ldrsh.w	r3, [r0]
void driveWheel(int16_t *u) {
 80060a6:	b08b      	sub	sp, #44	; 0x2c
	uint8_t TxData[8] = { 0 };
 80060a8:	2200      	movs	r2, #0
	header.StdId = 0x200;
 80060aa:	f44f 7400 	mov.w	r4, #512	; 0x200
	header.DLC = 8;
 80060ae:	2108      	movs	r1, #8
		if (CaseMotor_MaxSpeed < u[i]) {
 80060b0:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
	header.RTR = CAN_RTR_DATA;
 80060b4:	9207      	str	r2, [sp, #28]
	header.IDE = CAN_ID_STD;
 80060b6:	9206      	str	r2, [sp, #24]
	header.StdId = 0x200;
 80060b8:	9404      	str	r4, [sp, #16]
	header.DLC = 8;
 80060ba:	9108      	str	r1, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 80060bc:	dc08      	bgt.n	80060d0 <driveWheel+0x30>
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 80060be:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 80060c2:	da67      	bge.n	8006194 <driveWheel+0xf4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 80060c4:	f24e 2301 	movw	r3, #57857	; 0xe201
 80060c8:	8003      	strh	r3, [r0, #0]
 80060ca:	2201      	movs	r2, #1
 80060cc:	21e2      	movs	r1, #226	; 0xe2
 80060ce:	e004      	b.n	80060da <driveWheel+0x3a>
			u[i] = CaseMotor_MaxSpeed - 1;
 80060d0:	f641 53ff 	movw	r3, #7679	; 0x1dff
 80060d4:	8003      	strh	r3, [r0, #0]
 80060d6:	22ff      	movs	r2, #255	; 0xff
 80060d8:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 80060da:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
		}
		TxData[i * 2] = u[i] >> 8;
 80060de:	f88d 1008 	strb.w	r1, [sp, #8]
		if (CaseMotor_MaxSpeed < u[i]) {
 80060e2:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80060e6:	f88d 2009 	strb.w	r2, [sp, #9]
		if (CaseMotor_MaxSpeed < u[i]) {
 80060ea:	dc08      	bgt.n	80060fe <driveWheel+0x5e>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 80060ec:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 80060f0:	da4c      	bge.n	800618c <driveWheel+0xec>
			u[i] = -CaseMotor_MaxSpeed + 1;
 80060f2:	f24e 2301 	movw	r3, #57857	; 0xe201
 80060f6:	8043      	strh	r3, [r0, #2]
 80060f8:	2201      	movs	r2, #1
 80060fa:	21e2      	movs	r1, #226	; 0xe2
 80060fc:	e004      	b.n	8006108 <driveWheel+0x68>
			u[i] = CaseMotor_MaxSpeed - 1;
 80060fe:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006102:	8043      	strh	r3, [r0, #2]
 8006104:	22ff      	movs	r2, #255	; 0xff
 8006106:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8006108:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 800610c:	f88d 100a 	strb.w	r1, [sp, #10]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006110:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006114:	f88d 200b 	strb.w	r2, [sp, #11]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006118:	dc08      	bgt.n	800612c <driveWheel+0x8c>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800611a:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 800611e:	da31      	bge.n	8006184 <driveWheel+0xe4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006120:	f24e 2301 	movw	r3, #57857	; 0xe201
 8006124:	8083      	strh	r3, [r0, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	21e2      	movs	r1, #226	; 0xe2
 800612a:	e004      	b.n	8006136 <driveWheel+0x96>
			u[i] = CaseMotor_MaxSpeed - 1;
 800612c:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006130:	8083      	strh	r3, [r0, #4]
 8006132:	22ff      	movs	r2, #255	; 0xff
 8006134:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8006136:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2] = u[i] >> 8;
 800613a:	f88d 100c 	strb.w	r1, [sp, #12]
		if (CaseMotor_MaxSpeed < u[i]) {
 800613e:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006142:	f88d 200d 	strb.w	r2, [sp, #13]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006146:	dd10      	ble.n	800616a <driveWheel+0xca>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006148:	f641 53ff 	movw	r3, #7679	; 0x1dff
 800614c:	80c3      	strh	r3, [r0, #6]
 800614e:	24ff      	movs	r4, #255	; 0xff
 8006150:	251d      	movs	r5, #29
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8006152:	aa02      	add	r2, sp, #8
 8006154:	ab01      	add	r3, sp, #4
 8006156:	a904      	add	r1, sp, #16
 8006158:	4810      	ldr	r0, [pc, #64]	; (800619c <driveWheel+0xfc>)
		TxData[i * 2] = u[i] >> 8;
 800615a:	f88d 500e 	strb.w	r5, [sp, #14]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800615e:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8006162:	f7fb f849 	bl	80011f8 <HAL_CAN_AddTxMessage>

}
 8006166:	b00b      	add	sp, #44	; 0x2c
 8006168:	bd30      	pop	{r4, r5, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800616a:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 800616e:	da05      	bge.n	800617c <driveWheel+0xdc>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006170:	f24e 2301 	movw	r3, #57857	; 0xe201
 8006174:	80c3      	strh	r3, [r0, #6]
 8006176:	2401      	movs	r4, #1
 8006178:	25e2      	movs	r5, #226	; 0xe2
 800617a:	e7ea      	b.n	8006152 <driveWheel+0xb2>
 800617c:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8006180:	b2dc      	uxtb	r4, r3
 8006182:	e7e6      	b.n	8006152 <driveWheel+0xb2>
 8006184:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8006188:	b2da      	uxtb	r2, r3
 800618a:	e7d4      	b.n	8006136 <driveWheel+0x96>
 800618c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8006190:	b2da      	uxtb	r2, r3
 8006192:	e7b9      	b.n	8006108 <driveWheel+0x68>
 8006194:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8006198:	b2da      	uxtb	r2, r3
 800619a:	e79e      	b.n	80060da <driveWheel+0x3a>
 800619c:	20000324 	.word	0x20000324

080061a0 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 80061a0:	b5f0      	push	{r4, r5, r6, r7, lr}
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
			u[i] = -CaseMotor_MaxSpeed + 1;
		}
		}
		TxData[i * 2] = u[i] >> 8;
 80061a2:	f9b0 3000 	ldrsh.w	r3, [r0]
 80061a6:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
		if (CaseMotor_MaxSpeed < u[i]) {
 80061aa:	f9b0 4004 	ldrsh.w	r4, [r0, #4]
void driveGimbalMotors(int16_t *u) {
 80061ae:	b08b      	sub	sp, #44	; 0x2c
	header.StdId = 0x1ff;
 80061b0:	f240 11ff 	movw	r1, #511	; 0x1ff
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80061b4:	f88d 3009 	strb.w	r3, [sp, #9]
		TxData[i * 2] = u[i] >> 8;
 80061b8:	121b      	asrs	r3, r3, #8
 80061ba:	1215      	asrs	r5, r2, #8
 80061bc:	f88d 3008 	strb.w	r3, [sp, #8]
	header.IDE = CAN_ID_STD;
 80061c0:	2600      	movs	r6, #0
	header.DLC = 8;
 80061c2:	2308      	movs	r3, #8
	header.IDE = CAN_ID_STD;
 80061c4:	2700      	movs	r7, #0
		if (CaseMotor_MaxSpeed < u[i]) {
 80061c6:	f5b4 5ff0 	cmp.w	r4, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80061ca:	f88d 200b 	strb.w	r2, [sp, #11]
		TxData[i * 2] = u[i] >> 8;
 80061ce:	f88d 500a 	strb.w	r5, [sp, #10]
	header.StdId = 0x1ff;
 80061d2:	9104      	str	r1, [sp, #16]
	header.IDE = CAN_ID_STD;
 80061d4:	e9cd 6706 	strd	r6, r7, [sp, #24]
	header.DLC = 8;
 80061d8:	9308      	str	r3, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 80061da:	dd16      	ble.n	800620a <driveGimbalMotors+0x6a>
			u[i] = CaseMotor_MaxSpeed - 1;
 80061dc:	f641 54ff 	movw	r4, #7679	; 0x1dff
 80061e0:	8084      	strh	r4, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 80061e2:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80061e6:	f88d 300f 	strb.w	r3, [sp, #15]
		TxData[i * 2] = u[i] >> 8;
 80061ea:	1219      	asrs	r1, r3, #8
 80061ec:	f88d 100e 	strb.w	r1, [sp, #14]
 80061f0:	1225      	asrs	r5, r4, #8
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 80061f2:	ab01      	add	r3, sp, #4
 80061f4:	aa02      	add	r2, sp, #8
 80061f6:	a904      	add	r1, sp, #16
 80061f8:	4808      	ldr	r0, [pc, #32]	; (800621c <driveGimbalMotors+0x7c>)
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80061fa:	f88d 400d 	strb.w	r4, [sp, #13]
		TxData[i * 2] = u[i] >> 8;
 80061fe:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8006202:	f7fa fff9 	bl	80011f8 <HAL_CAN_AddTxMessage>
}
 8006206:	b00b      	add	sp, #44	; 0x2c
 8006208:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800620a:	f514 5ff0 	cmn.w	r4, #7680	; 0x1e00
 800620e:	dae8      	bge.n	80061e2 <driveGimbalMotors+0x42>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006210:	f24e 2401 	movw	r4, #57857	; 0xe201
 8006214:	8084      	strh	r4, [r0, #4]
 8006216:	b224      	sxth	r4, r4
 8006218:	e7e3      	b.n	80061e2 <driveGimbalMotors+0x42>
 800621a:	bf00      	nop
 800621c:	2000034c 	.word	0x2000034c

08006220 <pidExecute>:
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
	float u = 0;
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006220:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28
 8006224:	edd0 7a02 	vldr	s15, [r0, #8]
 8006228:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80062d8 <pidExecute+0xb8>
 800622c:	ed90 7a07 	vldr	s14, [r0, #28]
 8006230:	edd0 4a00 	vldr	s9, [r0]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006234:	edd0 6a05 	vldr	s13, [r0, #20]
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006238:	ee66 7a27 	vmul.f32	s15, s12, s15
 800623c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006240:	eea4 7aa7 	vfma.f32	s14, s9, s15
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006244:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 800624c:	ed80 7a07 	vstr	s14, [r0, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006250:	dc06      	bgt.n	8006260 <pidExecute+0x40>
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 8006252:	eef1 6a66 	vneg.f32	s13, s13
 8006256:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800625a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800625e:	d538      	bpl.n	80062d2 <pidExecute+0xb2>
 8006260:	edc0 6a07 	vstr	s13, [r0, #28]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8006264:	ed9f 3a1d 	vldr	s6, [pc, #116]	; 80062dc <pidExecute+0xbc>
 8006268:	ed90 7a03 	vldr	s14, [r0, #12]
 800626c:	edd0 5a08 	vldr	s11, [r0, #32]
 8006270:	ed90 5a06 	vldr	s10, [r0, #24]
 8006274:	edd0 3a09 	vldr	s7, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8006278:	ed90 4a01 	vldr	s8, [r0, #4]
	if (pid->outLimit < u) u = pid->outLimit;
 800627c:	ed90 0a04 	vldr	s0, [r0, #16]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8006280:	eec3 7a24 	vdiv.f32	s15, s6, s9
 8006284:	ee76 5a65 	vsub.f32	s11, s12, s11
 8006288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800628c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006290:	ee37 7a45 	vsub.f32	s14, s14, s10
 8006294:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800629c:	eee3 7a85 	vfma.f32	s15, s7, s10
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80062a0:	eeb0 7a67 	vmov.f32	s14, s15
 80062a4:	eea6 7a04 	vfma.f32	s14, s12, s8
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 80062a8:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80062ac:	ee77 6a26 	vadd.f32	s13, s14, s13
	if (pid->outLimit < u) u = pid->outLimit;
 80062b0:	eeb4 0ae6 	vcmpe.f32	s0, s13
 80062b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062b8:	d408      	bmi.n	80062cc <pidExecute+0xac>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 80062ba:	eeb1 0a40 	vneg.f32	s0, s0
 80062be:	eeb4 0ae6 	vcmpe.f32	s0, s13
 80062c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c6:	bfb8      	it	lt
 80062c8:	eeb0 0a66 	vmovlt.f32	s0, s13
	pid->lastError = pid->error;
 80062cc:	ed80 6a08 	vstr	s12, [r0, #32]
	return u;
}
 80062d0:	4770      	bx	lr
 80062d2:	eef0 6a47 	vmov.f32	s13, s14
 80062d6:	e7c5      	b.n	8006264 <pidExecute+0x44>
 80062d8:	3a83126f 	.word	0x3a83126f
 80062dc:	447a0000 	.word	0x447a0000

080062e0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80062e0:	b538      	push	{r3, r4, r5, lr}

  hspi5.Instance = SPI5;
 80062e2:	4b0f      	ldr	r3, [pc, #60]	; (8006320 <MX_SPI5_Init+0x40>)
 80062e4:	4a0f      	ldr	r2, [pc, #60]	; (8006324 <MX_SPI5_Init+0x44>)
 80062e6:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80062e8:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80062ec:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80062f0:	2430      	movs	r4, #48	; 0x30
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 80062f2:	210a      	movs	r1, #10
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80062f4:	605a      	str	r2, [r3, #4]
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80062f6:	4618      	mov	r0, r3
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80062f8:	2200      	movs	r2, #0
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80062fa:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi5.Init.CRCPolynomial = 10;
 80062fe:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8006300:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006304:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8006308:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800630c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800630e:	f7fb fe19 	bl	8001f44 <HAL_SPI_Init>
 8006312:	b900      	cbnz	r0, 8006316 <MX_SPI5_Init+0x36>
  {
    Error_Handler();
  }

}
 8006314:	bd38      	pop	{r3, r4, r5, pc}
 8006316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800631a:	f7ff bdd5 	b.w	8005ec8 <Error_Handler>
 800631e:	bf00      	nop
 8006320:	20000640 	.word	0x20000640
 8006324:	40015000 	.word	0x40015000

08006328 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006328:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI5)
 800632a:	6801      	ldr	r1, [r0, #0]
 800632c:	4a18      	ldr	r2, [pc, #96]	; (8006390 <HAL_SPI_MspInit+0x68>)
{
 800632e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006330:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI5)
 8006332:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006334:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8006338:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800633c:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI5)
 800633e:	d001      	beq.n	8006344 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8006340:	b008      	add	sp, #32
 8006342:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI5_CLK_ENABLE();
 8006344:	f502 4268 	add.w	r2, r2, #59392	; 0xe800
 8006348:	9301      	str	r3, [sp, #4]
 800634a:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800634c:	4811      	ldr	r0, [pc, #68]	; (8006394 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 800634e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006352:	6451      	str	r1, [r2, #68]	; 0x44
 8006354:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006356:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 800635a:	9101      	str	r1, [sp, #4]
 800635c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006362:	f043 0320 	orr.w	r3, r3, #32
 8006366:	6313      	str	r3, [r2, #48]	; 0x30
 8006368:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006370:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006372:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006374:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8006376:	f44f 7560 	mov.w	r5, #896	; 0x380
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800637c:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006382:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006386:	f7fb f9e3 	bl	8001750 <HAL_GPIO_Init>
}
 800638a:	b008      	add	sp, #32
 800638c:	bd70      	pop	{r4, r5, r6, pc}
 800638e:	bf00      	nop
 8006390:	40015000 	.word	0x40015000
 8006394:	40021400 	.word	0x40021400

08006398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006398:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800639a:	4b0c      	ldr	r3, [pc, #48]	; (80063cc <HAL_MspInit+0x34>)
 800639c:	2100      	movs	r1, #0
 800639e:	9100      	str	r1, [sp, #0]
 80063a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063a6:	645a      	str	r2, [r3, #68]	; 0x44
 80063a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063aa:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80063ae:	9200      	str	r2, [sp, #0]
 80063b0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80063b2:	9101      	str	r1, [sp, #4]
 80063b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80063ba:	641a      	str	r2, [r3, #64]	; 0x40
 80063bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063c2:	9301      	str	r3, [sp, #4]
 80063c4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063c6:	b002      	add	sp, #8
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	40023800 	.word	0x40023800

080063d0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop

080063d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80063d4:	e7fe      	b.n	80063d4 <HardFault_Handler>
 80063d6:	bf00      	nop

080063d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80063d8:	e7fe      	b.n	80063d8 <MemManage_Handler>
 80063da:	bf00      	nop

080063dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80063dc:	e7fe      	b.n	80063dc <BusFault_Handler>
 80063de:	bf00      	nop

080063e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80063e0:	e7fe      	b.n	80063e0 <UsageFault_Handler>
 80063e2:	bf00      	nop

080063e4 <SVC_Handler>:
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop

080063e8 <DebugMon_Handler>:
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <PendSV_Handler>:
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop

080063f0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80063f0:	f7fa bda8 	b.w	8000f44 <HAL_IncTick>

080063f4 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80063f4:	4801      	ldr	r0, [pc, #4]	; (80063fc <CAN1_RX0_IRQHandler+0x8>)
 80063f6:	f7fb b801 	b.w	80013fc <HAL_CAN_IRQHandler>
 80063fa:	bf00      	nop
 80063fc:	2000034c 	.word	0x2000034c

08006400 <CAN1_RX1_IRQHandler>:
 8006400:	4801      	ldr	r0, [pc, #4]	; (8006408 <CAN1_RX1_IRQHandler+0x8>)
 8006402:	f7fa bffb 	b.w	80013fc <HAL_CAN_IRQHandler>
 8006406:	bf00      	nop
 8006408:	2000034c 	.word	0x2000034c

0800640c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800640c:	4801      	ldr	r0, [pc, #4]	; (8006414 <USART1_IRQHandler+0x8>)
 800640e:	f7fc bd5b 	b.w	8002ec8 <HAL_UART_IRQHandler>
 8006412:	bf00      	nop
 8006414:	20000818 	.word	0x20000818

08006418 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006418:	4801      	ldr	r0, [pc, #4]	; (8006420 <TIM6_DAC_IRQHandler+0x8>)
 800641a:	f7fc b9e5 	b.w	80027e8 <HAL_TIM_IRQHandler>
 800641e:	bf00      	nop
 8006420:	200006d8 	.word	0x200006d8

08006424 <CAN2_RX0_IRQHandler>:
void CAN2_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8006424:	4801      	ldr	r0, [pc, #4]	; (800642c <CAN2_RX0_IRQHandler+0x8>)
 8006426:	f7fa bfe9 	b.w	80013fc <HAL_CAN_IRQHandler>
 800642a:	bf00      	nop
 800642c:	20000324 	.word	0x20000324

08006430 <CAN2_RX1_IRQHandler>:
 8006430:	4801      	ldr	r0, [pc, #4]	; (8006438 <CAN2_RX1_IRQHandler+0x8>)
 8006432:	f7fa bfe3 	b.w	80013fc <HAL_CAN_IRQHandler>
 8006436:	bf00      	nop
 8006438:	20000324 	.word	0x20000324

0800643c <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800643c:	4801      	ldr	r0, [pc, #4]	; (8006444 <USART6_IRQHandler+0x8>)
 800643e:	f7fc bd43 	b.w	8002ec8 <HAL_UART_IRQHandler>
 8006442:	bf00      	nop
 8006444:	20000898 	.word	0x20000898

08006448 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8006448:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800644a:	1e16      	subs	r6, r2, #0
 800644c:	dd07      	ble.n	800645e <_read+0x16>
 800644e:	460c      	mov	r4, r1
 8006450:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006452:	f3af 8000 	nop.w
 8006456:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800645a:	42a5      	cmp	r5, r4
 800645c:	d1f9      	bne.n	8006452 <_read+0xa>
	}

return len;
}
 800645e:	4630      	mov	r0, r6
 8006460:	bd70      	pop	{r4, r5, r6, pc}
 8006462:	bf00      	nop

08006464 <_write>:

int _write(int file, char *ptr, int len)
{
 8006464:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006466:	1e16      	subs	r6, r2, #0
 8006468:	dd07      	ble.n	800647a <_write+0x16>
 800646a:	460c      	mov	r4, r1
 800646c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800646e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006472:	f7fe fb5b 	bl	8004b2c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006476:	42ac      	cmp	r4, r5
 8006478:	d1f9      	bne.n	800646e <_write+0xa>
	}
	return len;
}
 800647a:	4630      	mov	r0, r6
 800647c:	bd70      	pop	{r4, r5, r6, pc}
 800647e:	bf00      	nop

08006480 <_close>:


int _close(int file)
{
	return -1;
}
 8006480:	f04f 30ff 	mov.w	r0, #4294967295
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop

08006488 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800648c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800648e:	2000      	movs	r0, #0
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop

08006494 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006494:	2001      	movs	r0, #1
 8006496:	4770      	bx	lr

08006498 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006498:	2000      	movs	r0, #0
 800649a:	4770      	bx	lr

0800649c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800649c:	4a0c      	ldr	r2, [pc, #48]	; (80064d0 <_sbrk+0x34>)
{
 800649e:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80064a0:	6813      	ldr	r3, [r2, #0]
 80064a2:	b133      	cbz	r3, 80064b2 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80064a4:	4418      	add	r0, r3
 80064a6:	4669      	mov	r1, sp
 80064a8:	4288      	cmp	r0, r1
 80064aa:	d808      	bhi.n	80064be <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80064ac:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80064b2:	4b08      	ldr	r3, [pc, #32]	; (80064d4 <_sbrk+0x38>)
 80064b4:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80064b6:	4418      	add	r0, r3
 80064b8:	4669      	mov	r1, sp
 80064ba:	4288      	cmp	r0, r1
 80064bc:	d9f6      	bls.n	80064ac <_sbrk+0x10>
		errno = ENOMEM;
 80064be:	f000 fdc5 	bl	800704c <__errno>
 80064c2:	230c      	movs	r3, #12
 80064c4:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80064c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	bd08      	pop	{r3, pc}
 80064ce:	bf00      	nop
 80064d0:	20000284 	.word	0x20000284
 80064d4:	200008e0 	.word	0x200008e0

080064d8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80064d8:	4910      	ldr	r1, [pc, #64]	; (800651c <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80064da:	4b11      	ldr	r3, [pc, #68]	; (8006520 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80064dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80064e0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80064e4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80064e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 80064ea:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80064ec:	4c0d      	ldr	r4, [pc, #52]	; (8006524 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 80064ee:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80064f0:	f042 0201 	orr.w	r2, r2, #1
 80064f4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80064f6:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80064fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006502:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8006504:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006506:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006508:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800650c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006510:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8006512:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006514:	608c      	str	r4, [r1, #8]
#endif
}
 8006516:	f85d 4b04 	ldr.w	r4, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	e000ed00 	.word	0xe000ed00
 8006520:	40023800 	.word	0x40023800
 8006524:	24003010 	.word	0x24003010

08006528 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006528:	b570      	push	{r4, r5, r6, lr}

  htim1.Instance = TIM1;
 800652a:	4c6d      	ldr	r4, [pc, #436]	; (80066e0 <MX_TIM1_Init+0x1b8>)
 800652c:	4b6d      	ldr	r3, [pc, #436]	; (80066e4 <MX_TIM1_Init+0x1bc>)
 800652e:	6023      	str	r3, [r4, #0]
{
 8006530:	b08a      	sub	sp, #40	; 0x28
  htim1.Init.Prescaler = 167;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006532:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 167;
 8006534:	21a7      	movs	r1, #167	; 0xa7
  htim1.Init.Period = 20000-1;
 8006536:	f644 621f 	movw	r2, #19999	; 0x4e1f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800653a:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 167;
 800653c:	6061      	str	r1, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800653e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8006542:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006546:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006548:	f7fb ff8e 	bl	8002468 <HAL_TIM_PWM_Init>
 800654c:	2800      	cmp	r0, #0
 800654e:	d151      	bne.n	80065f4 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006550:	4b65      	ldr	r3, [pc, #404]	; (80066e8 <MX_TIM1_Init+0x1c0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006552:	4863      	ldr	r0, [pc, #396]	; (80066e0 <MX_TIM1_Init+0x1b8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006554:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006556:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006558:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800655c:	f7fc f9ee 	bl	800293c <HAL_TIMEx_MasterConfigSynchronization>
 8006560:	2800      	cmp	r0, #0
 8006562:	d144      	bne.n	80065ee <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006564:	4b61      	ldr	r3, [pc, #388]	; (80066ec <MX_TIM1_Init+0x1c4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006566:	485e      	ldr	r0, [pc, #376]	; (80066e0 <MX_TIM1_Init+0x1b8>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006568:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800656a:	2160      	movs	r1, #96	; 0x60
  sConfigOC.Pulse = 1000;
 800656c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006570:	6019      	str	r1, [r3, #0]
  sConfigOC.Pulse = 1000;
 8006572:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006574:	4619      	mov	r1, r3
 8006576:	462a      	mov	r2, r5
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006578:	e9c3 5502 	strd	r5, r5, [r3, #8]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800657c:	e9c3 5504 	strd	r5, r5, [r3, #16]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006580:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006582:	f7fc f81f 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006586:	bb78      	cbnz	r0, 80065e8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006588:	220c      	movs	r2, #12
 800658a:	4958      	ldr	r1, [pc, #352]	; (80066ec <MX_TIM1_Init+0x1c4>)
 800658c:	4854      	ldr	r0, [pc, #336]	; (80066e0 <MX_TIM1_Init+0x1b8>)
 800658e:	f7fc f819 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006592:	bb30      	cbnz	r0, 80065e2 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006594:	4b56      	ldr	r3, [pc, #344]	; (80066f0 <MX_TIM1_Init+0x1c8>)
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006596:	4852      	ldr	r0, [pc, #328]	; (80066e0 <MX_TIM1_Init+0x1b8>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006598:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800659a:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800659e:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80065a0:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80065a2:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 80065a6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80065aa:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80065ac:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80065ae:	f7fc f9e7 	bl	8002980 <HAL_TIMEx_ConfigBreakDeadTime>
 80065b2:	b108      	cbz	r0, 80065b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80065b4:	f7ff fc88 	bl	8005ec8 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 80065b8:	6823      	ldr	r3, [r4, #0]
 80065ba:	4a4a      	ldr	r2, [pc, #296]	; (80066e4 <MX_TIM1_Init+0x1bc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065bc:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80065be:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065c0:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80065c4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80065c8:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 80065ca:	d02d      	beq.n	8006628 <MX_TIM1_Init+0x100>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 80065cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d0:	d057      	beq.n	8006682 <MX_TIM1_Init+0x15a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 80065d2:	4a48      	ldr	r2, [pc, #288]	; (80066f4 <MX_TIM1_Init+0x1cc>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d06c      	beq.n	80066b2 <MX_TIM1_Init+0x18a>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 80065d8:	4a47      	ldr	r2, [pc, #284]	; (80066f8 <MX_TIM1_Init+0x1d0>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d00d      	beq.n	80065fa <MX_TIM1_Init+0xd2>
}
 80065de:	b00a      	add	sp, #40	; 0x28
 80065e0:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80065e2:	f7ff fc71 	bl	8005ec8 <Error_Handler>
 80065e6:	e7d5      	b.n	8006594 <MX_TIM1_Init+0x6c>
    Error_Handler();
 80065e8:	f7ff fc6e 	bl	8005ec8 <Error_Handler>
 80065ec:	e7cc      	b.n	8006588 <MX_TIM1_Init+0x60>
    Error_Handler();
 80065ee:	f7ff fc6b 	bl	8005ec8 <Error_Handler>
 80065f2:	e7b7      	b.n	8006564 <MX_TIM1_Init+0x3c>
    Error_Handler();
 80065f4:	f7ff fc68 	bl	8005ec8 <Error_Handler>
 80065f8:	e7aa      	b.n	8006550 <MX_TIM1_Init+0x28>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80065fa:	4b40      	ldr	r3, [pc, #256]	; (80066fc <MX_TIM1_Init+0x1d4>)
 80065fc:	9404      	str	r4, [sp, #16]
 80065fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006600:	483f      	ldr	r0, [pc, #252]	; (8006700 <MX_TIM1_Init+0x1d8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006602:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006606:	631a      	str	r2, [r3, #48]	; 0x30
 8006608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800660e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006610:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006612:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006614:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006616:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006618:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800661a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800661c:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006620:	f7fb f896 	bl	8001750 <HAL_GPIO_Init>
}
 8006624:	b00a      	add	sp, #40	; 0x28
 8006626:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006628:	4b34      	ldr	r3, [pc, #208]	; (80066fc <MX_TIM1_Init+0x1d4>)
 800662a:	9400      	str	r4, [sp, #0]
 800662c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800662e:	4835      	ldr	r0, [pc, #212]	; (8006704 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	631a      	str	r2, [r3, #48]	; 0x30
 8006636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006638:	f002 0201 	and.w	r2, r2, #1
 800663c:	9200      	str	r2, [sp, #0]
 800663e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006640:	9401      	str	r4, [sp, #4]
 8006642:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006644:	f042 0210 	orr.w	r2, r2, #16
 8006648:	631a      	str	r2, [r3, #48]	; 0x30
 800664a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664c:	f003 0310 	and.w	r3, r3, #16
 8006650:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006652:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006654:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006658:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800665a:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800665c:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800665e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006660:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006664:	f7fb f874 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006668:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 800666c:	a905      	add	r1, sp, #20
 800666e:	4826      	ldr	r0, [pc, #152]	; (8006708 <MX_TIM1_Init+0x1e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006670:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006672:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006674:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006678:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 800667a:	f7fb f869 	bl	8001750 <HAL_GPIO_Init>
}
 800667e:	b00a      	add	sp, #40	; 0x28
 8006680:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006682:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006686:	9402      	str	r4, [sp, #8]
 8006688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800668a:	481e      	ldr	r0, [pc, #120]	; (8006704 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800668c:	f042 0201 	orr.w	r2, r2, #1
 8006690:	631a      	str	r2, [r3, #48]	; 0x30
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800669a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800669c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800669e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80066a0:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066a2:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80066a4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066a6:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066aa:	f7fb f851 	bl	8001750 <HAL_GPIO_Init>
}
 80066ae:	b00a      	add	sp, #40	; 0x28
 80066b0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80066b2:	4b12      	ldr	r3, [pc, #72]	; (80066fc <MX_TIM1_Init+0x1d4>)
 80066b4:	9403      	str	r4, [sp, #12]
 80066b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80066b8:	4814      	ldr	r0, [pc, #80]	; (800670c <MX_TIM1_Init+0x1e4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80066ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066be:	631a      	str	r2, [r3, #48]	; 0x30
 80066c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066c8:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80066ca:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80066cc:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 80066ce:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80066d0:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80066d2:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066d4:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80066d8:	f7fb f83a 	bl	8001750 <HAL_GPIO_Init>
}
 80066dc:	b00a      	add	sp, #40	; 0x28
 80066de:	bd70      	pop	{r4, r5, r6, pc}
 80066e0:	20000718 	.word	0x20000718
 80066e4:	40010000 	.word	0x40010000
 80066e8:	200002c4 	.word	0x200002c4
 80066ec:	200002a8 	.word	0x200002a8
 80066f0:	20000288 	.word	0x20000288
 80066f4:	40010400 	.word	0x40010400
 80066f8:	40001800 	.word	0x40001800
 80066fc:	40023800 	.word	0x40023800
 8006700:	40021c00 	.word	0x40021c00
 8006704:	40020000 	.word	0x40020000
 8006708:	40021000 	.word	0x40021000
 800670c:	40022000 	.word	0x40022000

08006710 <MX_TIM2_Init>:
{
 8006710:	b570      	push	{r4, r5, r6, lr}
  htim2.Instance = TIM2;
 8006712:	4c6a      	ldr	r4, [pc, #424]	; (80068bc <MX_TIM2_Init+0x1ac>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006714:	2300      	movs	r3, #0
{
 8006716:	b08a      	sub	sp, #40	; 0x28
  htim2.Instance = TIM2;
 8006718:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 84;
 800671c:	2154      	movs	r1, #84	; 0x54
  htim2.Init.Period = 20000-1;
 800671e:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006722:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 84;
 8006724:	e9c4 5100 	strd	r5, r1, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006728:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800672c:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800672e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006730:	f7fb fe9a 	bl	8002468 <HAL_TIM_PWM_Init>
 8006734:	2800      	cmp	r0, #0
 8006736:	d14b      	bne.n	80067d0 <MX_TIM2_Init+0xc0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006738:	4b61      	ldr	r3, [pc, #388]	; (80068c0 <MX_TIM2_Init+0x1b0>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800673a:	4860      	ldr	r0, [pc, #384]	; (80068bc <MX_TIM2_Init+0x1ac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800673c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800673e:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006740:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006744:	f7fc f8fa 	bl	800293c <HAL_TIMEx_MasterConfigSynchronization>
 8006748:	2800      	cmp	r0, #0
 800674a:	d13e      	bne.n	80067ca <MX_TIM2_Init+0xba>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800674c:	4b5d      	ldr	r3, [pc, #372]	; (80068c4 <MX_TIM2_Init+0x1b4>)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800674e:	485b      	ldr	r0, [pc, #364]	; (80068bc <MX_TIM2_Init+0x1ac>)
  sConfigOC.Pulse = 0;
 8006750:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006752:	2260      	movs	r2, #96	; 0x60
 8006754:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006756:	4619      	mov	r1, r3
 8006758:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800675a:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800675e:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006760:	f7fb ff30 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006764:	bb70      	cbnz	r0, 80067c4 <MX_TIM2_Init+0xb4>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006766:	2204      	movs	r2, #4
 8006768:	4956      	ldr	r1, [pc, #344]	; (80068c4 <MX_TIM2_Init+0x1b4>)
 800676a:	4854      	ldr	r0, [pc, #336]	; (80068bc <MX_TIM2_Init+0x1ac>)
 800676c:	f7fb ff2a 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006770:	bb28      	cbnz	r0, 80067be <MX_TIM2_Init+0xae>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006772:	2208      	movs	r2, #8
 8006774:	4953      	ldr	r1, [pc, #332]	; (80068c4 <MX_TIM2_Init+0x1b4>)
 8006776:	4851      	ldr	r0, [pc, #324]	; (80068bc <MX_TIM2_Init+0x1ac>)
 8006778:	f7fb ff24 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 800677c:	b9e0      	cbnz	r0, 80067b8 <MX_TIM2_Init+0xa8>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800677e:	220c      	movs	r2, #12
 8006780:	4950      	ldr	r1, [pc, #320]	; (80068c4 <MX_TIM2_Init+0x1b4>)
 8006782:	484e      	ldr	r0, [pc, #312]	; (80068bc <MX_TIM2_Init+0x1ac>)
 8006784:	f7fb ff1e 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006788:	b108      	cbz	r0, 800678e <MX_TIM2_Init+0x7e>
    Error_Handler();
 800678a:	f7ff fb9d 	bl	8005ec8 <Error_Handler>
  if(timHandle->Instance==TIM1)
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	4a4d      	ldr	r2, [pc, #308]	; (80068c8 <MX_TIM2_Init+0x1b8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006792:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006794:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006796:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800679a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800679e:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 80067a0:	d030      	beq.n	8006804 <MX_TIM2_Init+0xf4>
  else if(timHandle->Instance==TIM2)
 80067a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067a6:	d05a      	beq.n	800685e <MX_TIM2_Init+0x14e>
  else if(timHandle->Instance==TIM8)
 80067a8:	4a48      	ldr	r2, [pc, #288]	; (80068cc <MX_TIM2_Init+0x1bc>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d06f      	beq.n	800688e <MX_TIM2_Init+0x17e>
  else if(timHandle->Instance==TIM12)
 80067ae:	4a48      	ldr	r2, [pc, #288]	; (80068d0 <MX_TIM2_Init+0x1c0>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d010      	beq.n	80067d6 <MX_TIM2_Init+0xc6>
}
 80067b4:	b00a      	add	sp, #40	; 0x28
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80067b8:	f7ff fb86 	bl	8005ec8 <Error_Handler>
 80067bc:	e7df      	b.n	800677e <MX_TIM2_Init+0x6e>
    Error_Handler();
 80067be:	f7ff fb83 	bl	8005ec8 <Error_Handler>
 80067c2:	e7d6      	b.n	8006772 <MX_TIM2_Init+0x62>
    Error_Handler();
 80067c4:	f7ff fb80 	bl	8005ec8 <Error_Handler>
 80067c8:	e7cd      	b.n	8006766 <MX_TIM2_Init+0x56>
    Error_Handler();
 80067ca:	f7ff fb7d 	bl	8005ec8 <Error_Handler>
 80067ce:	e7bd      	b.n	800674c <MX_TIM2_Init+0x3c>
    Error_Handler();
 80067d0:	f7ff fb7a 	bl	8005ec8 <Error_Handler>
 80067d4:	e7b0      	b.n	8006738 <MX_TIM2_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80067d6:	4b3f      	ldr	r3, [pc, #252]	; (80068d4 <MX_TIM2_Init+0x1c4>)
 80067d8:	9404      	str	r4, [sp, #16]
 80067da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80067dc:	483e      	ldr	r0, [pc, #248]	; (80068d8 <MX_TIM2_Init+0x1c8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80067de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067e2:	631a      	str	r2, [r3, #48]	; 0x30
 80067e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ec:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80067ee:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80067f0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 80067f2:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80067f4:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80067f6:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067f8:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80067fc:	f7fa ffa8 	bl	8001750 <HAL_GPIO_Init>
}
 8006800:	b00a      	add	sp, #40	; 0x28
 8006802:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006804:	4b33      	ldr	r3, [pc, #204]	; (80068d4 <MX_TIM2_Init+0x1c4>)
 8006806:	9400      	str	r4, [sp, #0]
 8006808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800680a:	4834      	ldr	r0, [pc, #208]	; (80068dc <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800680c:	f042 0201 	orr.w	r2, r2, #1
 8006810:	631a      	str	r2, [r3, #48]	; 0x30
 8006812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006814:	f002 0201 	and.w	r2, r2, #1
 8006818:	9200      	str	r2, [sp, #0]
 800681a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800681c:	9401      	str	r4, [sp, #4]
 800681e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006820:	f042 0210 	orr.w	r2, r2, #16
 8006824:	631a      	str	r2, [r3, #48]	; 0x30
 8006826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006828:	f003 0310 	and.w	r3, r3, #16
 800682c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800682e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006830:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006834:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006836:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006838:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800683a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800683c:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006840:	f7fa ff86 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006844:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006848:	a905      	add	r1, sp, #20
 800684a:	4825      	ldr	r0, [pc, #148]	; (80068e0 <MX_TIM2_Init+0x1d0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800684c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800684e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006850:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006854:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006856:	f7fa ff7b 	bl	8001750 <HAL_GPIO_Init>
}
 800685a:	b00a      	add	sp, #40	; 0x28
 800685c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800685e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006862:	9402      	str	r4, [sp, #8]
 8006864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006866:	481d      	ldr	r0, [pc, #116]	; (80068dc <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006868:	f042 0201 	orr.w	r2, r2, #1
 800686c:	631a      	str	r2, [r3, #48]	; 0x30
 800686e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006876:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006878:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800687a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800687c:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800687e:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006880:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006882:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006886:	f7fa ff63 	bl	8001750 <HAL_GPIO_Init>
}
 800688a:	b00a      	add	sp, #40	; 0x28
 800688c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800688e:	4b11      	ldr	r3, [pc, #68]	; (80068d4 <MX_TIM2_Init+0x1c4>)
 8006890:	9403      	str	r4, [sp, #12]
 8006892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006894:	4813      	ldr	r0, [pc, #76]	; (80068e4 <MX_TIM2_Init+0x1d4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006896:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
 800689c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068a4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80068a6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80068a8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 80068aa:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80068ac:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80068ae:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068b0:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80068b4:	f7fa ff4c 	bl	8001750 <HAL_GPIO_Init>
}
 80068b8:	b00a      	add	sp, #40	; 0x28
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
 80068bc:	20000758 	.word	0x20000758
 80068c0:	200002c4 	.word	0x200002c4
 80068c4:	200002a8 	.word	0x200002a8
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40010400 	.word	0x40010400
 80068d0:	40001800 	.word	0x40001800
 80068d4:	40023800 	.word	0x40023800
 80068d8:	40021c00 	.word	0x40021c00
 80068dc:	40020000 	.word	0x40020000
 80068e0:	40021000 	.word	0x40021000
 80068e4:	40022000 	.word	0x40022000

080068e8 <MX_TIM6_Init>:
  htim6.Instance = TIM6;
 80068e8:	4b10      	ldr	r3, [pc, #64]	; (800692c <MX_TIM6_Init+0x44>)
 80068ea:	4a11      	ldr	r2, [pc, #68]	; (8006930 <MX_TIM6_Init+0x48>)
{
 80068ec:	b510      	push	{r4, lr}
  htim6.Init.Period = 16800;
 80068ee:	f244 11a0 	movw	r1, #16800	; 0x41a0
  htim6.Instance = TIM6;
 80068f2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5-1;
 80068f4:	2404      	movs	r4, #4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068f6:	2200      	movs	r2, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80068f8:	4618      	mov	r0, r3
  htim6.Init.Prescaler = 5-1;
 80068fa:	605c      	str	r4, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068fc:	e9c3 2102 	strd	r2, r1, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006902:	f7fb fd1d 	bl	8002340 <HAL_TIM_Base_Init>
 8006906:	b968      	cbnz	r0, 8006924 <MX_TIM6_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006908:	4b0a      	ldr	r3, [pc, #40]	; (8006934 <MX_TIM6_Init+0x4c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800690a:	4808      	ldr	r0, [pc, #32]	; (800692c <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800690c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800690e:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006910:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006914:	f7fc f812 	bl	800293c <HAL_TIMEx_MasterConfigSynchronization>
 8006918:	b900      	cbnz	r0, 800691c <MX_TIM6_Init+0x34>
}
 800691a:	bd10      	pop	{r4, pc}
 800691c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006920:	f7ff bad2 	b.w	8005ec8 <Error_Handler>
    Error_Handler();
 8006924:	f7ff fad0 	bl	8005ec8 <Error_Handler>
 8006928:	e7ee      	b.n	8006908 <MX_TIM6_Init+0x20>
 800692a:	bf00      	nop
 800692c:	200006d8 	.word	0x200006d8
 8006930:	40001000 	.word	0x40001000
 8006934:	200002c4 	.word	0x200002c4

08006938 <MX_TIM8_Init>:
{
 8006938:	b570      	push	{r4, r5, r6, lr}
  htim8.Instance = TIM8;
 800693a:	4c6c      	ldr	r4, [pc, #432]	; (8006aec <MX_TIM8_Init+0x1b4>)
 800693c:	4b6c      	ldr	r3, [pc, #432]	; (8006af0 <MX_TIM8_Init+0x1b8>)
 800693e:	6023      	str	r3, [r4, #0]
{
 8006940:	b08a      	sub	sp, #40	; 0x28
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006942:	2300      	movs	r3, #0
  htim8.Init.Prescaler = 167;
 8006944:	21a7      	movs	r1, #167	; 0xa7
  htim8.Init.Period = 20000-1;
 8006946:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800694a:	4620      	mov	r0, r4
  htim8.Init.Prescaler = 167;
 800694c:	6061      	str	r1, [r4, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800694e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim8.Init.RepetitionCounter = 0;
 8006952:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006956:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006958:	f7fb fd86 	bl	8002468 <HAL_TIM_PWM_Init>
 800695c:	2800      	cmp	r0, #0
 800695e:	d14f      	bne.n	8006a00 <MX_TIM8_Init+0xc8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006960:	4b64      	ldr	r3, [pc, #400]	; (8006af4 <MX_TIM8_Init+0x1bc>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006962:	4862      	ldr	r0, [pc, #392]	; (8006aec <MX_TIM8_Init+0x1b4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006964:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006966:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006968:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800696c:	f7fb ffe6 	bl	800293c <HAL_TIMEx_MasterConfigSynchronization>
 8006970:	2800      	cmp	r0, #0
 8006972:	d142      	bne.n	80069fa <MX_TIM8_Init+0xc2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006974:	4b60      	ldr	r3, [pc, #384]	; (8006af8 <MX_TIM8_Init+0x1c0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006976:	485d      	ldr	r0, [pc, #372]	; (8006aec <MX_TIM8_Init+0x1b4>)
  sConfigOC.Pulse = 0;
 8006978:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800697a:	2260      	movs	r2, #96	; 0x60
 800697c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800697e:	4619      	mov	r1, r3
 8006980:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006982:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006986:	e9c3 5503 	strd	r5, r5, [r3, #12]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800698a:	e9c3 5505 	strd	r5, r5, [r3, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800698e:	f7fb fe19 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006992:	bb78      	cbnz	r0, 80069f4 <MX_TIM8_Init+0xbc>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006994:	2204      	movs	r2, #4
 8006996:	4958      	ldr	r1, [pc, #352]	; (8006af8 <MX_TIM8_Init+0x1c0>)
 8006998:	4854      	ldr	r0, [pc, #336]	; (8006aec <MX_TIM8_Init+0x1b4>)
 800699a:	f7fb fe13 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 800699e:	bb30      	cbnz	r0, 80069ee <MX_TIM8_Init+0xb6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80069a0:	4b56      	ldr	r3, [pc, #344]	; (8006afc <MX_TIM8_Init+0x1c4>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80069a2:	4852      	ldr	r0, [pc, #328]	; (8006aec <MX_TIM8_Init+0x1b4>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80069a4:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80069a6:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80069aa:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80069ac:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80069ae:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 80069b2:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80069b6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80069b8:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80069ba:	f7fb ffe1 	bl	8002980 <HAL_TIMEx_ConfigBreakDeadTime>
 80069be:	b108      	cbz	r0, 80069c4 <MX_TIM8_Init+0x8c>
    Error_Handler();
 80069c0:	f7ff fa82 	bl	8005ec8 <Error_Handler>
  if(timHandle->Instance==TIM1)
 80069c4:	6823      	ldr	r3, [r4, #0]
 80069c6:	4a4e      	ldr	r2, [pc, #312]	; (8006b00 <MX_TIM8_Init+0x1c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069c8:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80069ca:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069cc:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80069d0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80069d4:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 80069d6:	d02d      	beq.n	8006a34 <MX_TIM8_Init+0xfc>
  else if(timHandle->Instance==TIM2)
 80069d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069dc:	d057      	beq.n	8006a8e <MX_TIM8_Init+0x156>
  else if(timHandle->Instance==TIM8)
 80069de:	4a44      	ldr	r2, [pc, #272]	; (8006af0 <MX_TIM8_Init+0x1b8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d06c      	beq.n	8006abe <MX_TIM8_Init+0x186>
  else if(timHandle->Instance==TIM12)
 80069e4:	4a47      	ldr	r2, [pc, #284]	; (8006b04 <MX_TIM8_Init+0x1cc>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00d      	beq.n	8006a06 <MX_TIM8_Init+0xce>
}
 80069ea:	b00a      	add	sp, #40	; 0x28
 80069ec:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80069ee:	f7ff fa6b 	bl	8005ec8 <Error_Handler>
 80069f2:	e7d5      	b.n	80069a0 <MX_TIM8_Init+0x68>
    Error_Handler();
 80069f4:	f7ff fa68 	bl	8005ec8 <Error_Handler>
 80069f8:	e7cc      	b.n	8006994 <MX_TIM8_Init+0x5c>
    Error_Handler();
 80069fa:	f7ff fa65 	bl	8005ec8 <Error_Handler>
 80069fe:	e7b9      	b.n	8006974 <MX_TIM8_Init+0x3c>
    Error_Handler();
 8006a00:	f7ff fa62 	bl	8005ec8 <Error_Handler>
 8006a04:	e7ac      	b.n	8006960 <MX_TIM8_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006a06:	4b40      	ldr	r3, [pc, #256]	; (8006b08 <MX_TIM8_Init+0x1d0>)
 8006a08:	9404      	str	r4, [sp, #16]
 8006a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006a0c:	483f      	ldr	r0, [pc, #252]	; (8006b0c <MX_TIM8_Init+0x1d4>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006a0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a12:	631a      	str	r2, [r3, #48]	; 0x30
 8006a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a1c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006a1e:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006a20:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006a22:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006a24:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006a26:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a28:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006a2c:	f7fa fe90 	bl	8001750 <HAL_GPIO_Init>
}
 8006a30:	b00a      	add	sp, #40	; 0x28
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a34:	4b34      	ldr	r3, [pc, #208]	; (8006b08 <MX_TIM8_Init+0x1d0>)
 8006a36:	9400      	str	r4, [sp, #0]
 8006a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006a3a:	4835      	ldr	r0, [pc, #212]	; (8006b10 <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a3c:	f042 0201 	orr.w	r2, r2, #1
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
 8006a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a44:	f002 0201 	and.w	r2, r2, #1
 8006a48:	9200      	str	r2, [sp, #0]
 8006a4a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a4c:	9401      	str	r4, [sp, #4]
 8006a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a50:	f042 0210 	orr.w	r2, r2, #16
 8006a54:	631a      	str	r2, [r3, #48]	; 0x30
 8006a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a58:	f003 0310 	and.w	r3, r3, #16
 8006a5c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a5e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006a60:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006a64:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006a66:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006a68:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006a6a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a6c:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006a70:	f7fa fe6e 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006a74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006a78:	a905      	add	r1, sp, #20
 8006a7a:	4826      	ldr	r0, [pc, #152]	; (8006b14 <MX_TIM8_Init+0x1dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a7c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006a7e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a80:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006a84:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006a86:	f7fa fe63 	bl	8001750 <HAL_GPIO_Init>
}
 8006a8a:	b00a      	add	sp, #40	; 0x28
 8006a8c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a8e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006a92:	9402      	str	r4, [sp, #8]
 8006a94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a96:	481e      	ldr	r0, [pc, #120]	; (8006b10 <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a98:	f042 0201 	orr.w	r2, r2, #1
 8006a9c:	631a      	str	r2, [r3, #48]	; 0x30
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006aa6:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006aa8:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006aaa:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006aac:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006aae:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006ab0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ab2:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ab6:	f7fa fe4b 	bl	8001750 <HAL_GPIO_Init>
}
 8006aba:	b00a      	add	sp, #40	; 0x28
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006abe:	4b12      	ldr	r3, [pc, #72]	; (8006b08 <MX_TIM8_Init+0x1d0>)
 8006ac0:	9403      	str	r4, [sp, #12]
 8006ac2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006ac4:	4814      	ldr	r0, [pc, #80]	; (8006b18 <MX_TIM8_Init+0x1e0>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006ac6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006aca:	631a      	str	r2, [r3, #48]	; 0x30
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ad2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ad4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006ad6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006ad8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006ada:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006adc:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006ade:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ae0:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006ae4:	f7fa fe34 	bl	8001750 <HAL_GPIO_Init>
}
 8006ae8:	b00a      	add	sp, #40	; 0x28
 8006aea:	bd70      	pop	{r4, r5, r6, pc}
 8006aec:	20000698 	.word	0x20000698
 8006af0:	40010400 	.word	0x40010400
 8006af4:	200002c4 	.word	0x200002c4
 8006af8:	200002a8 	.word	0x200002a8
 8006afc:	20000288 	.word	0x20000288
 8006b00:	40010000 	.word	0x40010000
 8006b04:	40001800 	.word	0x40001800
 8006b08:	40023800 	.word	0x40023800
 8006b0c:	40021c00 	.word	0x40021c00
 8006b10:	40020000 	.word	0x40020000
 8006b14:	40021000 	.word	0x40021000
 8006b18:	40022000 	.word	0x40022000

08006b1c <MX_TIM12_Init>:
{
 8006b1c:	b570      	push	{r4, r5, r6, lr}
  htim12.Instance = TIM12;
 8006b1e:	4c55      	ldr	r4, [pc, #340]	; (8006c74 <MX_TIM12_Init+0x158>)
 8006b20:	4b55      	ldr	r3, [pc, #340]	; (8006c78 <MX_TIM12_Init+0x15c>)
 8006b22:	6023      	str	r3, [r4, #0]
{
 8006b24:	b08a      	sub	sp, #40	; 0x28
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b26:	2300      	movs	r3, #0
  htim12.Init.Prescaler = 83;
 8006b28:	2153      	movs	r1, #83	; 0x53
  htim12.Init.Period = 20000-1;
 8006b2a:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8006b2e:	4620      	mov	r0, r4
  htim12.Init.Prescaler = 83;
 8006b30:	6061      	str	r1, [r4, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b32:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b36:	6123      	str	r3, [r4, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b38:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8006b3a:	f7fb fc95 	bl	8002468 <HAL_TIM_PWM_Init>
 8006b3e:	bb18      	cbnz	r0, 8006b88 <MX_TIM12_Init+0x6c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b40:	4b4e      	ldr	r3, [pc, #312]	; (8006c7c <MX_TIM12_Init+0x160>)
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b42:	484c      	ldr	r0, [pc, #304]	; (8006c74 <MX_TIM12_Init+0x158>)
  sConfigOC.Pulse = 0;
 8006b44:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b46:	2260      	movs	r2, #96	; 0x60
 8006b48:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b4e:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b52:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b54:	f7fb fd36 	bl	80025c4 <HAL_TIM_PWM_ConfigChannel>
 8006b58:	b108      	cbz	r0, 8006b5e <MX_TIM12_Init+0x42>
    Error_Handler();
 8006b5a:	f7ff f9b5 	bl	8005ec8 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	4a47      	ldr	r2, [pc, #284]	; (8006c80 <MX_TIM12_Init+0x164>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b62:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006b64:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b66:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006b6a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006b6e:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006b70:	d024      	beq.n	8006bbc <MX_TIM12_Init+0xa0>
  else if(timHandle->Instance==TIM2)
 8006b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b76:	d04e      	beq.n	8006c16 <MX_TIM12_Init+0xfa>
  else if(timHandle->Instance==TIM8)
 8006b78:	4a42      	ldr	r2, [pc, #264]	; (8006c84 <MX_TIM12_Init+0x168>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d063      	beq.n	8006c46 <MX_TIM12_Init+0x12a>
  else if(timHandle->Instance==TIM12)
 8006b7e:	4a3e      	ldr	r2, [pc, #248]	; (8006c78 <MX_TIM12_Init+0x15c>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d004      	beq.n	8006b8e <MX_TIM12_Init+0x72>
}
 8006b84:	b00a      	add	sp, #40	; 0x28
 8006b86:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8006b88:	f7ff f99e 	bl	8005ec8 <Error_Handler>
 8006b8c:	e7d8      	b.n	8006b40 <MX_TIM12_Init+0x24>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b8e:	4b3e      	ldr	r3, [pc, #248]	; (8006c88 <MX_TIM12_Init+0x16c>)
 8006b90:	9404      	str	r4, [sp, #16]
 8006b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006b94:	483d      	ldr	r0, [pc, #244]	; (8006c8c <MX_TIM12_Init+0x170>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b9a:	631a      	str	r2, [r3, #48]	; 0x30
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ba2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ba4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006ba6:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006ba8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006baa:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006bac:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006bae:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bb0:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006bb4:	f7fa fdcc 	bl	8001750 <HAL_GPIO_Init>
}
 8006bb8:	b00a      	add	sp, #40	; 0x28
 8006bba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bbc:	4b32      	ldr	r3, [pc, #200]	; (8006c88 <MX_TIM12_Init+0x16c>)
 8006bbe:	9400      	str	r4, [sp, #0]
 8006bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006bc2:	4833      	ldr	r0, [pc, #204]	; (8006c90 <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bc4:	f042 0201 	orr.w	r2, r2, #1
 8006bc8:	631a      	str	r2, [r3, #48]	; 0x30
 8006bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bcc:	f002 0201 	and.w	r2, r2, #1
 8006bd0:	9200      	str	r2, [sp, #0]
 8006bd2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006bd4:	9401      	str	r4, [sp, #4]
 8006bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bd8:	f042 0210 	orr.w	r2, r2, #16
 8006bdc:	631a      	str	r2, [r3, #48]	; 0x30
 8006bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be0:	f003 0310 	and.w	r3, r3, #16
 8006be4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006be6:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006be8:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006bec:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006bee:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006bf0:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006bf2:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bf4:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006bf8:	f7fa fdaa 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006bfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006c00:	a905      	add	r1, sp, #20
 8006c02:	4824      	ldr	r0, [pc, #144]	; (8006c94 <MX_TIM12_Init+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c04:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c06:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c08:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006c0c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006c0e:	f7fa fd9f 	bl	8001750 <HAL_GPIO_Init>
}
 8006c12:	b00a      	add	sp, #40	; 0x28
 8006c14:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c16:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006c1a:	9402      	str	r4, [sp, #8]
 8006c1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c1e:	481c      	ldr	r0, [pc, #112]	; (8006c90 <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c20:	f042 0201 	orr.w	r2, r2, #1
 8006c24:	631a      	str	r2, [r3, #48]	; 0x30
 8006c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c2e:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006c30:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c32:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006c34:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c36:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006c38:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c3a:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c3e:	f7fa fd87 	bl	8001750 <HAL_GPIO_Init>
}
 8006c42:	b00a      	add	sp, #40	; 0x28
 8006c44:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006c46:	4b10      	ldr	r3, [pc, #64]	; (8006c88 <MX_TIM12_Init+0x16c>)
 8006c48:	9403      	str	r4, [sp, #12]
 8006c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006c4c:	4812      	ldr	r0, [pc, #72]	; (8006c98 <MX_TIM12_Init+0x17c>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006c4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c52:	631a      	str	r2, [r3, #48]	; 0x30
 8006c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c5a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c5c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006c5e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006c60:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006c62:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006c64:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006c66:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c68:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006c6c:	f7fa fd70 	bl	8001750 <HAL_GPIO_Init>
}
 8006c70:	b00a      	add	sp, #40	; 0x28
 8006c72:	bd70      	pop	{r4, r5, r6, pc}
 8006c74:	20000798 	.word	0x20000798
 8006c78:	40001800 	.word	0x40001800
 8006c7c:	200002a8 	.word	0x200002a8
 8006c80:	40010000 	.word	0x40010000
 8006c84:	40010400 	.word	0x40010400
 8006c88:	40023800 	.word	0x40023800
 8006c8c:	40021c00 	.word	0x40021c00
 8006c90:	40020000 	.word	0x40020000
 8006c94:	40021000 	.word	0x40021000
 8006c98:	40022000 	.word	0x40022000

08006c9c <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 8006c9c:	6803      	ldr	r3, [r0, #0]
 8006c9e:	4a23      	ldr	r2, [pc, #140]	; (8006d2c <HAL_TIM_PWM_MspInit+0x90>)
 8006ca0:	4293      	cmp	r3, r2
{
 8006ca2:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 8006ca4:	d016      	beq.n	8006cd4 <HAL_TIM_PWM_MspInit+0x38>
  else if(tim_pwmHandle->Instance==TIM2)
 8006ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006caa:	d02f      	beq.n	8006d0c <HAL_TIM_PWM_MspInit+0x70>
  else if(tim_pwmHandle->Instance==TIM8)
 8006cac:	4a20      	ldr	r2, [pc, #128]	; (8006d30 <HAL_TIM_PWM_MspInit+0x94>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d01e      	beq.n	8006cf0 <HAL_TIM_PWM_MspInit+0x54>
  else if(tim_pwmHandle->Instance==TIM12)
 8006cb2:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <HAL_TIM_PWM_MspInit+0x98>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d10b      	bne.n	8006cd0 <HAL_TIM_PWM_MspInit+0x34>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8006cb8:	4b1f      	ldr	r3, [pc, #124]	; (8006d38 <HAL_TIM_PWM_MspInit+0x9c>)
 8006cba:	2200      	movs	r2, #0
 8006cbc:	9203      	str	r2, [sp, #12]
 8006cbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cc4:	641a      	str	r2, [r3, #64]	; 0x40
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	9303      	str	r3, [sp, #12]
 8006cce:	9b03      	ldr	r3, [sp, #12]
}
 8006cd0:	b004      	add	sp, #16
 8006cd2:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006cd4:	4b18      	ldr	r3, [pc, #96]	; (8006d38 <HAL_TIM_PWM_MspInit+0x9c>)
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	9200      	str	r2, [sp, #0]
 8006cda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cdc:	f042 0201 	orr.w	r2, r2, #1
 8006ce0:	645a      	str	r2, [r3, #68]	; 0x44
 8006ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ce4:	f003 0301 	and.w	r3, r3, #1
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	9b00      	ldr	r3, [sp, #0]
}
 8006cec:	b004      	add	sp, #16
 8006cee:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006cf0:	4b11      	ldr	r3, [pc, #68]	; (8006d38 <HAL_TIM_PWM_MspInit+0x9c>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	9202      	str	r2, [sp, #8]
 8006cf6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cf8:	f042 0202 	orr.w	r2, r2, #2
 8006cfc:	645a      	str	r2, [r3, #68]	; 0x44
 8006cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	9302      	str	r3, [sp, #8]
 8006d06:	9b02      	ldr	r3, [sp, #8]
}
 8006d08:	b004      	add	sp, #16
 8006d0a:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006d0c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006d10:	2200      	movs	r2, #0
 8006d12:	9201      	str	r2, [sp, #4]
 8006d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d16:	f042 0201 	orr.w	r2, r2, #1
 8006d1a:	641a      	str	r2, [r3, #64]	; 0x40
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	9301      	str	r3, [sp, #4]
 8006d24:	9b01      	ldr	r3, [sp, #4]
}
 8006d26:	b004      	add	sp, #16
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40010000 	.word	0x40010000
 8006d30:	40010400 	.word	0x40010400
 8006d34:	40001800 	.word	0x40001800
 8006d38:	40023800 	.word	0x40023800

08006d3c <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM6)
 8006d3c:	6802      	ldr	r2, [r0, #0]
 8006d3e:	4b0e      	ldr	r3, [pc, #56]	; (8006d78 <HAL_TIM_Base_MspInit+0x3c>)
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d000      	beq.n	8006d46 <HAL_TIM_Base_MspInit+0xa>
 8006d44:	4770      	bx	lr
{
 8006d46:	b500      	push	{lr}
 8006d48:	b083      	sub	sp, #12
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 8006d50:	9201      	str	r2, [sp, #4]
 8006d52:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006d54:	f041 0110 	orr.w	r1, r1, #16
 8006d58:	6419      	str	r1, [r3, #64]	; 0x40
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5c:	f003 0310 	and.w	r3, r3, #16
 8006d60:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006d62:	2101      	movs	r1, #1
 8006d64:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006d66:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006d68:	f7fa fc82 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006d6c:	2036      	movs	r0, #54	; 0x36
}
 8006d6e:	b003      	add	sp, #12
 8006d70:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006d74:	f7fa bcb2 	b.w	80016dc <HAL_NVIC_EnableIRQ>
 8006d78:	40001000 	.word	0x40001000

08006d7c <MX_UART7_Init>:

/* UART7 init function */
void MX_UART7_Init(void)
{

  huart7.Instance = UART7;
 8006d7c:	4b0b      	ldr	r3, [pc, #44]	; (8006dac <MX_UART7_Init+0x30>)
 8006d7e:	4a0c      	ldr	r2, [pc, #48]	; (8006db0 <MX_UART7_Init+0x34>)
{
 8006d80:	b510      	push	{r4, lr}
  huart7.Init.BaudRate = 115200;
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
  huart7.Init.StopBits = UART_STOPBITS_1;
  huart7.Init.Parity = UART_PARITY_NONE;
  huart7.Init.Mode = UART_MODE_TX_RX;
 8006d82:	210c      	movs	r1, #12
  huart7.Instance = UART7;
 8006d84:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8006d86:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8006d8a:	2200      	movs	r2, #0
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8006d8c:	4618      	mov	r0, r3
  huart7.Init.BaudRate = 115200;
 8006d8e:	605c      	str	r4, [r3, #4]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8006d90:	6159      	str	r1, [r3, #20]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8006d92:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart7.Init.Parity = UART_PARITY_NONE;
 8006d96:	611a      	str	r2, [r3, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d98:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8006d9c:	f7fb fe1e 	bl	80029dc <HAL_UART_Init>
 8006da0:	b900      	cbnz	r0, 8006da4 <MX_UART7_Init+0x28>
  {
    Error_Handler();
  }

}
 8006da2:	bd10      	pop	{r4, pc}
 8006da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006da8:	f7ff b88e 	b.w	8005ec8 <Error_Handler>
 8006dac:	200007d8 	.word	0x200007d8
 8006db0:	40007800 	.word	0x40007800

08006db4 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 8006db4:	4b0b      	ldr	r3, [pc, #44]	; (8006de4 <MX_UART8_Init+0x30>)
 8006db6:	4a0c      	ldr	r2, [pc, #48]	; (8006de8 <MX_UART8_Init+0x34>)
{
 8006db8:	b510      	push	{r4, lr}
  huart8.Init.BaudRate = 115200;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
 8006dba:	210c      	movs	r1, #12
  huart8.Instance = UART8;
 8006dbc:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8006dbe:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8006dc2:	2200      	movs	r2, #0
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8006dc4:	4618      	mov	r0, r3
  huart8.Init.BaudRate = 115200;
 8006dc6:	605c      	str	r4, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8006dc8:	6159      	str	r1, [r3, #20]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8006dca:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart8.Init.Parity = UART_PARITY_NONE;
 8006dce:	611a      	str	r2, [r3, #16]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8006dd0:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8006dd4:	f7fb fe02 	bl	80029dc <HAL_UART_Init>
 8006dd8:	b900      	cbnz	r0, 8006ddc <MX_UART8_Init+0x28>
  {
    Error_Handler();
  }

}
 8006dda:	bd10      	pop	{r4, pc}
 8006ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006de0:	f7ff b872 	b.w	8005ec8 <Error_Handler>
 8006de4:	20000858 	.word	0x20000858
 8006de8:	40007c00 	.word	0x40007c00

08006dec <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8006dec:	4b0b      	ldr	r3, [pc, #44]	; (8006e1c <MX_USART1_UART_Init+0x30>)
 8006dee:	4a0c      	ldr	r2, [pc, #48]	; (8006e20 <MX_USART1_UART_Init+0x34>)
{
 8006df0:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 100000;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006df2:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 100000;
 8006df4:	4c0b      	ldr	r4, [pc, #44]	; (8006e24 <MX_USART1_UART_Init+0x38>)
  huart1.Instance = USART1;
 8006df6:	601a      	str	r2, [r3, #0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006df8:	4618      	mov	r0, r3
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006dfa:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 100000;
 8006dfc:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006dfe:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006e00:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006e04:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e06:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006e0a:	f7fb fde7 	bl	80029dc <HAL_UART_Init>
 8006e0e:	b900      	cbnz	r0, 8006e12 <MX_USART1_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 8006e10:	bd10      	pop	{r4, pc}
 8006e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006e16:	f7ff b857 	b.w	8005ec8 <Error_Handler>
 8006e1a:	bf00      	nop
 8006e1c:	20000818 	.word	0x20000818
 8006e20:	40011000 	.word	0x40011000
 8006e24:	000186a0 	.word	0x000186a0

08006e28 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
 8006e28:	4b0b      	ldr	r3, [pc, #44]	; (8006e58 <MX_USART6_UART_Init+0x30>)
 8006e2a:	4a0c      	ldr	r2, [pc, #48]	; (8006e5c <MX_USART6_UART_Init+0x34>)
{
 8006e2c:	b510      	push	{r4, lr}
  huart6.Init.BaudRate = 115200;
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 8006e2e:	210c      	movs	r1, #12
  huart6.Instance = USART6;
 8006e30:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8006e32:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8006e36:	2200      	movs	r2, #0
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8006e38:	4618      	mov	r0, r3
  huart6.Init.BaudRate = 115200;
 8006e3a:	605c      	str	r4, [r3, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8006e3c:	6159      	str	r1, [r3, #20]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8006e3e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart6.Init.Parity = UART_PARITY_NONE;
 8006e42:	611a      	str	r2, [r3, #16]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e44:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8006e48:	f7fb fdc8 	bl	80029dc <HAL_UART_Init>
 8006e4c:	b900      	cbnz	r0, 8006e50 <MX_USART6_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 8006e4e:	bd10      	pop	{r4, pc}
 8006e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006e54:	f7ff b838 	b.w	8005ec8 <Error_Handler>
 8006e58:	20000898 	.word	0x20000898
 8006e5c:	40011400 	.word	0x40011400

08006e60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006e60:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==UART7)
 8006e62:	6803      	ldr	r3, [r0, #0]
 8006e64:	4a5c      	ldr	r2, [pc, #368]	; (8006fd8 <HAL_UART_MspInit+0x178>)
{
 8006e66:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e68:	2400      	movs	r4, #0
  if(uartHandle->Instance==UART7)
 8006e6a:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e6c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8006e70:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8006e74:	940d      	str	r4, [sp, #52]	; 0x34
  if(uartHandle->Instance==UART7)
 8006e76:	d038      	beq.n	8006eea <HAL_UART_MspInit+0x8a>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 8006e78:	4a58      	ldr	r2, [pc, #352]	; (8006fdc <HAL_UART_MspInit+0x17c>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d05b      	beq.n	8006f36 <HAL_UART_MspInit+0xd6>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 8006e7e:	4a58      	ldr	r2, [pc, #352]	; (8006fe0 <HAL_UART_MspInit+0x180>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d07c      	beq.n	8006f7e <HAL_UART_MspInit+0x11e>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 8006e84:	4a57      	ldr	r2, [pc, #348]	; (8006fe4 <HAL_UART_MspInit+0x184>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d001      	beq.n	8006e8e <HAL_UART_MspInit+0x2e>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8006e8a:	b00e      	add	sp, #56	; 0x38
 8006e8c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 8006e8e:	4b56      	ldr	r3, [pc, #344]	; (8006fe8 <HAL_UART_MspInit+0x188>)
 8006e90:	9407      	str	r4, [sp, #28]
 8006e92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006e94:	4855      	ldr	r0, [pc, #340]	; (8006fec <HAL_UART_MspInit+0x18c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8006e96:	f042 0220 	orr.w	r2, r2, #32
 8006e9a:	645a      	str	r2, [r3, #68]	; 0x44
 8006e9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e9e:	f002 0220 	and.w	r2, r2, #32
 8006ea2:	9207      	str	r2, [sp, #28]
 8006ea4:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006ea6:	9408      	str	r4, [sp, #32]
 8006ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006eae:	631a      	str	r2, [r3, #48]	; 0x30
 8006eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eb6:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8006eb8:	f44f 4284 	mov.w	r2, #16896	; 0x4200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ebc:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006ebe:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8006ec0:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ec2:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ec4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006ec6:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ec8:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006eca:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ecc:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006ed0:	9e08      	ldr	r6, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006ed2:	f7fa fc3d 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8006ed6:	4622      	mov	r2, r4
 8006ed8:	4621      	mov	r1, r4
 8006eda:	2047      	movs	r0, #71	; 0x47
 8006edc:	f7fa fbc8 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8006ee0:	2047      	movs	r0, #71	; 0x47
 8006ee2:	f7fa fbfb 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8006ee6:	b00e      	add	sp, #56	; 0x38
 8006ee8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8006eea:	4b3f      	ldr	r3, [pc, #252]	; (8006fe8 <HAL_UART_MspInit+0x188>)
 8006eec:	9401      	str	r4, [sp, #4]
 8006eee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006ef0:	483f      	ldr	r0, [pc, #252]	; (8006ff0 <HAL_UART_MspInit+0x190>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8006ef2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40
 8006ef8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006efa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006efe:	9201      	str	r2, [sp, #4]
 8006f00:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f02:	9402      	str	r4, [sp, #8]
 8006f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f06:	f042 0210 	orr.w	r2, r2, #16
 8006f0a:	631a      	str	r2, [r3, #48]	; 0x30
 8006f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0e:	f003 0310 	and.w	r3, r3, #16
 8006f12:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8006f14:	f44f 73c0 	mov.w	r3, #384	; 0x180
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f18:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8006f1a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f1c:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006f1e:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f20:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f22:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f24:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f26:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006f2a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f2e:	f7fa fc0f 	bl	8001750 <HAL_GPIO_Init>
}
 8006f32:	b00e      	add	sp, #56	; 0x38
 8006f34:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART8_CLK_ENABLE();
 8006f36:	4b2c      	ldr	r3, [pc, #176]	; (8006fe8 <HAL_UART_MspInit+0x188>)
 8006f38:	9403      	str	r4, [sp, #12]
 8006f3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f3c:	482c      	ldr	r0, [pc, #176]	; (8006ff0 <HAL_UART_MspInit+0x190>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8006f3e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006f42:	641a      	str	r2, [r3, #64]	; 0x40
 8006f44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f46:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006f4a:	9203      	str	r2, [sp, #12]
 8006f4c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f4e:	9404      	str	r4, [sp, #16]
 8006f50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f52:	f042 0210 	orr.w	r2, r2, #16
 8006f56:	631a      	str	r2, [r3, #48]	; 0x30
 8006f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5a:	f003 0310 	and.w	r3, r3, #16
 8006f5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8006f60:	2208      	movs	r2, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8006f62:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f64:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f66:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f68:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f6a:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8006f6c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f6e:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f70:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8006f74:	920d      	str	r2, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f76:	f7fa fbeb 	bl	8001750 <HAL_GPIO_Init>
}
 8006f7a:	b00e      	add	sp, #56	; 0x38
 8006f7c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f7e:	4b1a      	ldr	r3, [pc, #104]	; (8006fe8 <HAL_UART_MspInit+0x188>)
 8006f80:	9405      	str	r4, [sp, #20]
 8006f82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f84:	481b      	ldr	r0, [pc, #108]	; (8006ff4 <HAL_UART_MspInit+0x194>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f86:	f042 0210 	orr.w	r2, r2, #16
 8006f8a:	645a      	str	r2, [r3, #68]	; 0x44
 8006f8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f8e:	f002 0210 	and.w	r2, r2, #16
 8006f92:	9205      	str	r2, [sp, #20]
 8006f94:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f96:	9406      	str	r4, [sp, #24]
 8006f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f9a:	f042 0202 	orr.w	r2, r2, #2
 8006f9e:	631a      	str	r2, [r3, #48]	; 0x30
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8006fa8:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006faa:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fac:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8006fae:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fb0:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fb2:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006fb4:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006fb6:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006fb8:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fba:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fbe:	9e06      	ldr	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fc0:	f7fa fbc6 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	2025      	movs	r0, #37	; 0x25
 8006fca:	f7fa fb51 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006fce:	2025      	movs	r0, #37	; 0x25
 8006fd0:	f7fa fb84 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8006fd4:	b00e      	add	sp, #56	; 0x38
 8006fd6:	bd70      	pop	{r4, r5, r6, pc}
 8006fd8:	40007800 	.word	0x40007800
 8006fdc:	40007c00 	.word	0x40007c00
 8006fe0:	40011000 	.word	0x40011000
 8006fe4:	40011400 	.word	0x40011400
 8006fe8:	40023800 	.word	0x40023800
 8006fec:	40021800 	.word	0x40021800
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	40020400 	.word	0x40020400

08006ff8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006ff8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007030 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006ffc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006ffe:	e003      	b.n	8007008 <LoopCopyDataInit>

08007000 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007000:	4b0c      	ldr	r3, [pc, #48]	; (8007034 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007002:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007004:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007006:	3104      	adds	r1, #4

08007008 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007008:	480b      	ldr	r0, [pc, #44]	; (8007038 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800700a:	4b0c      	ldr	r3, [pc, #48]	; (800703c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800700c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800700e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007010:	d3f6      	bcc.n	8007000 <CopyDataInit>
  ldr  r2, =_sbss
 8007012:	4a0b      	ldr	r2, [pc, #44]	; (8007040 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007014:	e002      	b.n	800701c <LoopFillZerobss>

08007016 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007016:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007018:	f842 3b04 	str.w	r3, [r2], #4

0800701c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800701c:	4b09      	ldr	r3, [pc, #36]	; (8007044 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800701e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007020:	d3f9      	bcc.n	8007016 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007022:	f7ff fa59 	bl	80064d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007026:	f000 f817 	bl	8007058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800702a:	f7fe fa9b 	bl	8005564 <main>
  bx  lr    
 800702e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007030:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8007034:	0800b568 	.word	0x0800b568
  ldr  r0, =_sdata
 8007038:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800703c:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8007040:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8007044:	200008dc 	.word	0x200008dc

08007048 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007048:	e7fe      	b.n	8007048 <ADC_IRQHandler>
	...

0800704c <__errno>:
 800704c:	4b01      	ldr	r3, [pc, #4]	; (8007054 <__errno+0x8>)
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	20000028 	.word	0x20000028

08007058 <__libc_init_array>:
 8007058:	b570      	push	{r4, r5, r6, lr}
 800705a:	4e0d      	ldr	r6, [pc, #52]	; (8007090 <__libc_init_array+0x38>)
 800705c:	4c0d      	ldr	r4, [pc, #52]	; (8007094 <__libc_init_array+0x3c>)
 800705e:	1ba4      	subs	r4, r4, r6
 8007060:	10a4      	asrs	r4, r4, #2
 8007062:	2500      	movs	r5, #0
 8007064:	42a5      	cmp	r5, r4
 8007066:	d109      	bne.n	800707c <__libc_init_array+0x24>
 8007068:	4e0b      	ldr	r6, [pc, #44]	; (8007098 <__libc_init_array+0x40>)
 800706a:	4c0c      	ldr	r4, [pc, #48]	; (800709c <__libc_init_array+0x44>)
 800706c:	f003 fffa 	bl	800b064 <_init>
 8007070:	1ba4      	subs	r4, r4, r6
 8007072:	10a4      	asrs	r4, r4, #2
 8007074:	2500      	movs	r5, #0
 8007076:	42a5      	cmp	r5, r4
 8007078:	d105      	bne.n	8007086 <__libc_init_array+0x2e>
 800707a:	bd70      	pop	{r4, r5, r6, pc}
 800707c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007080:	4798      	blx	r3
 8007082:	3501      	adds	r5, #1
 8007084:	e7ee      	b.n	8007064 <__libc_init_array+0xc>
 8007086:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800708a:	4798      	blx	r3
 800708c:	3501      	adds	r5, #1
 800708e:	e7f2      	b.n	8007076 <__libc_init_array+0x1e>
 8007090:	0800b560 	.word	0x0800b560
 8007094:	0800b560 	.word	0x0800b560
 8007098:	0800b560 	.word	0x0800b560
 800709c:	0800b564 	.word	0x0800b564

080070a0 <memset>:
 80070a0:	4402      	add	r2, r0
 80070a2:	4603      	mov	r3, r0
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d100      	bne.n	80070aa <memset+0xa>
 80070a8:	4770      	bx	lr
 80070aa:	f803 1b01 	strb.w	r1, [r3], #1
 80070ae:	e7f9      	b.n	80070a4 <memset+0x4>

080070b0 <__cvt>:
 80070b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070b4:	ec55 4b10 	vmov	r4, r5, d0
 80070b8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80070ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070be:	2d00      	cmp	r5, #0
 80070c0:	460e      	mov	r6, r1
 80070c2:	4691      	mov	r9, r2
 80070c4:	4619      	mov	r1, r3
 80070c6:	bfb8      	it	lt
 80070c8:	4622      	movlt	r2, r4
 80070ca:	462b      	mov	r3, r5
 80070cc:	f027 0720 	bic.w	r7, r7, #32
 80070d0:	bfbb      	ittet	lt
 80070d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070d6:	461d      	movlt	r5, r3
 80070d8:	2300      	movge	r3, #0
 80070da:	232d      	movlt	r3, #45	; 0x2d
 80070dc:	bfb8      	it	lt
 80070de:	4614      	movlt	r4, r2
 80070e0:	2f46      	cmp	r7, #70	; 0x46
 80070e2:	700b      	strb	r3, [r1, #0]
 80070e4:	d004      	beq.n	80070f0 <__cvt+0x40>
 80070e6:	2f45      	cmp	r7, #69	; 0x45
 80070e8:	d100      	bne.n	80070ec <__cvt+0x3c>
 80070ea:	3601      	adds	r6, #1
 80070ec:	2102      	movs	r1, #2
 80070ee:	e000      	b.n	80070f2 <__cvt+0x42>
 80070f0:	2103      	movs	r1, #3
 80070f2:	ab03      	add	r3, sp, #12
 80070f4:	9301      	str	r3, [sp, #4]
 80070f6:	ab02      	add	r3, sp, #8
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	4632      	mov	r2, r6
 80070fc:	4653      	mov	r3, sl
 80070fe:	ec45 4b10 	vmov	d0, r4, r5
 8007102:	f000 fd85 	bl	8007c10 <_dtoa_r>
 8007106:	2f47      	cmp	r7, #71	; 0x47
 8007108:	4680      	mov	r8, r0
 800710a:	d102      	bne.n	8007112 <__cvt+0x62>
 800710c:	f019 0f01 	tst.w	r9, #1
 8007110:	d026      	beq.n	8007160 <__cvt+0xb0>
 8007112:	2f46      	cmp	r7, #70	; 0x46
 8007114:	eb08 0906 	add.w	r9, r8, r6
 8007118:	d111      	bne.n	800713e <__cvt+0x8e>
 800711a:	f898 3000 	ldrb.w	r3, [r8]
 800711e:	2b30      	cmp	r3, #48	; 0x30
 8007120:	d10a      	bne.n	8007138 <__cvt+0x88>
 8007122:	2200      	movs	r2, #0
 8007124:	2300      	movs	r3, #0
 8007126:	4620      	mov	r0, r4
 8007128:	4629      	mov	r1, r5
 800712a:	f7f9 fc8d 	bl	8000a48 <__aeabi_dcmpeq>
 800712e:	b918      	cbnz	r0, 8007138 <__cvt+0x88>
 8007130:	f1c6 0601 	rsb	r6, r6, #1
 8007134:	f8ca 6000 	str.w	r6, [sl]
 8007138:	f8da 3000 	ldr.w	r3, [sl]
 800713c:	4499      	add	r9, r3
 800713e:	2200      	movs	r2, #0
 8007140:	2300      	movs	r3, #0
 8007142:	4620      	mov	r0, r4
 8007144:	4629      	mov	r1, r5
 8007146:	f7f9 fc7f 	bl	8000a48 <__aeabi_dcmpeq>
 800714a:	b938      	cbnz	r0, 800715c <__cvt+0xac>
 800714c:	2230      	movs	r2, #48	; 0x30
 800714e:	9b03      	ldr	r3, [sp, #12]
 8007150:	454b      	cmp	r3, r9
 8007152:	d205      	bcs.n	8007160 <__cvt+0xb0>
 8007154:	1c59      	adds	r1, r3, #1
 8007156:	9103      	str	r1, [sp, #12]
 8007158:	701a      	strb	r2, [r3, #0]
 800715a:	e7f8      	b.n	800714e <__cvt+0x9e>
 800715c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007160:	9b03      	ldr	r3, [sp, #12]
 8007162:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007164:	eba3 0308 	sub.w	r3, r3, r8
 8007168:	4640      	mov	r0, r8
 800716a:	6013      	str	r3, [r2, #0]
 800716c:	b004      	add	sp, #16
 800716e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007172 <__exponent>:
 8007172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007174:	2900      	cmp	r1, #0
 8007176:	4604      	mov	r4, r0
 8007178:	bfba      	itte	lt
 800717a:	4249      	neglt	r1, r1
 800717c:	232d      	movlt	r3, #45	; 0x2d
 800717e:	232b      	movge	r3, #43	; 0x2b
 8007180:	2909      	cmp	r1, #9
 8007182:	f804 2b02 	strb.w	r2, [r4], #2
 8007186:	7043      	strb	r3, [r0, #1]
 8007188:	dd20      	ble.n	80071cc <__exponent+0x5a>
 800718a:	f10d 0307 	add.w	r3, sp, #7
 800718e:	461f      	mov	r7, r3
 8007190:	260a      	movs	r6, #10
 8007192:	fb91 f5f6 	sdiv	r5, r1, r6
 8007196:	fb06 1115 	mls	r1, r6, r5, r1
 800719a:	3130      	adds	r1, #48	; 0x30
 800719c:	2d09      	cmp	r5, #9
 800719e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80071a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80071a6:	4629      	mov	r1, r5
 80071a8:	dc09      	bgt.n	80071be <__exponent+0x4c>
 80071aa:	3130      	adds	r1, #48	; 0x30
 80071ac:	3b02      	subs	r3, #2
 80071ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80071b2:	42bb      	cmp	r3, r7
 80071b4:	4622      	mov	r2, r4
 80071b6:	d304      	bcc.n	80071c2 <__exponent+0x50>
 80071b8:	1a10      	subs	r0, r2, r0
 80071ba:	b003      	add	sp, #12
 80071bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071be:	4613      	mov	r3, r2
 80071c0:	e7e7      	b.n	8007192 <__exponent+0x20>
 80071c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071c6:	f804 2b01 	strb.w	r2, [r4], #1
 80071ca:	e7f2      	b.n	80071b2 <__exponent+0x40>
 80071cc:	2330      	movs	r3, #48	; 0x30
 80071ce:	4419      	add	r1, r3
 80071d0:	7083      	strb	r3, [r0, #2]
 80071d2:	1d02      	adds	r2, r0, #4
 80071d4:	70c1      	strb	r1, [r0, #3]
 80071d6:	e7ef      	b.n	80071b8 <__exponent+0x46>

080071d8 <_printf_float>:
 80071d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071dc:	b08d      	sub	sp, #52	; 0x34
 80071de:	460c      	mov	r4, r1
 80071e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80071e4:	4616      	mov	r6, r2
 80071e6:	461f      	mov	r7, r3
 80071e8:	4605      	mov	r5, r0
 80071ea:	f001 fc43 	bl	8008a74 <_localeconv_r>
 80071ee:	6803      	ldr	r3, [r0, #0]
 80071f0:	9304      	str	r3, [sp, #16]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7f8 fffc 	bl	80001f0 <strlen>
 80071f8:	2300      	movs	r3, #0
 80071fa:	930a      	str	r3, [sp, #40]	; 0x28
 80071fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007200:	9005      	str	r0, [sp, #20]
 8007202:	3307      	adds	r3, #7
 8007204:	f023 0307 	bic.w	r3, r3, #7
 8007208:	f103 0208 	add.w	r2, r3, #8
 800720c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007210:	f8d4 b000 	ldr.w	fp, [r4]
 8007214:	f8c8 2000 	str.w	r2, [r8]
 8007218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007220:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007224:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007228:	9307      	str	r3, [sp, #28]
 800722a:	f8cd 8018 	str.w	r8, [sp, #24]
 800722e:	f04f 32ff 	mov.w	r2, #4294967295
 8007232:	4ba7      	ldr	r3, [pc, #668]	; (80074d0 <_printf_float+0x2f8>)
 8007234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007238:	f7f9 fc38 	bl	8000aac <__aeabi_dcmpun>
 800723c:	bb70      	cbnz	r0, 800729c <_printf_float+0xc4>
 800723e:	f04f 32ff 	mov.w	r2, #4294967295
 8007242:	4ba3      	ldr	r3, [pc, #652]	; (80074d0 <_printf_float+0x2f8>)
 8007244:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007248:	f7f9 fc12 	bl	8000a70 <__aeabi_dcmple>
 800724c:	bb30      	cbnz	r0, 800729c <_printf_float+0xc4>
 800724e:	2200      	movs	r2, #0
 8007250:	2300      	movs	r3, #0
 8007252:	4640      	mov	r0, r8
 8007254:	4649      	mov	r1, r9
 8007256:	f7f9 fc01 	bl	8000a5c <__aeabi_dcmplt>
 800725a:	b110      	cbz	r0, 8007262 <_printf_float+0x8a>
 800725c:	232d      	movs	r3, #45	; 0x2d
 800725e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007262:	4a9c      	ldr	r2, [pc, #624]	; (80074d4 <_printf_float+0x2fc>)
 8007264:	4b9c      	ldr	r3, [pc, #624]	; (80074d8 <_printf_float+0x300>)
 8007266:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800726a:	bf8c      	ite	hi
 800726c:	4690      	movhi	r8, r2
 800726e:	4698      	movls	r8, r3
 8007270:	2303      	movs	r3, #3
 8007272:	f02b 0204 	bic.w	r2, fp, #4
 8007276:	6123      	str	r3, [r4, #16]
 8007278:	6022      	str	r2, [r4, #0]
 800727a:	f04f 0900 	mov.w	r9, #0
 800727e:	9700      	str	r7, [sp, #0]
 8007280:	4633      	mov	r3, r6
 8007282:	aa0b      	add	r2, sp, #44	; 0x2c
 8007284:	4621      	mov	r1, r4
 8007286:	4628      	mov	r0, r5
 8007288:	f000 f9e6 	bl	8007658 <_printf_common>
 800728c:	3001      	adds	r0, #1
 800728e:	f040 808d 	bne.w	80073ac <_printf_float+0x1d4>
 8007292:	f04f 30ff 	mov.w	r0, #4294967295
 8007296:	b00d      	add	sp, #52	; 0x34
 8007298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729c:	4642      	mov	r2, r8
 800729e:	464b      	mov	r3, r9
 80072a0:	4640      	mov	r0, r8
 80072a2:	4649      	mov	r1, r9
 80072a4:	f7f9 fc02 	bl	8000aac <__aeabi_dcmpun>
 80072a8:	b110      	cbz	r0, 80072b0 <_printf_float+0xd8>
 80072aa:	4a8c      	ldr	r2, [pc, #560]	; (80074dc <_printf_float+0x304>)
 80072ac:	4b8c      	ldr	r3, [pc, #560]	; (80074e0 <_printf_float+0x308>)
 80072ae:	e7da      	b.n	8007266 <_printf_float+0x8e>
 80072b0:	6861      	ldr	r1, [r4, #4]
 80072b2:	1c4b      	adds	r3, r1, #1
 80072b4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80072b8:	a80a      	add	r0, sp, #40	; 0x28
 80072ba:	d13e      	bne.n	800733a <_printf_float+0x162>
 80072bc:	2306      	movs	r3, #6
 80072be:	6063      	str	r3, [r4, #4]
 80072c0:	2300      	movs	r3, #0
 80072c2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80072c6:	ab09      	add	r3, sp, #36	; 0x24
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	ec49 8b10 	vmov	d0, r8, r9
 80072ce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072d2:	6022      	str	r2, [r4, #0]
 80072d4:	f8cd a004 	str.w	sl, [sp, #4]
 80072d8:	6861      	ldr	r1, [r4, #4]
 80072da:	4628      	mov	r0, r5
 80072dc:	f7ff fee8 	bl	80070b0 <__cvt>
 80072e0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80072e4:	2b47      	cmp	r3, #71	; 0x47
 80072e6:	4680      	mov	r8, r0
 80072e8:	d109      	bne.n	80072fe <_printf_float+0x126>
 80072ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ec:	1cd8      	adds	r0, r3, #3
 80072ee:	db02      	blt.n	80072f6 <_printf_float+0x11e>
 80072f0:	6862      	ldr	r2, [r4, #4]
 80072f2:	4293      	cmp	r3, r2
 80072f4:	dd47      	ble.n	8007386 <_printf_float+0x1ae>
 80072f6:	f1aa 0a02 	sub.w	sl, sl, #2
 80072fa:	fa5f fa8a 	uxtb.w	sl, sl
 80072fe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007302:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007304:	d824      	bhi.n	8007350 <_printf_float+0x178>
 8007306:	3901      	subs	r1, #1
 8007308:	4652      	mov	r2, sl
 800730a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800730e:	9109      	str	r1, [sp, #36]	; 0x24
 8007310:	f7ff ff2f 	bl	8007172 <__exponent>
 8007314:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007316:	1813      	adds	r3, r2, r0
 8007318:	2a01      	cmp	r2, #1
 800731a:	4681      	mov	r9, r0
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	dc02      	bgt.n	8007326 <_printf_float+0x14e>
 8007320:	6822      	ldr	r2, [r4, #0]
 8007322:	07d1      	lsls	r1, r2, #31
 8007324:	d501      	bpl.n	800732a <_printf_float+0x152>
 8007326:	3301      	adds	r3, #1
 8007328:	6123      	str	r3, [r4, #16]
 800732a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0a5      	beq.n	800727e <_printf_float+0xa6>
 8007332:	232d      	movs	r3, #45	; 0x2d
 8007334:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007338:	e7a1      	b.n	800727e <_printf_float+0xa6>
 800733a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800733e:	f000 8177 	beq.w	8007630 <_printf_float+0x458>
 8007342:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007346:	d1bb      	bne.n	80072c0 <_printf_float+0xe8>
 8007348:	2900      	cmp	r1, #0
 800734a:	d1b9      	bne.n	80072c0 <_printf_float+0xe8>
 800734c:	2301      	movs	r3, #1
 800734e:	e7b6      	b.n	80072be <_printf_float+0xe6>
 8007350:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007354:	d119      	bne.n	800738a <_printf_float+0x1b2>
 8007356:	2900      	cmp	r1, #0
 8007358:	6863      	ldr	r3, [r4, #4]
 800735a:	dd0c      	ble.n	8007376 <_printf_float+0x19e>
 800735c:	6121      	str	r1, [r4, #16]
 800735e:	b913      	cbnz	r3, 8007366 <_printf_float+0x18e>
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	07d2      	lsls	r2, r2, #31
 8007364:	d502      	bpl.n	800736c <_printf_float+0x194>
 8007366:	3301      	adds	r3, #1
 8007368:	440b      	add	r3, r1
 800736a:	6123      	str	r3, [r4, #16]
 800736c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800736e:	65a3      	str	r3, [r4, #88]	; 0x58
 8007370:	f04f 0900 	mov.w	r9, #0
 8007374:	e7d9      	b.n	800732a <_printf_float+0x152>
 8007376:	b913      	cbnz	r3, 800737e <_printf_float+0x1a6>
 8007378:	6822      	ldr	r2, [r4, #0]
 800737a:	07d0      	lsls	r0, r2, #31
 800737c:	d501      	bpl.n	8007382 <_printf_float+0x1aa>
 800737e:	3302      	adds	r3, #2
 8007380:	e7f3      	b.n	800736a <_printf_float+0x192>
 8007382:	2301      	movs	r3, #1
 8007384:	e7f1      	b.n	800736a <_printf_float+0x192>
 8007386:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800738a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800738e:	4293      	cmp	r3, r2
 8007390:	db05      	blt.n	800739e <_printf_float+0x1c6>
 8007392:	6822      	ldr	r2, [r4, #0]
 8007394:	6123      	str	r3, [r4, #16]
 8007396:	07d1      	lsls	r1, r2, #31
 8007398:	d5e8      	bpl.n	800736c <_printf_float+0x194>
 800739a:	3301      	adds	r3, #1
 800739c:	e7e5      	b.n	800736a <_printf_float+0x192>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	bfd4      	ite	le
 80073a2:	f1c3 0302 	rsble	r3, r3, #2
 80073a6:	2301      	movgt	r3, #1
 80073a8:	4413      	add	r3, r2
 80073aa:	e7de      	b.n	800736a <_printf_float+0x192>
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	055a      	lsls	r2, r3, #21
 80073b0:	d407      	bmi.n	80073c2 <_printf_float+0x1ea>
 80073b2:	6923      	ldr	r3, [r4, #16]
 80073b4:	4642      	mov	r2, r8
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b8      	blx	r7
 80073bc:	3001      	adds	r0, #1
 80073be:	d12b      	bne.n	8007418 <_printf_float+0x240>
 80073c0:	e767      	b.n	8007292 <_printf_float+0xba>
 80073c2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80073c6:	f240 80dc 	bls.w	8007582 <_printf_float+0x3aa>
 80073ca:	2200      	movs	r2, #0
 80073cc:	2300      	movs	r3, #0
 80073ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073d2:	f7f9 fb39 	bl	8000a48 <__aeabi_dcmpeq>
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d033      	beq.n	8007442 <_printf_float+0x26a>
 80073da:	2301      	movs	r3, #1
 80073dc:	4a41      	ldr	r2, [pc, #260]	; (80074e4 <_printf_float+0x30c>)
 80073de:	4631      	mov	r1, r6
 80073e0:	4628      	mov	r0, r5
 80073e2:	47b8      	blx	r7
 80073e4:	3001      	adds	r0, #1
 80073e6:	f43f af54 	beq.w	8007292 <_printf_float+0xba>
 80073ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073ee:	429a      	cmp	r2, r3
 80073f0:	db02      	blt.n	80073f8 <_printf_float+0x220>
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	07d8      	lsls	r0, r3, #31
 80073f6:	d50f      	bpl.n	8007418 <_printf_float+0x240>
 80073f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073fc:	4631      	mov	r1, r6
 80073fe:	4628      	mov	r0, r5
 8007400:	47b8      	blx	r7
 8007402:	3001      	adds	r0, #1
 8007404:	f43f af45 	beq.w	8007292 <_printf_float+0xba>
 8007408:	f04f 0800 	mov.w	r8, #0
 800740c:	f104 091a 	add.w	r9, r4, #26
 8007410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007412:	3b01      	subs	r3, #1
 8007414:	4543      	cmp	r3, r8
 8007416:	dc09      	bgt.n	800742c <_printf_float+0x254>
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	079b      	lsls	r3, r3, #30
 800741c:	f100 8103 	bmi.w	8007626 <_printf_float+0x44e>
 8007420:	68e0      	ldr	r0, [r4, #12]
 8007422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007424:	4298      	cmp	r0, r3
 8007426:	bfb8      	it	lt
 8007428:	4618      	movlt	r0, r3
 800742a:	e734      	b.n	8007296 <_printf_float+0xbe>
 800742c:	2301      	movs	r3, #1
 800742e:	464a      	mov	r2, r9
 8007430:	4631      	mov	r1, r6
 8007432:	4628      	mov	r0, r5
 8007434:	47b8      	blx	r7
 8007436:	3001      	adds	r0, #1
 8007438:	f43f af2b 	beq.w	8007292 <_printf_float+0xba>
 800743c:	f108 0801 	add.w	r8, r8, #1
 8007440:	e7e6      	b.n	8007410 <_printf_float+0x238>
 8007442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	dc2b      	bgt.n	80074a0 <_printf_float+0x2c8>
 8007448:	2301      	movs	r3, #1
 800744a:	4a26      	ldr	r2, [pc, #152]	; (80074e4 <_printf_float+0x30c>)
 800744c:	4631      	mov	r1, r6
 800744e:	4628      	mov	r0, r5
 8007450:	47b8      	blx	r7
 8007452:	3001      	adds	r0, #1
 8007454:	f43f af1d 	beq.w	8007292 <_printf_float+0xba>
 8007458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745a:	b923      	cbnz	r3, 8007466 <_printf_float+0x28e>
 800745c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800745e:	b913      	cbnz	r3, 8007466 <_printf_float+0x28e>
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	07d9      	lsls	r1, r3, #31
 8007464:	d5d8      	bpl.n	8007418 <_printf_float+0x240>
 8007466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800746a:	4631      	mov	r1, r6
 800746c:	4628      	mov	r0, r5
 800746e:	47b8      	blx	r7
 8007470:	3001      	adds	r0, #1
 8007472:	f43f af0e 	beq.w	8007292 <_printf_float+0xba>
 8007476:	f04f 0900 	mov.w	r9, #0
 800747a:	f104 0a1a 	add.w	sl, r4, #26
 800747e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007480:	425b      	negs	r3, r3
 8007482:	454b      	cmp	r3, r9
 8007484:	dc01      	bgt.n	800748a <_printf_float+0x2b2>
 8007486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007488:	e794      	b.n	80073b4 <_printf_float+0x1dc>
 800748a:	2301      	movs	r3, #1
 800748c:	4652      	mov	r2, sl
 800748e:	4631      	mov	r1, r6
 8007490:	4628      	mov	r0, r5
 8007492:	47b8      	blx	r7
 8007494:	3001      	adds	r0, #1
 8007496:	f43f aefc 	beq.w	8007292 <_printf_float+0xba>
 800749a:	f109 0901 	add.w	r9, r9, #1
 800749e:	e7ee      	b.n	800747e <_printf_float+0x2a6>
 80074a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074a4:	429a      	cmp	r2, r3
 80074a6:	bfa8      	it	ge
 80074a8:	461a      	movge	r2, r3
 80074aa:	2a00      	cmp	r2, #0
 80074ac:	4691      	mov	r9, r2
 80074ae:	dd07      	ble.n	80074c0 <_printf_float+0x2e8>
 80074b0:	4613      	mov	r3, r2
 80074b2:	4631      	mov	r1, r6
 80074b4:	4642      	mov	r2, r8
 80074b6:	4628      	mov	r0, r5
 80074b8:	47b8      	blx	r7
 80074ba:	3001      	adds	r0, #1
 80074bc:	f43f aee9 	beq.w	8007292 <_printf_float+0xba>
 80074c0:	f104 031a 	add.w	r3, r4, #26
 80074c4:	f04f 0b00 	mov.w	fp, #0
 80074c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074cc:	9306      	str	r3, [sp, #24]
 80074ce:	e015      	b.n	80074fc <_printf_float+0x324>
 80074d0:	7fefffff 	.word	0x7fefffff
 80074d4:	0800b0b0 	.word	0x0800b0b0
 80074d8:	0800b0ac 	.word	0x0800b0ac
 80074dc:	0800b0b8 	.word	0x0800b0b8
 80074e0:	0800b0b4 	.word	0x0800b0b4
 80074e4:	0800b0bc 	.word	0x0800b0bc
 80074e8:	2301      	movs	r3, #1
 80074ea:	9a06      	ldr	r2, [sp, #24]
 80074ec:	4631      	mov	r1, r6
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b8      	blx	r7
 80074f2:	3001      	adds	r0, #1
 80074f4:	f43f aecd 	beq.w	8007292 <_printf_float+0xba>
 80074f8:	f10b 0b01 	add.w	fp, fp, #1
 80074fc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007500:	ebaa 0309 	sub.w	r3, sl, r9
 8007504:	455b      	cmp	r3, fp
 8007506:	dcef      	bgt.n	80074e8 <_printf_float+0x310>
 8007508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800750c:	429a      	cmp	r2, r3
 800750e:	44d0      	add	r8, sl
 8007510:	db15      	blt.n	800753e <_printf_float+0x366>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	07da      	lsls	r2, r3, #31
 8007516:	d412      	bmi.n	800753e <_printf_float+0x366>
 8007518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800751a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800751c:	eba3 020a 	sub.w	r2, r3, sl
 8007520:	eba3 0a01 	sub.w	sl, r3, r1
 8007524:	4592      	cmp	sl, r2
 8007526:	bfa8      	it	ge
 8007528:	4692      	movge	sl, r2
 800752a:	f1ba 0f00 	cmp.w	sl, #0
 800752e:	dc0e      	bgt.n	800754e <_printf_float+0x376>
 8007530:	f04f 0800 	mov.w	r8, #0
 8007534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007538:	f104 091a 	add.w	r9, r4, #26
 800753c:	e019      	b.n	8007572 <_printf_float+0x39a>
 800753e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007542:	4631      	mov	r1, r6
 8007544:	4628      	mov	r0, r5
 8007546:	47b8      	blx	r7
 8007548:	3001      	adds	r0, #1
 800754a:	d1e5      	bne.n	8007518 <_printf_float+0x340>
 800754c:	e6a1      	b.n	8007292 <_printf_float+0xba>
 800754e:	4653      	mov	r3, sl
 8007550:	4642      	mov	r2, r8
 8007552:	4631      	mov	r1, r6
 8007554:	4628      	mov	r0, r5
 8007556:	47b8      	blx	r7
 8007558:	3001      	adds	r0, #1
 800755a:	d1e9      	bne.n	8007530 <_printf_float+0x358>
 800755c:	e699      	b.n	8007292 <_printf_float+0xba>
 800755e:	2301      	movs	r3, #1
 8007560:	464a      	mov	r2, r9
 8007562:	4631      	mov	r1, r6
 8007564:	4628      	mov	r0, r5
 8007566:	47b8      	blx	r7
 8007568:	3001      	adds	r0, #1
 800756a:	f43f ae92 	beq.w	8007292 <_printf_float+0xba>
 800756e:	f108 0801 	add.w	r8, r8, #1
 8007572:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007576:	1a9b      	subs	r3, r3, r2
 8007578:	eba3 030a 	sub.w	r3, r3, sl
 800757c:	4543      	cmp	r3, r8
 800757e:	dcee      	bgt.n	800755e <_printf_float+0x386>
 8007580:	e74a      	b.n	8007418 <_printf_float+0x240>
 8007582:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007584:	2a01      	cmp	r2, #1
 8007586:	dc01      	bgt.n	800758c <_printf_float+0x3b4>
 8007588:	07db      	lsls	r3, r3, #31
 800758a:	d53a      	bpl.n	8007602 <_printf_float+0x42a>
 800758c:	2301      	movs	r3, #1
 800758e:	4642      	mov	r2, r8
 8007590:	4631      	mov	r1, r6
 8007592:	4628      	mov	r0, r5
 8007594:	47b8      	blx	r7
 8007596:	3001      	adds	r0, #1
 8007598:	f43f ae7b 	beq.w	8007292 <_printf_float+0xba>
 800759c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075a0:	4631      	mov	r1, r6
 80075a2:	4628      	mov	r0, r5
 80075a4:	47b8      	blx	r7
 80075a6:	3001      	adds	r0, #1
 80075a8:	f108 0801 	add.w	r8, r8, #1
 80075ac:	f43f ae71 	beq.w	8007292 <_printf_float+0xba>
 80075b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075b2:	2200      	movs	r2, #0
 80075b4:	f103 3aff 	add.w	sl, r3, #4294967295
 80075b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80075bc:	2300      	movs	r3, #0
 80075be:	f7f9 fa43 	bl	8000a48 <__aeabi_dcmpeq>
 80075c2:	b9c8      	cbnz	r0, 80075f8 <_printf_float+0x420>
 80075c4:	4653      	mov	r3, sl
 80075c6:	4642      	mov	r2, r8
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	d10e      	bne.n	80075f0 <_printf_float+0x418>
 80075d2:	e65e      	b.n	8007292 <_printf_float+0xba>
 80075d4:	2301      	movs	r3, #1
 80075d6:	4652      	mov	r2, sl
 80075d8:	4631      	mov	r1, r6
 80075da:	4628      	mov	r0, r5
 80075dc:	47b8      	blx	r7
 80075de:	3001      	adds	r0, #1
 80075e0:	f43f ae57 	beq.w	8007292 <_printf_float+0xba>
 80075e4:	f108 0801 	add.w	r8, r8, #1
 80075e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ea:	3b01      	subs	r3, #1
 80075ec:	4543      	cmp	r3, r8
 80075ee:	dcf1      	bgt.n	80075d4 <_printf_float+0x3fc>
 80075f0:	464b      	mov	r3, r9
 80075f2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075f6:	e6de      	b.n	80073b6 <_printf_float+0x1de>
 80075f8:	f04f 0800 	mov.w	r8, #0
 80075fc:	f104 0a1a 	add.w	sl, r4, #26
 8007600:	e7f2      	b.n	80075e8 <_printf_float+0x410>
 8007602:	2301      	movs	r3, #1
 8007604:	e7df      	b.n	80075c6 <_printf_float+0x3ee>
 8007606:	2301      	movs	r3, #1
 8007608:	464a      	mov	r2, r9
 800760a:	4631      	mov	r1, r6
 800760c:	4628      	mov	r0, r5
 800760e:	47b8      	blx	r7
 8007610:	3001      	adds	r0, #1
 8007612:	f43f ae3e 	beq.w	8007292 <_printf_float+0xba>
 8007616:	f108 0801 	add.w	r8, r8, #1
 800761a:	68e3      	ldr	r3, [r4, #12]
 800761c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800761e:	1a9b      	subs	r3, r3, r2
 8007620:	4543      	cmp	r3, r8
 8007622:	dcf0      	bgt.n	8007606 <_printf_float+0x42e>
 8007624:	e6fc      	b.n	8007420 <_printf_float+0x248>
 8007626:	f04f 0800 	mov.w	r8, #0
 800762a:	f104 0919 	add.w	r9, r4, #25
 800762e:	e7f4      	b.n	800761a <_printf_float+0x442>
 8007630:	2900      	cmp	r1, #0
 8007632:	f43f ae8b 	beq.w	800734c <_printf_float+0x174>
 8007636:	2300      	movs	r3, #0
 8007638:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800763c:	ab09      	add	r3, sp, #36	; 0x24
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	ec49 8b10 	vmov	d0, r8, r9
 8007644:	6022      	str	r2, [r4, #0]
 8007646:	f8cd a004 	str.w	sl, [sp, #4]
 800764a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800764e:	4628      	mov	r0, r5
 8007650:	f7ff fd2e 	bl	80070b0 <__cvt>
 8007654:	4680      	mov	r8, r0
 8007656:	e648      	b.n	80072ea <_printf_float+0x112>

08007658 <_printf_common>:
 8007658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800765c:	4691      	mov	r9, r2
 800765e:	461f      	mov	r7, r3
 8007660:	688a      	ldr	r2, [r1, #8]
 8007662:	690b      	ldr	r3, [r1, #16]
 8007664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007668:	4293      	cmp	r3, r2
 800766a:	bfb8      	it	lt
 800766c:	4613      	movlt	r3, r2
 800766e:	f8c9 3000 	str.w	r3, [r9]
 8007672:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007676:	4606      	mov	r6, r0
 8007678:	460c      	mov	r4, r1
 800767a:	b112      	cbz	r2, 8007682 <_printf_common+0x2a>
 800767c:	3301      	adds	r3, #1
 800767e:	f8c9 3000 	str.w	r3, [r9]
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	0699      	lsls	r1, r3, #26
 8007686:	bf42      	ittt	mi
 8007688:	f8d9 3000 	ldrmi.w	r3, [r9]
 800768c:	3302      	addmi	r3, #2
 800768e:	f8c9 3000 	strmi.w	r3, [r9]
 8007692:	6825      	ldr	r5, [r4, #0]
 8007694:	f015 0506 	ands.w	r5, r5, #6
 8007698:	d107      	bne.n	80076aa <_printf_common+0x52>
 800769a:	f104 0a19 	add.w	sl, r4, #25
 800769e:	68e3      	ldr	r3, [r4, #12]
 80076a0:	f8d9 2000 	ldr.w	r2, [r9]
 80076a4:	1a9b      	subs	r3, r3, r2
 80076a6:	42ab      	cmp	r3, r5
 80076a8:	dc28      	bgt.n	80076fc <_printf_common+0xa4>
 80076aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80076ae:	6822      	ldr	r2, [r4, #0]
 80076b0:	3300      	adds	r3, #0
 80076b2:	bf18      	it	ne
 80076b4:	2301      	movne	r3, #1
 80076b6:	0692      	lsls	r2, r2, #26
 80076b8:	d42d      	bmi.n	8007716 <_printf_common+0xbe>
 80076ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076be:	4639      	mov	r1, r7
 80076c0:	4630      	mov	r0, r6
 80076c2:	47c0      	blx	r8
 80076c4:	3001      	adds	r0, #1
 80076c6:	d020      	beq.n	800770a <_printf_common+0xb2>
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	68e5      	ldr	r5, [r4, #12]
 80076cc:	f8d9 2000 	ldr.w	r2, [r9]
 80076d0:	f003 0306 	and.w	r3, r3, #6
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	bf08      	it	eq
 80076d8:	1aad      	subeq	r5, r5, r2
 80076da:	68a3      	ldr	r3, [r4, #8]
 80076dc:	6922      	ldr	r2, [r4, #16]
 80076de:	bf0c      	ite	eq
 80076e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076e4:	2500      	movne	r5, #0
 80076e6:	4293      	cmp	r3, r2
 80076e8:	bfc4      	itt	gt
 80076ea:	1a9b      	subgt	r3, r3, r2
 80076ec:	18ed      	addgt	r5, r5, r3
 80076ee:	f04f 0900 	mov.w	r9, #0
 80076f2:	341a      	adds	r4, #26
 80076f4:	454d      	cmp	r5, r9
 80076f6:	d11a      	bne.n	800772e <_printf_common+0xd6>
 80076f8:	2000      	movs	r0, #0
 80076fa:	e008      	b.n	800770e <_printf_common+0xb6>
 80076fc:	2301      	movs	r3, #1
 80076fe:	4652      	mov	r2, sl
 8007700:	4639      	mov	r1, r7
 8007702:	4630      	mov	r0, r6
 8007704:	47c0      	blx	r8
 8007706:	3001      	adds	r0, #1
 8007708:	d103      	bne.n	8007712 <_printf_common+0xba>
 800770a:	f04f 30ff 	mov.w	r0, #4294967295
 800770e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007712:	3501      	adds	r5, #1
 8007714:	e7c3      	b.n	800769e <_printf_common+0x46>
 8007716:	18e1      	adds	r1, r4, r3
 8007718:	1c5a      	adds	r2, r3, #1
 800771a:	2030      	movs	r0, #48	; 0x30
 800771c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007720:	4422      	add	r2, r4
 8007722:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007726:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800772a:	3302      	adds	r3, #2
 800772c:	e7c5      	b.n	80076ba <_printf_common+0x62>
 800772e:	2301      	movs	r3, #1
 8007730:	4622      	mov	r2, r4
 8007732:	4639      	mov	r1, r7
 8007734:	4630      	mov	r0, r6
 8007736:	47c0      	blx	r8
 8007738:	3001      	adds	r0, #1
 800773a:	d0e6      	beq.n	800770a <_printf_common+0xb2>
 800773c:	f109 0901 	add.w	r9, r9, #1
 8007740:	e7d8      	b.n	80076f4 <_printf_common+0x9c>
	...

08007744 <_puts_r>:
 8007744:	b570      	push	{r4, r5, r6, lr}
 8007746:	460e      	mov	r6, r1
 8007748:	4605      	mov	r5, r0
 800774a:	b118      	cbz	r0, 8007754 <_puts_r+0x10>
 800774c:	6983      	ldr	r3, [r0, #24]
 800774e:	b90b      	cbnz	r3, 8007754 <_puts_r+0x10>
 8007750:	f001 f906 	bl	8008960 <__sinit>
 8007754:	69ab      	ldr	r3, [r5, #24]
 8007756:	68ac      	ldr	r4, [r5, #8]
 8007758:	b913      	cbnz	r3, 8007760 <_puts_r+0x1c>
 800775a:	4628      	mov	r0, r5
 800775c:	f001 f900 	bl	8008960 <__sinit>
 8007760:	4b23      	ldr	r3, [pc, #140]	; (80077f0 <_puts_r+0xac>)
 8007762:	429c      	cmp	r4, r3
 8007764:	d117      	bne.n	8007796 <_puts_r+0x52>
 8007766:	686c      	ldr	r4, [r5, #4]
 8007768:	89a3      	ldrh	r3, [r4, #12]
 800776a:	071b      	lsls	r3, r3, #28
 800776c:	d51d      	bpl.n	80077aa <_puts_r+0x66>
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	b1db      	cbz	r3, 80077aa <_puts_r+0x66>
 8007772:	3e01      	subs	r6, #1
 8007774:	68a3      	ldr	r3, [r4, #8]
 8007776:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800777a:	3b01      	subs	r3, #1
 800777c:	60a3      	str	r3, [r4, #8]
 800777e:	b9e9      	cbnz	r1, 80077bc <_puts_r+0x78>
 8007780:	2b00      	cmp	r3, #0
 8007782:	da2e      	bge.n	80077e2 <_puts_r+0x9e>
 8007784:	4622      	mov	r2, r4
 8007786:	210a      	movs	r1, #10
 8007788:	4628      	mov	r0, r5
 800778a:	f000 f8f5 	bl	8007978 <__swbuf_r>
 800778e:	3001      	adds	r0, #1
 8007790:	d011      	beq.n	80077b6 <_puts_r+0x72>
 8007792:	200a      	movs	r0, #10
 8007794:	e011      	b.n	80077ba <_puts_r+0x76>
 8007796:	4b17      	ldr	r3, [pc, #92]	; (80077f4 <_puts_r+0xb0>)
 8007798:	429c      	cmp	r4, r3
 800779a:	d101      	bne.n	80077a0 <_puts_r+0x5c>
 800779c:	68ac      	ldr	r4, [r5, #8]
 800779e:	e7e3      	b.n	8007768 <_puts_r+0x24>
 80077a0:	4b15      	ldr	r3, [pc, #84]	; (80077f8 <_puts_r+0xb4>)
 80077a2:	429c      	cmp	r4, r3
 80077a4:	bf08      	it	eq
 80077a6:	68ec      	ldreq	r4, [r5, #12]
 80077a8:	e7de      	b.n	8007768 <_puts_r+0x24>
 80077aa:	4621      	mov	r1, r4
 80077ac:	4628      	mov	r0, r5
 80077ae:	f000 f935 	bl	8007a1c <__swsetup_r>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d0dd      	beq.n	8007772 <_puts_r+0x2e>
 80077b6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ba:	bd70      	pop	{r4, r5, r6, pc}
 80077bc:	2b00      	cmp	r3, #0
 80077be:	da04      	bge.n	80077ca <_puts_r+0x86>
 80077c0:	69a2      	ldr	r2, [r4, #24]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	dc06      	bgt.n	80077d4 <_puts_r+0x90>
 80077c6:	290a      	cmp	r1, #10
 80077c8:	d004      	beq.n	80077d4 <_puts_r+0x90>
 80077ca:	6823      	ldr	r3, [r4, #0]
 80077cc:	1c5a      	adds	r2, r3, #1
 80077ce:	6022      	str	r2, [r4, #0]
 80077d0:	7019      	strb	r1, [r3, #0]
 80077d2:	e7cf      	b.n	8007774 <_puts_r+0x30>
 80077d4:	4622      	mov	r2, r4
 80077d6:	4628      	mov	r0, r5
 80077d8:	f000 f8ce 	bl	8007978 <__swbuf_r>
 80077dc:	3001      	adds	r0, #1
 80077de:	d1c9      	bne.n	8007774 <_puts_r+0x30>
 80077e0:	e7e9      	b.n	80077b6 <_puts_r+0x72>
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	200a      	movs	r0, #10
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	6022      	str	r2, [r4, #0]
 80077ea:	7018      	strb	r0, [r3, #0]
 80077ec:	e7e5      	b.n	80077ba <_puts_r+0x76>
 80077ee:	bf00      	nop
 80077f0:	0800b0ec 	.word	0x0800b0ec
 80077f4:	0800b10c 	.word	0x0800b10c
 80077f8:	0800b0cc 	.word	0x0800b0cc

080077fc <puts>:
 80077fc:	4b02      	ldr	r3, [pc, #8]	; (8007808 <puts+0xc>)
 80077fe:	4601      	mov	r1, r0
 8007800:	6818      	ldr	r0, [r3, #0]
 8007802:	f7ff bf9f 	b.w	8007744 <_puts_r>
 8007806:	bf00      	nop
 8007808:	20000028 	.word	0x20000028

0800780c <setbuf>:
 800780c:	2900      	cmp	r1, #0
 800780e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007812:	bf0c      	ite	eq
 8007814:	2202      	moveq	r2, #2
 8007816:	2200      	movne	r2, #0
 8007818:	f000 b800 	b.w	800781c <setvbuf>

0800781c <setvbuf>:
 800781c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007820:	461d      	mov	r5, r3
 8007822:	4b51      	ldr	r3, [pc, #324]	; (8007968 <setvbuf+0x14c>)
 8007824:	681e      	ldr	r6, [r3, #0]
 8007826:	4604      	mov	r4, r0
 8007828:	460f      	mov	r7, r1
 800782a:	4690      	mov	r8, r2
 800782c:	b126      	cbz	r6, 8007838 <setvbuf+0x1c>
 800782e:	69b3      	ldr	r3, [r6, #24]
 8007830:	b913      	cbnz	r3, 8007838 <setvbuf+0x1c>
 8007832:	4630      	mov	r0, r6
 8007834:	f001 f894 	bl	8008960 <__sinit>
 8007838:	4b4c      	ldr	r3, [pc, #304]	; (800796c <setvbuf+0x150>)
 800783a:	429c      	cmp	r4, r3
 800783c:	d152      	bne.n	80078e4 <setvbuf+0xc8>
 800783e:	6874      	ldr	r4, [r6, #4]
 8007840:	f1b8 0f02 	cmp.w	r8, #2
 8007844:	d006      	beq.n	8007854 <setvbuf+0x38>
 8007846:	f1b8 0f01 	cmp.w	r8, #1
 800784a:	f200 8089 	bhi.w	8007960 <setvbuf+0x144>
 800784e:	2d00      	cmp	r5, #0
 8007850:	f2c0 8086 	blt.w	8007960 <setvbuf+0x144>
 8007854:	4621      	mov	r1, r4
 8007856:	4630      	mov	r0, r6
 8007858:	f001 f818 	bl	800888c <_fflush_r>
 800785c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800785e:	b141      	cbz	r1, 8007872 <setvbuf+0x56>
 8007860:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007864:	4299      	cmp	r1, r3
 8007866:	d002      	beq.n	800786e <setvbuf+0x52>
 8007868:	4630      	mov	r0, r6
 800786a:	f001 fc71 	bl	8009150 <_free_r>
 800786e:	2300      	movs	r3, #0
 8007870:	6363      	str	r3, [r4, #52]	; 0x34
 8007872:	2300      	movs	r3, #0
 8007874:	61a3      	str	r3, [r4, #24]
 8007876:	6063      	str	r3, [r4, #4]
 8007878:	89a3      	ldrh	r3, [r4, #12]
 800787a:	061b      	lsls	r3, r3, #24
 800787c:	d503      	bpl.n	8007886 <setvbuf+0x6a>
 800787e:	6921      	ldr	r1, [r4, #16]
 8007880:	4630      	mov	r0, r6
 8007882:	f001 fc65 	bl	8009150 <_free_r>
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800788c:	f023 0303 	bic.w	r3, r3, #3
 8007890:	f1b8 0f02 	cmp.w	r8, #2
 8007894:	81a3      	strh	r3, [r4, #12]
 8007896:	d05d      	beq.n	8007954 <setvbuf+0x138>
 8007898:	ab01      	add	r3, sp, #4
 800789a:	466a      	mov	r2, sp
 800789c:	4621      	mov	r1, r4
 800789e:	4630      	mov	r0, r6
 80078a0:	f001 f8f6 	bl	8008a90 <__swhatbuf_r>
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	4318      	orrs	r0, r3
 80078a8:	81a0      	strh	r0, [r4, #12]
 80078aa:	bb2d      	cbnz	r5, 80078f8 <setvbuf+0xdc>
 80078ac:	9d00      	ldr	r5, [sp, #0]
 80078ae:	4628      	mov	r0, r5
 80078b0:	f001 f952 	bl	8008b58 <malloc>
 80078b4:	4607      	mov	r7, r0
 80078b6:	2800      	cmp	r0, #0
 80078b8:	d14e      	bne.n	8007958 <setvbuf+0x13c>
 80078ba:	f8dd 9000 	ldr.w	r9, [sp]
 80078be:	45a9      	cmp	r9, r5
 80078c0:	d13c      	bne.n	800793c <setvbuf+0x120>
 80078c2:	f04f 30ff 	mov.w	r0, #4294967295
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	f043 0302 	orr.w	r3, r3, #2
 80078cc:	81a3      	strh	r3, [r4, #12]
 80078ce:	2300      	movs	r3, #0
 80078d0:	60a3      	str	r3, [r4, #8]
 80078d2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80078d6:	6023      	str	r3, [r4, #0]
 80078d8:	6123      	str	r3, [r4, #16]
 80078da:	2301      	movs	r3, #1
 80078dc:	6163      	str	r3, [r4, #20]
 80078de:	b003      	add	sp, #12
 80078e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078e4:	4b22      	ldr	r3, [pc, #136]	; (8007970 <setvbuf+0x154>)
 80078e6:	429c      	cmp	r4, r3
 80078e8:	d101      	bne.n	80078ee <setvbuf+0xd2>
 80078ea:	68b4      	ldr	r4, [r6, #8]
 80078ec:	e7a8      	b.n	8007840 <setvbuf+0x24>
 80078ee:	4b21      	ldr	r3, [pc, #132]	; (8007974 <setvbuf+0x158>)
 80078f0:	429c      	cmp	r4, r3
 80078f2:	bf08      	it	eq
 80078f4:	68f4      	ldreq	r4, [r6, #12]
 80078f6:	e7a3      	b.n	8007840 <setvbuf+0x24>
 80078f8:	2f00      	cmp	r7, #0
 80078fa:	d0d8      	beq.n	80078ae <setvbuf+0x92>
 80078fc:	69b3      	ldr	r3, [r6, #24]
 80078fe:	b913      	cbnz	r3, 8007906 <setvbuf+0xea>
 8007900:	4630      	mov	r0, r6
 8007902:	f001 f82d 	bl	8008960 <__sinit>
 8007906:	f1b8 0f01 	cmp.w	r8, #1
 800790a:	bf08      	it	eq
 800790c:	89a3      	ldrheq	r3, [r4, #12]
 800790e:	6027      	str	r7, [r4, #0]
 8007910:	bf04      	itt	eq
 8007912:	f043 0301 	orreq.w	r3, r3, #1
 8007916:	81a3      	strheq	r3, [r4, #12]
 8007918:	89a3      	ldrh	r3, [r4, #12]
 800791a:	f013 0008 	ands.w	r0, r3, #8
 800791e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8007922:	d01b      	beq.n	800795c <setvbuf+0x140>
 8007924:	f013 0001 	ands.w	r0, r3, #1
 8007928:	bf18      	it	ne
 800792a:	426d      	negne	r5, r5
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	bf1d      	ittte	ne
 8007932:	60a3      	strne	r3, [r4, #8]
 8007934:	61a5      	strne	r5, [r4, #24]
 8007936:	4618      	movne	r0, r3
 8007938:	60a5      	streq	r5, [r4, #8]
 800793a:	e7d0      	b.n	80078de <setvbuf+0xc2>
 800793c:	4648      	mov	r0, r9
 800793e:	f001 f90b 	bl	8008b58 <malloc>
 8007942:	4607      	mov	r7, r0
 8007944:	2800      	cmp	r0, #0
 8007946:	d0bc      	beq.n	80078c2 <setvbuf+0xa6>
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	464d      	mov	r5, r9
 8007952:	e7d3      	b.n	80078fc <setvbuf+0xe0>
 8007954:	2000      	movs	r0, #0
 8007956:	e7b6      	b.n	80078c6 <setvbuf+0xaa>
 8007958:	46a9      	mov	r9, r5
 800795a:	e7f5      	b.n	8007948 <setvbuf+0x12c>
 800795c:	60a0      	str	r0, [r4, #8]
 800795e:	e7be      	b.n	80078de <setvbuf+0xc2>
 8007960:	f04f 30ff 	mov.w	r0, #4294967295
 8007964:	e7bb      	b.n	80078de <setvbuf+0xc2>
 8007966:	bf00      	nop
 8007968:	20000028 	.word	0x20000028
 800796c:	0800b0ec 	.word	0x0800b0ec
 8007970:	0800b10c 	.word	0x0800b10c
 8007974:	0800b0cc 	.word	0x0800b0cc

08007978 <__swbuf_r>:
 8007978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797a:	460e      	mov	r6, r1
 800797c:	4614      	mov	r4, r2
 800797e:	4605      	mov	r5, r0
 8007980:	b118      	cbz	r0, 800798a <__swbuf_r+0x12>
 8007982:	6983      	ldr	r3, [r0, #24]
 8007984:	b90b      	cbnz	r3, 800798a <__swbuf_r+0x12>
 8007986:	f000 ffeb 	bl	8008960 <__sinit>
 800798a:	4b21      	ldr	r3, [pc, #132]	; (8007a10 <__swbuf_r+0x98>)
 800798c:	429c      	cmp	r4, r3
 800798e:	d12a      	bne.n	80079e6 <__swbuf_r+0x6e>
 8007990:	686c      	ldr	r4, [r5, #4]
 8007992:	69a3      	ldr	r3, [r4, #24]
 8007994:	60a3      	str	r3, [r4, #8]
 8007996:	89a3      	ldrh	r3, [r4, #12]
 8007998:	071a      	lsls	r2, r3, #28
 800799a:	d52e      	bpl.n	80079fa <__swbuf_r+0x82>
 800799c:	6923      	ldr	r3, [r4, #16]
 800799e:	b363      	cbz	r3, 80079fa <__swbuf_r+0x82>
 80079a0:	6923      	ldr	r3, [r4, #16]
 80079a2:	6820      	ldr	r0, [r4, #0]
 80079a4:	1ac0      	subs	r0, r0, r3
 80079a6:	6963      	ldr	r3, [r4, #20]
 80079a8:	b2f6      	uxtb	r6, r6
 80079aa:	4283      	cmp	r3, r0
 80079ac:	4637      	mov	r7, r6
 80079ae:	dc04      	bgt.n	80079ba <__swbuf_r+0x42>
 80079b0:	4621      	mov	r1, r4
 80079b2:	4628      	mov	r0, r5
 80079b4:	f000 ff6a 	bl	800888c <_fflush_r>
 80079b8:	bb28      	cbnz	r0, 8007a06 <__swbuf_r+0x8e>
 80079ba:	68a3      	ldr	r3, [r4, #8]
 80079bc:	3b01      	subs	r3, #1
 80079be:	60a3      	str	r3, [r4, #8]
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	1c5a      	adds	r2, r3, #1
 80079c4:	6022      	str	r2, [r4, #0]
 80079c6:	701e      	strb	r6, [r3, #0]
 80079c8:	6963      	ldr	r3, [r4, #20]
 80079ca:	3001      	adds	r0, #1
 80079cc:	4283      	cmp	r3, r0
 80079ce:	d004      	beq.n	80079da <__swbuf_r+0x62>
 80079d0:	89a3      	ldrh	r3, [r4, #12]
 80079d2:	07db      	lsls	r3, r3, #31
 80079d4:	d519      	bpl.n	8007a0a <__swbuf_r+0x92>
 80079d6:	2e0a      	cmp	r6, #10
 80079d8:	d117      	bne.n	8007a0a <__swbuf_r+0x92>
 80079da:	4621      	mov	r1, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f000 ff55 	bl	800888c <_fflush_r>
 80079e2:	b190      	cbz	r0, 8007a0a <__swbuf_r+0x92>
 80079e4:	e00f      	b.n	8007a06 <__swbuf_r+0x8e>
 80079e6:	4b0b      	ldr	r3, [pc, #44]	; (8007a14 <__swbuf_r+0x9c>)
 80079e8:	429c      	cmp	r4, r3
 80079ea:	d101      	bne.n	80079f0 <__swbuf_r+0x78>
 80079ec:	68ac      	ldr	r4, [r5, #8]
 80079ee:	e7d0      	b.n	8007992 <__swbuf_r+0x1a>
 80079f0:	4b09      	ldr	r3, [pc, #36]	; (8007a18 <__swbuf_r+0xa0>)
 80079f2:	429c      	cmp	r4, r3
 80079f4:	bf08      	it	eq
 80079f6:	68ec      	ldreq	r4, [r5, #12]
 80079f8:	e7cb      	b.n	8007992 <__swbuf_r+0x1a>
 80079fa:	4621      	mov	r1, r4
 80079fc:	4628      	mov	r0, r5
 80079fe:	f000 f80d 	bl	8007a1c <__swsetup_r>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d0cc      	beq.n	80079a0 <__swbuf_r+0x28>
 8007a06:	f04f 37ff 	mov.w	r7, #4294967295
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	0800b0ec 	.word	0x0800b0ec
 8007a14:	0800b10c 	.word	0x0800b10c
 8007a18:	0800b0cc 	.word	0x0800b0cc

08007a1c <__swsetup_r>:
 8007a1c:	4b32      	ldr	r3, [pc, #200]	; (8007ae8 <__swsetup_r+0xcc>)
 8007a1e:	b570      	push	{r4, r5, r6, lr}
 8007a20:	681d      	ldr	r5, [r3, #0]
 8007a22:	4606      	mov	r6, r0
 8007a24:	460c      	mov	r4, r1
 8007a26:	b125      	cbz	r5, 8007a32 <__swsetup_r+0x16>
 8007a28:	69ab      	ldr	r3, [r5, #24]
 8007a2a:	b913      	cbnz	r3, 8007a32 <__swsetup_r+0x16>
 8007a2c:	4628      	mov	r0, r5
 8007a2e:	f000 ff97 	bl	8008960 <__sinit>
 8007a32:	4b2e      	ldr	r3, [pc, #184]	; (8007aec <__swsetup_r+0xd0>)
 8007a34:	429c      	cmp	r4, r3
 8007a36:	d10f      	bne.n	8007a58 <__swsetup_r+0x3c>
 8007a38:	686c      	ldr	r4, [r5, #4]
 8007a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	0715      	lsls	r5, r2, #28
 8007a42:	d42c      	bmi.n	8007a9e <__swsetup_r+0x82>
 8007a44:	06d0      	lsls	r0, r2, #27
 8007a46:	d411      	bmi.n	8007a6c <__swsetup_r+0x50>
 8007a48:	2209      	movs	r2, #9
 8007a4a:	6032      	str	r2, [r6, #0]
 8007a4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a50:	81a3      	strh	r3, [r4, #12]
 8007a52:	f04f 30ff 	mov.w	r0, #4294967295
 8007a56:	e03e      	b.n	8007ad6 <__swsetup_r+0xba>
 8007a58:	4b25      	ldr	r3, [pc, #148]	; (8007af0 <__swsetup_r+0xd4>)
 8007a5a:	429c      	cmp	r4, r3
 8007a5c:	d101      	bne.n	8007a62 <__swsetup_r+0x46>
 8007a5e:	68ac      	ldr	r4, [r5, #8]
 8007a60:	e7eb      	b.n	8007a3a <__swsetup_r+0x1e>
 8007a62:	4b24      	ldr	r3, [pc, #144]	; (8007af4 <__swsetup_r+0xd8>)
 8007a64:	429c      	cmp	r4, r3
 8007a66:	bf08      	it	eq
 8007a68:	68ec      	ldreq	r4, [r5, #12]
 8007a6a:	e7e6      	b.n	8007a3a <__swsetup_r+0x1e>
 8007a6c:	0751      	lsls	r1, r2, #29
 8007a6e:	d512      	bpl.n	8007a96 <__swsetup_r+0x7a>
 8007a70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a72:	b141      	cbz	r1, 8007a86 <__swsetup_r+0x6a>
 8007a74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a78:	4299      	cmp	r1, r3
 8007a7a:	d002      	beq.n	8007a82 <__swsetup_r+0x66>
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	f001 fb67 	bl	8009150 <_free_r>
 8007a82:	2300      	movs	r3, #0
 8007a84:	6363      	str	r3, [r4, #52]	; 0x34
 8007a86:	89a3      	ldrh	r3, [r4, #12]
 8007a88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a8c:	81a3      	strh	r3, [r4, #12]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	6063      	str	r3, [r4, #4]
 8007a92:	6923      	ldr	r3, [r4, #16]
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f043 0308 	orr.w	r3, r3, #8
 8007a9c:	81a3      	strh	r3, [r4, #12]
 8007a9e:	6923      	ldr	r3, [r4, #16]
 8007aa0:	b94b      	cbnz	r3, 8007ab6 <__swsetup_r+0x9a>
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007aac:	d003      	beq.n	8007ab6 <__swsetup_r+0x9a>
 8007aae:	4621      	mov	r1, r4
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	f001 f811 	bl	8008ad8 <__smakebuf_r>
 8007ab6:	89a2      	ldrh	r2, [r4, #12]
 8007ab8:	f012 0301 	ands.w	r3, r2, #1
 8007abc:	d00c      	beq.n	8007ad8 <__swsetup_r+0xbc>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	60a3      	str	r3, [r4, #8]
 8007ac2:	6963      	ldr	r3, [r4, #20]
 8007ac4:	425b      	negs	r3, r3
 8007ac6:	61a3      	str	r3, [r4, #24]
 8007ac8:	6923      	ldr	r3, [r4, #16]
 8007aca:	b953      	cbnz	r3, 8007ae2 <__swsetup_r+0xc6>
 8007acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ad0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007ad4:	d1ba      	bne.n	8007a4c <__swsetup_r+0x30>
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}
 8007ad8:	0792      	lsls	r2, r2, #30
 8007ada:	bf58      	it	pl
 8007adc:	6963      	ldrpl	r3, [r4, #20]
 8007ade:	60a3      	str	r3, [r4, #8]
 8007ae0:	e7f2      	b.n	8007ac8 <__swsetup_r+0xac>
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	e7f7      	b.n	8007ad6 <__swsetup_r+0xba>
 8007ae6:	bf00      	nop
 8007ae8:	20000028 	.word	0x20000028
 8007aec:	0800b0ec 	.word	0x0800b0ec
 8007af0:	0800b10c 	.word	0x0800b10c
 8007af4:	0800b0cc 	.word	0x0800b0cc

08007af8 <quorem>:
 8007af8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	6903      	ldr	r3, [r0, #16]
 8007afe:	690c      	ldr	r4, [r1, #16]
 8007b00:	42a3      	cmp	r3, r4
 8007b02:	4680      	mov	r8, r0
 8007b04:	f2c0 8082 	blt.w	8007c0c <quorem+0x114>
 8007b08:	3c01      	subs	r4, #1
 8007b0a:	f101 0714 	add.w	r7, r1, #20
 8007b0e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007b12:	f100 0614 	add.w	r6, r0, #20
 8007b16:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007b1a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007b1e:	eb06 030c 	add.w	r3, r6, ip
 8007b22:	3501      	adds	r5, #1
 8007b24:	eb07 090c 	add.w	r9, r7, ip
 8007b28:	9301      	str	r3, [sp, #4]
 8007b2a:	fbb0 f5f5 	udiv	r5, r0, r5
 8007b2e:	b395      	cbz	r5, 8007b96 <quorem+0x9e>
 8007b30:	f04f 0a00 	mov.w	sl, #0
 8007b34:	4638      	mov	r0, r7
 8007b36:	46b6      	mov	lr, r6
 8007b38:	46d3      	mov	fp, sl
 8007b3a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b3e:	b293      	uxth	r3, r2
 8007b40:	fb05 a303 	mla	r3, r5, r3, sl
 8007b44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	ebab 0303 	sub.w	r3, fp, r3
 8007b4e:	0c12      	lsrs	r2, r2, #16
 8007b50:	f8de b000 	ldr.w	fp, [lr]
 8007b54:	fb05 a202 	mla	r2, r5, r2, sl
 8007b58:	fa13 f38b 	uxtah	r3, r3, fp
 8007b5c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007b60:	fa1f fb82 	uxth.w	fp, r2
 8007b64:	f8de 2000 	ldr.w	r2, [lr]
 8007b68:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007b6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b76:	4581      	cmp	r9, r0
 8007b78:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007b7c:	f84e 3b04 	str.w	r3, [lr], #4
 8007b80:	d2db      	bcs.n	8007b3a <quorem+0x42>
 8007b82:	f856 300c 	ldr.w	r3, [r6, ip]
 8007b86:	b933      	cbnz	r3, 8007b96 <quorem+0x9e>
 8007b88:	9b01      	ldr	r3, [sp, #4]
 8007b8a:	3b04      	subs	r3, #4
 8007b8c:	429e      	cmp	r6, r3
 8007b8e:	461a      	mov	r2, r3
 8007b90:	d330      	bcc.n	8007bf4 <quorem+0xfc>
 8007b92:	f8c8 4010 	str.w	r4, [r8, #16]
 8007b96:	4640      	mov	r0, r8
 8007b98:	f001 fa06 	bl	8008fa8 <__mcmp>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	db25      	blt.n	8007bec <quorem+0xf4>
 8007ba0:	3501      	adds	r5, #1
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f04f 0c00 	mov.w	ip, #0
 8007ba8:	f857 2b04 	ldr.w	r2, [r7], #4
 8007bac:	f8d0 e000 	ldr.w	lr, [r0]
 8007bb0:	b293      	uxth	r3, r2
 8007bb2:	ebac 0303 	sub.w	r3, ip, r3
 8007bb6:	0c12      	lsrs	r2, r2, #16
 8007bb8:	fa13 f38e 	uxtah	r3, r3, lr
 8007bbc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007bc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bca:	45b9      	cmp	r9, r7
 8007bcc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007bd0:	f840 3b04 	str.w	r3, [r0], #4
 8007bd4:	d2e8      	bcs.n	8007ba8 <quorem+0xb0>
 8007bd6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007bda:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007bde:	b92a      	cbnz	r2, 8007bec <quorem+0xf4>
 8007be0:	3b04      	subs	r3, #4
 8007be2:	429e      	cmp	r6, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	d30b      	bcc.n	8007c00 <quorem+0x108>
 8007be8:	f8c8 4010 	str.w	r4, [r8, #16]
 8007bec:	4628      	mov	r0, r5
 8007bee:	b003      	add	sp, #12
 8007bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf4:	6812      	ldr	r2, [r2, #0]
 8007bf6:	3b04      	subs	r3, #4
 8007bf8:	2a00      	cmp	r2, #0
 8007bfa:	d1ca      	bne.n	8007b92 <quorem+0x9a>
 8007bfc:	3c01      	subs	r4, #1
 8007bfe:	e7c5      	b.n	8007b8c <quorem+0x94>
 8007c00:	6812      	ldr	r2, [r2, #0]
 8007c02:	3b04      	subs	r3, #4
 8007c04:	2a00      	cmp	r2, #0
 8007c06:	d1ef      	bne.n	8007be8 <quorem+0xf0>
 8007c08:	3c01      	subs	r4, #1
 8007c0a:	e7ea      	b.n	8007be2 <quorem+0xea>
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	e7ee      	b.n	8007bee <quorem+0xf6>

08007c10 <_dtoa_r>:
 8007c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c14:	ec57 6b10 	vmov	r6, r7, d0
 8007c18:	b097      	sub	sp, #92	; 0x5c
 8007c1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c1c:	9106      	str	r1, [sp, #24]
 8007c1e:	4604      	mov	r4, r0
 8007c20:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c22:	9312      	str	r3, [sp, #72]	; 0x48
 8007c24:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007c28:	e9cd 6700 	strd	r6, r7, [sp]
 8007c2c:	b93d      	cbnz	r5, 8007c3e <_dtoa_r+0x2e>
 8007c2e:	2010      	movs	r0, #16
 8007c30:	f000 ff92 	bl	8008b58 <malloc>
 8007c34:	6260      	str	r0, [r4, #36]	; 0x24
 8007c36:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c3a:	6005      	str	r5, [r0, #0]
 8007c3c:	60c5      	str	r5, [r0, #12]
 8007c3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c40:	6819      	ldr	r1, [r3, #0]
 8007c42:	b151      	cbz	r1, 8007c5a <_dtoa_r+0x4a>
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	604a      	str	r2, [r1, #4]
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4093      	lsls	r3, r2
 8007c4c:	608b      	str	r3, [r1, #8]
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 ffc9 	bl	8008be6 <_Bfree>
 8007c54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c56:	2200      	movs	r2, #0
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	1e3b      	subs	r3, r7, #0
 8007c5c:	bfbb      	ittet	lt
 8007c5e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c62:	9301      	strlt	r3, [sp, #4]
 8007c64:	2300      	movge	r3, #0
 8007c66:	2201      	movlt	r2, #1
 8007c68:	bfac      	ite	ge
 8007c6a:	f8c8 3000 	strge.w	r3, [r8]
 8007c6e:	f8c8 2000 	strlt.w	r2, [r8]
 8007c72:	4baf      	ldr	r3, [pc, #700]	; (8007f30 <_dtoa_r+0x320>)
 8007c74:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c78:	ea33 0308 	bics.w	r3, r3, r8
 8007c7c:	d114      	bne.n	8007ca8 <_dtoa_r+0x98>
 8007c7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c80:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c84:	6013      	str	r3, [r2, #0]
 8007c86:	9b00      	ldr	r3, [sp, #0]
 8007c88:	b923      	cbnz	r3, 8007c94 <_dtoa_r+0x84>
 8007c8a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	f000 8542 	beq.w	8008718 <_dtoa_r+0xb08>
 8007c94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c96:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007f44 <_dtoa_r+0x334>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 8544 	beq.w	8008728 <_dtoa_r+0xb18>
 8007ca0:	f10b 0303 	add.w	r3, fp, #3
 8007ca4:	f000 bd3e 	b.w	8008724 <_dtoa_r+0xb14>
 8007ca8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cac:	2200      	movs	r2, #0
 8007cae:	2300      	movs	r3, #0
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	4639      	mov	r1, r7
 8007cb4:	f7f8 fec8 	bl	8000a48 <__aeabi_dcmpeq>
 8007cb8:	4681      	mov	r9, r0
 8007cba:	b168      	cbz	r0, 8007cd8 <_dtoa_r+0xc8>
 8007cbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	6013      	str	r3, [r2, #0]
 8007cc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 8524 	beq.w	8008712 <_dtoa_r+0xb02>
 8007cca:	4b9a      	ldr	r3, [pc, #616]	; (8007f34 <_dtoa_r+0x324>)
 8007ccc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007cce:	f103 3bff 	add.w	fp, r3, #4294967295
 8007cd2:	6013      	str	r3, [r2, #0]
 8007cd4:	f000 bd28 	b.w	8008728 <_dtoa_r+0xb18>
 8007cd8:	aa14      	add	r2, sp, #80	; 0x50
 8007cda:	a915      	add	r1, sp, #84	; 0x54
 8007cdc:	ec47 6b10 	vmov	d0, r6, r7
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f001 f9d8 	bl	8009096 <__d2b>
 8007ce6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007cea:	9004      	str	r0, [sp, #16]
 8007cec:	2d00      	cmp	r5, #0
 8007cee:	d07c      	beq.n	8007dea <_dtoa_r+0x1da>
 8007cf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cf4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007cf8:	46b2      	mov	sl, r6
 8007cfa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007cfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d02:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007d06:	2200      	movs	r2, #0
 8007d08:	4b8b      	ldr	r3, [pc, #556]	; (8007f38 <_dtoa_r+0x328>)
 8007d0a:	4650      	mov	r0, sl
 8007d0c:	4659      	mov	r1, fp
 8007d0e:	f7f8 fa7b 	bl	8000208 <__aeabi_dsub>
 8007d12:	a381      	add	r3, pc, #516	; (adr r3, 8007f18 <_dtoa_r+0x308>)
 8007d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d18:	f7f8 fc2e 	bl	8000578 <__aeabi_dmul>
 8007d1c:	a380      	add	r3, pc, #512	; (adr r3, 8007f20 <_dtoa_r+0x310>)
 8007d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d22:	f7f8 fa73 	bl	800020c <__adddf3>
 8007d26:	4606      	mov	r6, r0
 8007d28:	4628      	mov	r0, r5
 8007d2a:	460f      	mov	r7, r1
 8007d2c:	f7f8 fbba 	bl	80004a4 <__aeabi_i2d>
 8007d30:	a37d      	add	r3, pc, #500	; (adr r3, 8007f28 <_dtoa_r+0x318>)
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	f7f8 fc1f 	bl	8000578 <__aeabi_dmul>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4630      	mov	r0, r6
 8007d40:	4639      	mov	r1, r7
 8007d42:	f7f8 fa63 	bl	800020c <__adddf3>
 8007d46:	4606      	mov	r6, r0
 8007d48:	460f      	mov	r7, r1
 8007d4a:	f7f8 fec5 	bl	8000ad8 <__aeabi_d2iz>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	4682      	mov	sl, r0
 8007d52:	2300      	movs	r3, #0
 8007d54:	4630      	mov	r0, r6
 8007d56:	4639      	mov	r1, r7
 8007d58:	f7f8 fe80 	bl	8000a5c <__aeabi_dcmplt>
 8007d5c:	b148      	cbz	r0, 8007d72 <_dtoa_r+0x162>
 8007d5e:	4650      	mov	r0, sl
 8007d60:	f7f8 fba0 	bl	80004a4 <__aeabi_i2d>
 8007d64:	4632      	mov	r2, r6
 8007d66:	463b      	mov	r3, r7
 8007d68:	f7f8 fe6e 	bl	8000a48 <__aeabi_dcmpeq>
 8007d6c:	b908      	cbnz	r0, 8007d72 <_dtoa_r+0x162>
 8007d6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d72:	f1ba 0f16 	cmp.w	sl, #22
 8007d76:	d859      	bhi.n	8007e2c <_dtoa_r+0x21c>
 8007d78:	4970      	ldr	r1, [pc, #448]	; (8007f3c <_dtoa_r+0x32c>)
 8007d7a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007d7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d86:	f7f8 fe87 	bl	8000a98 <__aeabi_dcmpgt>
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	d050      	beq.n	8007e30 <_dtoa_r+0x220>
 8007d8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d92:	2300      	movs	r3, #0
 8007d94:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d98:	1b5d      	subs	r5, r3, r5
 8007d9a:	f1b5 0801 	subs.w	r8, r5, #1
 8007d9e:	bf49      	itett	mi
 8007da0:	f1c5 0301 	rsbmi	r3, r5, #1
 8007da4:	2300      	movpl	r3, #0
 8007da6:	9305      	strmi	r3, [sp, #20]
 8007da8:	f04f 0800 	movmi.w	r8, #0
 8007dac:	bf58      	it	pl
 8007dae:	9305      	strpl	r3, [sp, #20]
 8007db0:	f1ba 0f00 	cmp.w	sl, #0
 8007db4:	db3e      	blt.n	8007e34 <_dtoa_r+0x224>
 8007db6:	2300      	movs	r3, #0
 8007db8:	44d0      	add	r8, sl
 8007dba:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007dbe:	9307      	str	r3, [sp, #28]
 8007dc0:	9b06      	ldr	r3, [sp, #24]
 8007dc2:	2b09      	cmp	r3, #9
 8007dc4:	f200 8090 	bhi.w	8007ee8 <_dtoa_r+0x2d8>
 8007dc8:	2b05      	cmp	r3, #5
 8007dca:	bfc4      	itt	gt
 8007dcc:	3b04      	subgt	r3, #4
 8007dce:	9306      	strgt	r3, [sp, #24]
 8007dd0:	9b06      	ldr	r3, [sp, #24]
 8007dd2:	f1a3 0302 	sub.w	r3, r3, #2
 8007dd6:	bfcc      	ite	gt
 8007dd8:	2500      	movgt	r5, #0
 8007dda:	2501      	movle	r5, #1
 8007ddc:	2b03      	cmp	r3, #3
 8007dde:	f200 808f 	bhi.w	8007f00 <_dtoa_r+0x2f0>
 8007de2:	e8df f003 	tbb	[pc, r3]
 8007de6:	7f7d      	.short	0x7f7d
 8007de8:	7131      	.short	0x7131
 8007dea:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007dee:	441d      	add	r5, r3
 8007df0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007df4:	2820      	cmp	r0, #32
 8007df6:	dd13      	ble.n	8007e20 <_dtoa_r+0x210>
 8007df8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007dfc:	9b00      	ldr	r3, [sp, #0]
 8007dfe:	fa08 f800 	lsl.w	r8, r8, r0
 8007e02:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007e06:	fa23 f000 	lsr.w	r0, r3, r0
 8007e0a:	ea48 0000 	orr.w	r0, r8, r0
 8007e0e:	f7f8 fb39 	bl	8000484 <__aeabi_ui2d>
 8007e12:	2301      	movs	r3, #1
 8007e14:	4682      	mov	sl, r0
 8007e16:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007e1a:	3d01      	subs	r5, #1
 8007e1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e1e:	e772      	b.n	8007d06 <_dtoa_r+0xf6>
 8007e20:	9b00      	ldr	r3, [sp, #0]
 8007e22:	f1c0 0020 	rsb	r0, r0, #32
 8007e26:	fa03 f000 	lsl.w	r0, r3, r0
 8007e2a:	e7f0      	b.n	8007e0e <_dtoa_r+0x1fe>
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e7b1      	b.n	8007d94 <_dtoa_r+0x184>
 8007e30:	900f      	str	r0, [sp, #60]	; 0x3c
 8007e32:	e7b0      	b.n	8007d96 <_dtoa_r+0x186>
 8007e34:	9b05      	ldr	r3, [sp, #20]
 8007e36:	eba3 030a 	sub.w	r3, r3, sl
 8007e3a:	9305      	str	r3, [sp, #20]
 8007e3c:	f1ca 0300 	rsb	r3, sl, #0
 8007e40:	9307      	str	r3, [sp, #28]
 8007e42:	2300      	movs	r3, #0
 8007e44:	930e      	str	r3, [sp, #56]	; 0x38
 8007e46:	e7bb      	b.n	8007dc0 <_dtoa_r+0x1b0>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	dd59      	ble.n	8007f06 <_dtoa_r+0x2f6>
 8007e52:	9302      	str	r3, [sp, #8]
 8007e54:	4699      	mov	r9, r3
 8007e56:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e58:	2200      	movs	r2, #0
 8007e5a:	6072      	str	r2, [r6, #4]
 8007e5c:	2204      	movs	r2, #4
 8007e5e:	f102 0014 	add.w	r0, r2, #20
 8007e62:	4298      	cmp	r0, r3
 8007e64:	6871      	ldr	r1, [r6, #4]
 8007e66:	d953      	bls.n	8007f10 <_dtoa_r+0x300>
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f000 fe88 	bl	8008b7e <_Balloc>
 8007e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e70:	6030      	str	r0, [r6, #0]
 8007e72:	f1b9 0f0e 	cmp.w	r9, #14
 8007e76:	f8d3 b000 	ldr.w	fp, [r3]
 8007e7a:	f200 80e6 	bhi.w	800804a <_dtoa_r+0x43a>
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	f000 80e3 	beq.w	800804a <_dtoa_r+0x43a>
 8007e84:	ed9d 7b00 	vldr	d7, [sp]
 8007e88:	f1ba 0f00 	cmp.w	sl, #0
 8007e8c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007e90:	dd74      	ble.n	8007f7c <_dtoa_r+0x36c>
 8007e92:	4a2a      	ldr	r2, [pc, #168]	; (8007f3c <_dtoa_r+0x32c>)
 8007e94:	f00a 030f 	and.w	r3, sl, #15
 8007e98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007e9c:	ed93 7b00 	vldr	d7, [r3]
 8007ea0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007ea4:	06f0      	lsls	r0, r6, #27
 8007ea6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007eaa:	d565      	bpl.n	8007f78 <_dtoa_r+0x368>
 8007eac:	4b24      	ldr	r3, [pc, #144]	; (8007f40 <_dtoa_r+0x330>)
 8007eae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007eb2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eb6:	f7f8 fc89 	bl	80007cc <__aeabi_ddiv>
 8007eba:	e9cd 0100 	strd	r0, r1, [sp]
 8007ebe:	f006 060f 	and.w	r6, r6, #15
 8007ec2:	2503      	movs	r5, #3
 8007ec4:	4f1e      	ldr	r7, [pc, #120]	; (8007f40 <_dtoa_r+0x330>)
 8007ec6:	e04c      	b.n	8007f62 <_dtoa_r+0x352>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	930a      	str	r3, [sp, #40]	; 0x28
 8007ecc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ece:	4453      	add	r3, sl
 8007ed0:	f103 0901 	add.w	r9, r3, #1
 8007ed4:	9302      	str	r3, [sp, #8]
 8007ed6:	464b      	mov	r3, r9
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	bfb8      	it	lt
 8007edc:	2301      	movlt	r3, #1
 8007ede:	e7ba      	b.n	8007e56 <_dtoa_r+0x246>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e7b2      	b.n	8007e4a <_dtoa_r+0x23a>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	e7f0      	b.n	8007eca <_dtoa_r+0x2ba>
 8007ee8:	2501      	movs	r5, #1
 8007eea:	2300      	movs	r3, #0
 8007eec:	9306      	str	r3, [sp, #24]
 8007eee:	950a      	str	r5, [sp, #40]	; 0x28
 8007ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef4:	9302      	str	r3, [sp, #8]
 8007ef6:	4699      	mov	r9, r3
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2312      	movs	r3, #18
 8007efc:	920b      	str	r2, [sp, #44]	; 0x2c
 8007efe:	e7aa      	b.n	8007e56 <_dtoa_r+0x246>
 8007f00:	2301      	movs	r3, #1
 8007f02:	930a      	str	r3, [sp, #40]	; 0x28
 8007f04:	e7f4      	b.n	8007ef0 <_dtoa_r+0x2e0>
 8007f06:	2301      	movs	r3, #1
 8007f08:	9302      	str	r3, [sp, #8]
 8007f0a:	4699      	mov	r9, r3
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	e7f5      	b.n	8007efc <_dtoa_r+0x2ec>
 8007f10:	3101      	adds	r1, #1
 8007f12:	6071      	str	r1, [r6, #4]
 8007f14:	0052      	lsls	r2, r2, #1
 8007f16:	e7a2      	b.n	8007e5e <_dtoa_r+0x24e>
 8007f18:	636f4361 	.word	0x636f4361
 8007f1c:	3fd287a7 	.word	0x3fd287a7
 8007f20:	8b60c8b3 	.word	0x8b60c8b3
 8007f24:	3fc68a28 	.word	0x3fc68a28
 8007f28:	509f79fb 	.word	0x509f79fb
 8007f2c:	3fd34413 	.word	0x3fd34413
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	0800b0bd 	.word	0x0800b0bd
 8007f38:	3ff80000 	.word	0x3ff80000
 8007f3c:	0800b158 	.word	0x0800b158
 8007f40:	0800b130 	.word	0x0800b130
 8007f44:	0800b0c7 	.word	0x0800b0c7
 8007f48:	07f1      	lsls	r1, r6, #31
 8007f4a:	d508      	bpl.n	8007f5e <_dtoa_r+0x34e>
 8007f4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007f50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f54:	f7f8 fb10 	bl	8000578 <__aeabi_dmul>
 8007f58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007f5c:	3501      	adds	r5, #1
 8007f5e:	1076      	asrs	r6, r6, #1
 8007f60:	3708      	adds	r7, #8
 8007f62:	2e00      	cmp	r6, #0
 8007f64:	d1f0      	bne.n	8007f48 <_dtoa_r+0x338>
 8007f66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007f6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f6e:	f7f8 fc2d 	bl	80007cc <__aeabi_ddiv>
 8007f72:	e9cd 0100 	strd	r0, r1, [sp]
 8007f76:	e01a      	b.n	8007fae <_dtoa_r+0x39e>
 8007f78:	2502      	movs	r5, #2
 8007f7a:	e7a3      	b.n	8007ec4 <_dtoa_r+0x2b4>
 8007f7c:	f000 80a0 	beq.w	80080c0 <_dtoa_r+0x4b0>
 8007f80:	f1ca 0600 	rsb	r6, sl, #0
 8007f84:	4b9f      	ldr	r3, [pc, #636]	; (8008204 <_dtoa_r+0x5f4>)
 8007f86:	4fa0      	ldr	r7, [pc, #640]	; (8008208 <_dtoa_r+0x5f8>)
 8007f88:	f006 020f 	and.w	r2, r6, #15
 8007f8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f98:	f7f8 faee 	bl	8000578 <__aeabi_dmul>
 8007f9c:	e9cd 0100 	strd	r0, r1, [sp]
 8007fa0:	1136      	asrs	r6, r6, #4
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	2502      	movs	r5, #2
 8007fa6:	2e00      	cmp	r6, #0
 8007fa8:	d17f      	bne.n	80080aa <_dtoa_r+0x49a>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1e1      	bne.n	8007f72 <_dtoa_r+0x362>
 8007fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f000 8087 	beq.w	80080c4 <_dtoa_r+0x4b4>
 8007fb6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	4b93      	ldr	r3, [pc, #588]	; (800820c <_dtoa_r+0x5fc>)
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	4639      	mov	r1, r7
 8007fc2:	f7f8 fd4b 	bl	8000a5c <__aeabi_dcmplt>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	d07c      	beq.n	80080c4 <_dtoa_r+0x4b4>
 8007fca:	f1b9 0f00 	cmp.w	r9, #0
 8007fce:	d079      	beq.n	80080c4 <_dtoa_r+0x4b4>
 8007fd0:	9b02      	ldr	r3, [sp, #8]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	dd35      	ble.n	8008042 <_dtoa_r+0x432>
 8007fd6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007fda:	9308      	str	r3, [sp, #32]
 8007fdc:	4639      	mov	r1, r7
 8007fde:	2200      	movs	r2, #0
 8007fe0:	4b8b      	ldr	r3, [pc, #556]	; (8008210 <_dtoa_r+0x600>)
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f7f8 fac8 	bl	8000578 <__aeabi_dmul>
 8007fe8:	e9cd 0100 	strd	r0, r1, [sp]
 8007fec:	9f02      	ldr	r7, [sp, #8]
 8007fee:	3501      	adds	r5, #1
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f7f8 fa57 	bl	80004a4 <__aeabi_i2d>
 8007ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ffa:	f7f8 fabd 	bl	8000578 <__aeabi_dmul>
 8007ffe:	2200      	movs	r2, #0
 8008000:	4b84      	ldr	r3, [pc, #528]	; (8008214 <_dtoa_r+0x604>)
 8008002:	f7f8 f903 	bl	800020c <__adddf3>
 8008006:	4605      	mov	r5, r0
 8008008:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800800c:	2f00      	cmp	r7, #0
 800800e:	d15d      	bne.n	80080cc <_dtoa_r+0x4bc>
 8008010:	2200      	movs	r2, #0
 8008012:	4b81      	ldr	r3, [pc, #516]	; (8008218 <_dtoa_r+0x608>)
 8008014:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008018:	f7f8 f8f6 	bl	8000208 <__aeabi_dsub>
 800801c:	462a      	mov	r2, r5
 800801e:	4633      	mov	r3, r6
 8008020:	e9cd 0100 	strd	r0, r1, [sp]
 8008024:	f7f8 fd38 	bl	8000a98 <__aeabi_dcmpgt>
 8008028:	2800      	cmp	r0, #0
 800802a:	f040 8288 	bne.w	800853e <_dtoa_r+0x92e>
 800802e:	462a      	mov	r2, r5
 8008030:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008034:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008038:	f7f8 fd10 	bl	8000a5c <__aeabi_dcmplt>
 800803c:	2800      	cmp	r0, #0
 800803e:	f040 827c 	bne.w	800853a <_dtoa_r+0x92a>
 8008042:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008046:	e9cd 2300 	strd	r2, r3, [sp]
 800804a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800804c:	2b00      	cmp	r3, #0
 800804e:	f2c0 8150 	blt.w	80082f2 <_dtoa_r+0x6e2>
 8008052:	f1ba 0f0e 	cmp.w	sl, #14
 8008056:	f300 814c 	bgt.w	80082f2 <_dtoa_r+0x6e2>
 800805a:	4b6a      	ldr	r3, [pc, #424]	; (8008204 <_dtoa_r+0x5f4>)
 800805c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008060:	ed93 7b00 	vldr	d7, [r3]
 8008064:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008066:	2b00      	cmp	r3, #0
 8008068:	ed8d 7b02 	vstr	d7, [sp, #8]
 800806c:	f280 80d8 	bge.w	8008220 <_dtoa_r+0x610>
 8008070:	f1b9 0f00 	cmp.w	r9, #0
 8008074:	f300 80d4 	bgt.w	8008220 <_dtoa_r+0x610>
 8008078:	f040 825e 	bne.w	8008538 <_dtoa_r+0x928>
 800807c:	2200      	movs	r2, #0
 800807e:	4b66      	ldr	r3, [pc, #408]	; (8008218 <_dtoa_r+0x608>)
 8008080:	ec51 0b17 	vmov	r0, r1, d7
 8008084:	f7f8 fa78 	bl	8000578 <__aeabi_dmul>
 8008088:	e9dd 2300 	ldrd	r2, r3, [sp]
 800808c:	f7f8 fcfa 	bl	8000a84 <__aeabi_dcmpge>
 8008090:	464f      	mov	r7, r9
 8008092:	464e      	mov	r6, r9
 8008094:	2800      	cmp	r0, #0
 8008096:	f040 8234 	bne.w	8008502 <_dtoa_r+0x8f2>
 800809a:	2331      	movs	r3, #49	; 0x31
 800809c:	f10b 0501 	add.w	r5, fp, #1
 80080a0:	f88b 3000 	strb.w	r3, [fp]
 80080a4:	f10a 0a01 	add.w	sl, sl, #1
 80080a8:	e22f      	b.n	800850a <_dtoa_r+0x8fa>
 80080aa:	07f2      	lsls	r2, r6, #31
 80080ac:	d505      	bpl.n	80080ba <_dtoa_r+0x4aa>
 80080ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080b2:	f7f8 fa61 	bl	8000578 <__aeabi_dmul>
 80080b6:	3501      	adds	r5, #1
 80080b8:	2301      	movs	r3, #1
 80080ba:	1076      	asrs	r6, r6, #1
 80080bc:	3708      	adds	r7, #8
 80080be:	e772      	b.n	8007fa6 <_dtoa_r+0x396>
 80080c0:	2502      	movs	r5, #2
 80080c2:	e774      	b.n	8007fae <_dtoa_r+0x39e>
 80080c4:	f8cd a020 	str.w	sl, [sp, #32]
 80080c8:	464f      	mov	r7, r9
 80080ca:	e791      	b.n	8007ff0 <_dtoa_r+0x3e0>
 80080cc:	4b4d      	ldr	r3, [pc, #308]	; (8008204 <_dtoa_r+0x5f4>)
 80080ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080d2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80080d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d047      	beq.n	800816c <_dtoa_r+0x55c>
 80080dc:	4602      	mov	r2, r0
 80080de:	460b      	mov	r3, r1
 80080e0:	2000      	movs	r0, #0
 80080e2:	494e      	ldr	r1, [pc, #312]	; (800821c <_dtoa_r+0x60c>)
 80080e4:	f7f8 fb72 	bl	80007cc <__aeabi_ddiv>
 80080e8:	462a      	mov	r2, r5
 80080ea:	4633      	mov	r3, r6
 80080ec:	f7f8 f88c 	bl	8000208 <__aeabi_dsub>
 80080f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80080f4:	465d      	mov	r5, fp
 80080f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080fa:	f7f8 fced 	bl	8000ad8 <__aeabi_d2iz>
 80080fe:	4606      	mov	r6, r0
 8008100:	f7f8 f9d0 	bl	80004a4 <__aeabi_i2d>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	e9dd 0100 	ldrd	r0, r1, [sp]
 800810c:	f7f8 f87c 	bl	8000208 <__aeabi_dsub>
 8008110:	3630      	adds	r6, #48	; 0x30
 8008112:	f805 6b01 	strb.w	r6, [r5], #1
 8008116:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800811a:	e9cd 0100 	strd	r0, r1, [sp]
 800811e:	f7f8 fc9d 	bl	8000a5c <__aeabi_dcmplt>
 8008122:	2800      	cmp	r0, #0
 8008124:	d163      	bne.n	80081ee <_dtoa_r+0x5de>
 8008126:	e9dd 2300 	ldrd	r2, r3, [sp]
 800812a:	2000      	movs	r0, #0
 800812c:	4937      	ldr	r1, [pc, #220]	; (800820c <_dtoa_r+0x5fc>)
 800812e:	f7f8 f86b 	bl	8000208 <__aeabi_dsub>
 8008132:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008136:	f7f8 fc91 	bl	8000a5c <__aeabi_dcmplt>
 800813a:	2800      	cmp	r0, #0
 800813c:	f040 80b7 	bne.w	80082ae <_dtoa_r+0x69e>
 8008140:	eba5 030b 	sub.w	r3, r5, fp
 8008144:	429f      	cmp	r7, r3
 8008146:	f77f af7c 	ble.w	8008042 <_dtoa_r+0x432>
 800814a:	2200      	movs	r2, #0
 800814c:	4b30      	ldr	r3, [pc, #192]	; (8008210 <_dtoa_r+0x600>)
 800814e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008152:	f7f8 fa11 	bl	8000578 <__aeabi_dmul>
 8008156:	2200      	movs	r2, #0
 8008158:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800815c:	4b2c      	ldr	r3, [pc, #176]	; (8008210 <_dtoa_r+0x600>)
 800815e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008162:	f7f8 fa09 	bl	8000578 <__aeabi_dmul>
 8008166:	e9cd 0100 	strd	r0, r1, [sp]
 800816a:	e7c4      	b.n	80080f6 <_dtoa_r+0x4e6>
 800816c:	462a      	mov	r2, r5
 800816e:	4633      	mov	r3, r6
 8008170:	f7f8 fa02 	bl	8000578 <__aeabi_dmul>
 8008174:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008178:	eb0b 0507 	add.w	r5, fp, r7
 800817c:	465e      	mov	r6, fp
 800817e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008182:	f7f8 fca9 	bl	8000ad8 <__aeabi_d2iz>
 8008186:	4607      	mov	r7, r0
 8008188:	f7f8 f98c 	bl	80004a4 <__aeabi_i2d>
 800818c:	3730      	adds	r7, #48	; 0x30
 800818e:	4602      	mov	r2, r0
 8008190:	460b      	mov	r3, r1
 8008192:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008196:	f7f8 f837 	bl	8000208 <__aeabi_dsub>
 800819a:	f806 7b01 	strb.w	r7, [r6], #1
 800819e:	42ae      	cmp	r6, r5
 80081a0:	e9cd 0100 	strd	r0, r1, [sp]
 80081a4:	f04f 0200 	mov.w	r2, #0
 80081a8:	d126      	bne.n	80081f8 <_dtoa_r+0x5e8>
 80081aa:	4b1c      	ldr	r3, [pc, #112]	; (800821c <_dtoa_r+0x60c>)
 80081ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081b0:	f7f8 f82c 	bl	800020c <__adddf3>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081bc:	f7f8 fc6c 	bl	8000a98 <__aeabi_dcmpgt>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	d174      	bne.n	80082ae <_dtoa_r+0x69e>
 80081c4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80081c8:	2000      	movs	r0, #0
 80081ca:	4914      	ldr	r1, [pc, #80]	; (800821c <_dtoa_r+0x60c>)
 80081cc:	f7f8 f81c 	bl	8000208 <__aeabi_dsub>
 80081d0:	4602      	mov	r2, r0
 80081d2:	460b      	mov	r3, r1
 80081d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081d8:	f7f8 fc40 	bl	8000a5c <__aeabi_dcmplt>
 80081dc:	2800      	cmp	r0, #0
 80081de:	f43f af30 	beq.w	8008042 <_dtoa_r+0x432>
 80081e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081e6:	2b30      	cmp	r3, #48	; 0x30
 80081e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80081ec:	d002      	beq.n	80081f4 <_dtoa_r+0x5e4>
 80081ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80081f2:	e04a      	b.n	800828a <_dtoa_r+0x67a>
 80081f4:	4615      	mov	r5, r2
 80081f6:	e7f4      	b.n	80081e2 <_dtoa_r+0x5d2>
 80081f8:	4b05      	ldr	r3, [pc, #20]	; (8008210 <_dtoa_r+0x600>)
 80081fa:	f7f8 f9bd 	bl	8000578 <__aeabi_dmul>
 80081fe:	e9cd 0100 	strd	r0, r1, [sp]
 8008202:	e7bc      	b.n	800817e <_dtoa_r+0x56e>
 8008204:	0800b158 	.word	0x0800b158
 8008208:	0800b130 	.word	0x0800b130
 800820c:	3ff00000 	.word	0x3ff00000
 8008210:	40240000 	.word	0x40240000
 8008214:	401c0000 	.word	0x401c0000
 8008218:	40140000 	.word	0x40140000
 800821c:	3fe00000 	.word	0x3fe00000
 8008220:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008224:	465d      	mov	r5, fp
 8008226:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800822a:	4630      	mov	r0, r6
 800822c:	4639      	mov	r1, r7
 800822e:	f7f8 facd 	bl	80007cc <__aeabi_ddiv>
 8008232:	f7f8 fc51 	bl	8000ad8 <__aeabi_d2iz>
 8008236:	4680      	mov	r8, r0
 8008238:	f7f8 f934 	bl	80004a4 <__aeabi_i2d>
 800823c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008240:	f7f8 f99a 	bl	8000578 <__aeabi_dmul>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	4630      	mov	r0, r6
 800824a:	4639      	mov	r1, r7
 800824c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008250:	f7f7 ffda 	bl	8000208 <__aeabi_dsub>
 8008254:	f805 6b01 	strb.w	r6, [r5], #1
 8008258:	eba5 060b 	sub.w	r6, r5, fp
 800825c:	45b1      	cmp	r9, r6
 800825e:	4602      	mov	r2, r0
 8008260:	460b      	mov	r3, r1
 8008262:	d139      	bne.n	80082d8 <_dtoa_r+0x6c8>
 8008264:	f7f7 ffd2 	bl	800020c <__adddf3>
 8008268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800826c:	4606      	mov	r6, r0
 800826e:	460f      	mov	r7, r1
 8008270:	f7f8 fc12 	bl	8000a98 <__aeabi_dcmpgt>
 8008274:	b9c8      	cbnz	r0, 80082aa <_dtoa_r+0x69a>
 8008276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800827a:	4630      	mov	r0, r6
 800827c:	4639      	mov	r1, r7
 800827e:	f7f8 fbe3 	bl	8000a48 <__aeabi_dcmpeq>
 8008282:	b110      	cbz	r0, 800828a <_dtoa_r+0x67a>
 8008284:	f018 0f01 	tst.w	r8, #1
 8008288:	d10f      	bne.n	80082aa <_dtoa_r+0x69a>
 800828a:	9904      	ldr	r1, [sp, #16]
 800828c:	4620      	mov	r0, r4
 800828e:	f000 fcaa 	bl	8008be6 <_Bfree>
 8008292:	2300      	movs	r3, #0
 8008294:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008296:	702b      	strb	r3, [r5, #0]
 8008298:	f10a 0301 	add.w	r3, sl, #1
 800829c:	6013      	str	r3, [r2, #0]
 800829e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f000 8241 	beq.w	8008728 <_dtoa_r+0xb18>
 80082a6:	601d      	str	r5, [r3, #0]
 80082a8:	e23e      	b.n	8008728 <_dtoa_r+0xb18>
 80082aa:	f8cd a020 	str.w	sl, [sp, #32]
 80082ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082b2:	2a39      	cmp	r2, #57	; 0x39
 80082b4:	f105 33ff 	add.w	r3, r5, #4294967295
 80082b8:	d108      	bne.n	80082cc <_dtoa_r+0x6bc>
 80082ba:	459b      	cmp	fp, r3
 80082bc:	d10a      	bne.n	80082d4 <_dtoa_r+0x6c4>
 80082be:	9b08      	ldr	r3, [sp, #32]
 80082c0:	3301      	adds	r3, #1
 80082c2:	9308      	str	r3, [sp, #32]
 80082c4:	2330      	movs	r3, #48	; 0x30
 80082c6:	f88b 3000 	strb.w	r3, [fp]
 80082ca:	465b      	mov	r3, fp
 80082cc:	781a      	ldrb	r2, [r3, #0]
 80082ce:	3201      	adds	r2, #1
 80082d0:	701a      	strb	r2, [r3, #0]
 80082d2:	e78c      	b.n	80081ee <_dtoa_r+0x5de>
 80082d4:	461d      	mov	r5, r3
 80082d6:	e7ea      	b.n	80082ae <_dtoa_r+0x69e>
 80082d8:	2200      	movs	r2, #0
 80082da:	4b9b      	ldr	r3, [pc, #620]	; (8008548 <_dtoa_r+0x938>)
 80082dc:	f7f8 f94c 	bl	8000578 <__aeabi_dmul>
 80082e0:	2200      	movs	r2, #0
 80082e2:	2300      	movs	r3, #0
 80082e4:	4606      	mov	r6, r0
 80082e6:	460f      	mov	r7, r1
 80082e8:	f7f8 fbae 	bl	8000a48 <__aeabi_dcmpeq>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d09a      	beq.n	8008226 <_dtoa_r+0x616>
 80082f0:	e7cb      	b.n	800828a <_dtoa_r+0x67a>
 80082f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082f4:	2a00      	cmp	r2, #0
 80082f6:	f000 808b 	beq.w	8008410 <_dtoa_r+0x800>
 80082fa:	9a06      	ldr	r2, [sp, #24]
 80082fc:	2a01      	cmp	r2, #1
 80082fe:	dc6e      	bgt.n	80083de <_dtoa_r+0x7ce>
 8008300:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008302:	2a00      	cmp	r2, #0
 8008304:	d067      	beq.n	80083d6 <_dtoa_r+0x7c6>
 8008306:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800830a:	9f07      	ldr	r7, [sp, #28]
 800830c:	9d05      	ldr	r5, [sp, #20]
 800830e:	9a05      	ldr	r2, [sp, #20]
 8008310:	2101      	movs	r1, #1
 8008312:	441a      	add	r2, r3
 8008314:	4620      	mov	r0, r4
 8008316:	9205      	str	r2, [sp, #20]
 8008318:	4498      	add	r8, r3
 800831a:	f000 fd04 	bl	8008d26 <__i2b>
 800831e:	4606      	mov	r6, r0
 8008320:	2d00      	cmp	r5, #0
 8008322:	dd0c      	ble.n	800833e <_dtoa_r+0x72e>
 8008324:	f1b8 0f00 	cmp.w	r8, #0
 8008328:	dd09      	ble.n	800833e <_dtoa_r+0x72e>
 800832a:	4545      	cmp	r5, r8
 800832c:	9a05      	ldr	r2, [sp, #20]
 800832e:	462b      	mov	r3, r5
 8008330:	bfa8      	it	ge
 8008332:	4643      	movge	r3, r8
 8008334:	1ad2      	subs	r2, r2, r3
 8008336:	9205      	str	r2, [sp, #20]
 8008338:	1aed      	subs	r5, r5, r3
 800833a:	eba8 0803 	sub.w	r8, r8, r3
 800833e:	9b07      	ldr	r3, [sp, #28]
 8008340:	b1eb      	cbz	r3, 800837e <_dtoa_r+0x76e>
 8008342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008344:	2b00      	cmp	r3, #0
 8008346:	d067      	beq.n	8008418 <_dtoa_r+0x808>
 8008348:	b18f      	cbz	r7, 800836e <_dtoa_r+0x75e>
 800834a:	4631      	mov	r1, r6
 800834c:	463a      	mov	r2, r7
 800834e:	4620      	mov	r0, r4
 8008350:	f000 fd88 	bl	8008e64 <__pow5mult>
 8008354:	9a04      	ldr	r2, [sp, #16]
 8008356:	4601      	mov	r1, r0
 8008358:	4606      	mov	r6, r0
 800835a:	4620      	mov	r0, r4
 800835c:	f000 fcec 	bl	8008d38 <__multiply>
 8008360:	9904      	ldr	r1, [sp, #16]
 8008362:	9008      	str	r0, [sp, #32]
 8008364:	4620      	mov	r0, r4
 8008366:	f000 fc3e 	bl	8008be6 <_Bfree>
 800836a:	9b08      	ldr	r3, [sp, #32]
 800836c:	9304      	str	r3, [sp, #16]
 800836e:	9b07      	ldr	r3, [sp, #28]
 8008370:	1bda      	subs	r2, r3, r7
 8008372:	d004      	beq.n	800837e <_dtoa_r+0x76e>
 8008374:	9904      	ldr	r1, [sp, #16]
 8008376:	4620      	mov	r0, r4
 8008378:	f000 fd74 	bl	8008e64 <__pow5mult>
 800837c:	9004      	str	r0, [sp, #16]
 800837e:	2101      	movs	r1, #1
 8008380:	4620      	mov	r0, r4
 8008382:	f000 fcd0 	bl	8008d26 <__i2b>
 8008386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008388:	4607      	mov	r7, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	f000 81d0 	beq.w	8008730 <_dtoa_r+0xb20>
 8008390:	461a      	mov	r2, r3
 8008392:	4601      	mov	r1, r0
 8008394:	4620      	mov	r0, r4
 8008396:	f000 fd65 	bl	8008e64 <__pow5mult>
 800839a:	9b06      	ldr	r3, [sp, #24]
 800839c:	2b01      	cmp	r3, #1
 800839e:	4607      	mov	r7, r0
 80083a0:	dc40      	bgt.n	8008424 <_dtoa_r+0x814>
 80083a2:	9b00      	ldr	r3, [sp, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d139      	bne.n	800841c <_dtoa_r+0x80c>
 80083a8:	9b01      	ldr	r3, [sp, #4]
 80083aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d136      	bne.n	8008420 <_dtoa_r+0x810>
 80083b2:	9b01      	ldr	r3, [sp, #4]
 80083b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80083b8:	0d1b      	lsrs	r3, r3, #20
 80083ba:	051b      	lsls	r3, r3, #20
 80083bc:	b12b      	cbz	r3, 80083ca <_dtoa_r+0x7ba>
 80083be:	9b05      	ldr	r3, [sp, #20]
 80083c0:	3301      	adds	r3, #1
 80083c2:	9305      	str	r3, [sp, #20]
 80083c4:	f108 0801 	add.w	r8, r8, #1
 80083c8:	2301      	movs	r3, #1
 80083ca:	9307      	str	r3, [sp, #28]
 80083cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d12a      	bne.n	8008428 <_dtoa_r+0x818>
 80083d2:	2001      	movs	r0, #1
 80083d4:	e030      	b.n	8008438 <_dtoa_r+0x828>
 80083d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80083dc:	e795      	b.n	800830a <_dtoa_r+0x6fa>
 80083de:	9b07      	ldr	r3, [sp, #28]
 80083e0:	f109 37ff 	add.w	r7, r9, #4294967295
 80083e4:	42bb      	cmp	r3, r7
 80083e6:	bfbf      	itttt	lt
 80083e8:	9b07      	ldrlt	r3, [sp, #28]
 80083ea:	9707      	strlt	r7, [sp, #28]
 80083ec:	1afa      	sublt	r2, r7, r3
 80083ee:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80083f0:	bfbb      	ittet	lt
 80083f2:	189b      	addlt	r3, r3, r2
 80083f4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80083f6:	1bdf      	subge	r7, r3, r7
 80083f8:	2700      	movlt	r7, #0
 80083fa:	f1b9 0f00 	cmp.w	r9, #0
 80083fe:	bfb5      	itete	lt
 8008400:	9b05      	ldrlt	r3, [sp, #20]
 8008402:	9d05      	ldrge	r5, [sp, #20]
 8008404:	eba3 0509 	sublt.w	r5, r3, r9
 8008408:	464b      	movge	r3, r9
 800840a:	bfb8      	it	lt
 800840c:	2300      	movlt	r3, #0
 800840e:	e77e      	b.n	800830e <_dtoa_r+0x6fe>
 8008410:	9f07      	ldr	r7, [sp, #28]
 8008412:	9d05      	ldr	r5, [sp, #20]
 8008414:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008416:	e783      	b.n	8008320 <_dtoa_r+0x710>
 8008418:	9a07      	ldr	r2, [sp, #28]
 800841a:	e7ab      	b.n	8008374 <_dtoa_r+0x764>
 800841c:	2300      	movs	r3, #0
 800841e:	e7d4      	b.n	80083ca <_dtoa_r+0x7ba>
 8008420:	9b00      	ldr	r3, [sp, #0]
 8008422:	e7d2      	b.n	80083ca <_dtoa_r+0x7ba>
 8008424:	2300      	movs	r3, #0
 8008426:	9307      	str	r3, [sp, #28]
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800842e:	6918      	ldr	r0, [r3, #16]
 8008430:	f000 fc2b 	bl	8008c8a <__hi0bits>
 8008434:	f1c0 0020 	rsb	r0, r0, #32
 8008438:	4440      	add	r0, r8
 800843a:	f010 001f 	ands.w	r0, r0, #31
 800843e:	d047      	beq.n	80084d0 <_dtoa_r+0x8c0>
 8008440:	f1c0 0320 	rsb	r3, r0, #32
 8008444:	2b04      	cmp	r3, #4
 8008446:	dd3b      	ble.n	80084c0 <_dtoa_r+0x8b0>
 8008448:	9b05      	ldr	r3, [sp, #20]
 800844a:	f1c0 001c 	rsb	r0, r0, #28
 800844e:	4403      	add	r3, r0
 8008450:	9305      	str	r3, [sp, #20]
 8008452:	4405      	add	r5, r0
 8008454:	4480      	add	r8, r0
 8008456:	9b05      	ldr	r3, [sp, #20]
 8008458:	2b00      	cmp	r3, #0
 800845a:	dd05      	ble.n	8008468 <_dtoa_r+0x858>
 800845c:	461a      	mov	r2, r3
 800845e:	9904      	ldr	r1, [sp, #16]
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fd4d 	bl	8008f00 <__lshift>
 8008466:	9004      	str	r0, [sp, #16]
 8008468:	f1b8 0f00 	cmp.w	r8, #0
 800846c:	dd05      	ble.n	800847a <_dtoa_r+0x86a>
 800846e:	4639      	mov	r1, r7
 8008470:	4642      	mov	r2, r8
 8008472:	4620      	mov	r0, r4
 8008474:	f000 fd44 	bl	8008f00 <__lshift>
 8008478:	4607      	mov	r7, r0
 800847a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800847c:	b353      	cbz	r3, 80084d4 <_dtoa_r+0x8c4>
 800847e:	4639      	mov	r1, r7
 8008480:	9804      	ldr	r0, [sp, #16]
 8008482:	f000 fd91 	bl	8008fa8 <__mcmp>
 8008486:	2800      	cmp	r0, #0
 8008488:	da24      	bge.n	80084d4 <_dtoa_r+0x8c4>
 800848a:	2300      	movs	r3, #0
 800848c:	220a      	movs	r2, #10
 800848e:	9904      	ldr	r1, [sp, #16]
 8008490:	4620      	mov	r0, r4
 8008492:	f000 fbbf 	bl	8008c14 <__multadd>
 8008496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008498:	9004      	str	r0, [sp, #16]
 800849a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 814d 	beq.w	800873e <_dtoa_r+0xb2e>
 80084a4:	2300      	movs	r3, #0
 80084a6:	4631      	mov	r1, r6
 80084a8:	220a      	movs	r2, #10
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fbb2 	bl	8008c14 <__multadd>
 80084b0:	9b02      	ldr	r3, [sp, #8]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	4606      	mov	r6, r0
 80084b6:	dc4f      	bgt.n	8008558 <_dtoa_r+0x948>
 80084b8:	9b06      	ldr	r3, [sp, #24]
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	dd4c      	ble.n	8008558 <_dtoa_r+0x948>
 80084be:	e011      	b.n	80084e4 <_dtoa_r+0x8d4>
 80084c0:	d0c9      	beq.n	8008456 <_dtoa_r+0x846>
 80084c2:	9a05      	ldr	r2, [sp, #20]
 80084c4:	331c      	adds	r3, #28
 80084c6:	441a      	add	r2, r3
 80084c8:	9205      	str	r2, [sp, #20]
 80084ca:	441d      	add	r5, r3
 80084cc:	4498      	add	r8, r3
 80084ce:	e7c2      	b.n	8008456 <_dtoa_r+0x846>
 80084d0:	4603      	mov	r3, r0
 80084d2:	e7f6      	b.n	80084c2 <_dtoa_r+0x8b2>
 80084d4:	f1b9 0f00 	cmp.w	r9, #0
 80084d8:	dc38      	bgt.n	800854c <_dtoa_r+0x93c>
 80084da:	9b06      	ldr	r3, [sp, #24]
 80084dc:	2b02      	cmp	r3, #2
 80084de:	dd35      	ble.n	800854c <_dtoa_r+0x93c>
 80084e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80084e4:	9b02      	ldr	r3, [sp, #8]
 80084e6:	b963      	cbnz	r3, 8008502 <_dtoa_r+0x8f2>
 80084e8:	4639      	mov	r1, r7
 80084ea:	2205      	movs	r2, #5
 80084ec:	4620      	mov	r0, r4
 80084ee:	f000 fb91 	bl	8008c14 <__multadd>
 80084f2:	4601      	mov	r1, r0
 80084f4:	4607      	mov	r7, r0
 80084f6:	9804      	ldr	r0, [sp, #16]
 80084f8:	f000 fd56 	bl	8008fa8 <__mcmp>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	f73f adcc 	bgt.w	800809a <_dtoa_r+0x48a>
 8008502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008504:	465d      	mov	r5, fp
 8008506:	ea6f 0a03 	mvn.w	sl, r3
 800850a:	f04f 0900 	mov.w	r9, #0
 800850e:	4639      	mov	r1, r7
 8008510:	4620      	mov	r0, r4
 8008512:	f000 fb68 	bl	8008be6 <_Bfree>
 8008516:	2e00      	cmp	r6, #0
 8008518:	f43f aeb7 	beq.w	800828a <_dtoa_r+0x67a>
 800851c:	f1b9 0f00 	cmp.w	r9, #0
 8008520:	d005      	beq.n	800852e <_dtoa_r+0x91e>
 8008522:	45b1      	cmp	r9, r6
 8008524:	d003      	beq.n	800852e <_dtoa_r+0x91e>
 8008526:	4649      	mov	r1, r9
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fb5c 	bl	8008be6 <_Bfree>
 800852e:	4631      	mov	r1, r6
 8008530:	4620      	mov	r0, r4
 8008532:	f000 fb58 	bl	8008be6 <_Bfree>
 8008536:	e6a8      	b.n	800828a <_dtoa_r+0x67a>
 8008538:	2700      	movs	r7, #0
 800853a:	463e      	mov	r6, r7
 800853c:	e7e1      	b.n	8008502 <_dtoa_r+0x8f2>
 800853e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008542:	463e      	mov	r6, r7
 8008544:	e5a9      	b.n	800809a <_dtoa_r+0x48a>
 8008546:	bf00      	nop
 8008548:	40240000 	.word	0x40240000
 800854c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800854e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 80fa 	beq.w	800874c <_dtoa_r+0xb3c>
 8008558:	2d00      	cmp	r5, #0
 800855a:	dd05      	ble.n	8008568 <_dtoa_r+0x958>
 800855c:	4631      	mov	r1, r6
 800855e:	462a      	mov	r2, r5
 8008560:	4620      	mov	r0, r4
 8008562:	f000 fccd 	bl	8008f00 <__lshift>
 8008566:	4606      	mov	r6, r0
 8008568:	9b07      	ldr	r3, [sp, #28]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d04c      	beq.n	8008608 <_dtoa_r+0x9f8>
 800856e:	6871      	ldr	r1, [r6, #4]
 8008570:	4620      	mov	r0, r4
 8008572:	f000 fb04 	bl	8008b7e <_Balloc>
 8008576:	6932      	ldr	r2, [r6, #16]
 8008578:	3202      	adds	r2, #2
 800857a:	4605      	mov	r5, r0
 800857c:	0092      	lsls	r2, r2, #2
 800857e:	f106 010c 	add.w	r1, r6, #12
 8008582:	300c      	adds	r0, #12
 8008584:	f000 faf0 	bl	8008b68 <memcpy>
 8008588:	2201      	movs	r2, #1
 800858a:	4629      	mov	r1, r5
 800858c:	4620      	mov	r0, r4
 800858e:	f000 fcb7 	bl	8008f00 <__lshift>
 8008592:	9b00      	ldr	r3, [sp, #0]
 8008594:	f8cd b014 	str.w	fp, [sp, #20]
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	46b1      	mov	r9, r6
 800859e:	9307      	str	r3, [sp, #28]
 80085a0:	4606      	mov	r6, r0
 80085a2:	4639      	mov	r1, r7
 80085a4:	9804      	ldr	r0, [sp, #16]
 80085a6:	f7ff faa7 	bl	8007af8 <quorem>
 80085aa:	4649      	mov	r1, r9
 80085ac:	4605      	mov	r5, r0
 80085ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80085b2:	9804      	ldr	r0, [sp, #16]
 80085b4:	f000 fcf8 	bl	8008fa8 <__mcmp>
 80085b8:	4632      	mov	r2, r6
 80085ba:	9000      	str	r0, [sp, #0]
 80085bc:	4639      	mov	r1, r7
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 fd0c 	bl	8008fdc <__mdiff>
 80085c4:	68c3      	ldr	r3, [r0, #12]
 80085c6:	4602      	mov	r2, r0
 80085c8:	bb03      	cbnz	r3, 800860c <_dtoa_r+0x9fc>
 80085ca:	4601      	mov	r1, r0
 80085cc:	9008      	str	r0, [sp, #32]
 80085ce:	9804      	ldr	r0, [sp, #16]
 80085d0:	f000 fcea 	bl	8008fa8 <__mcmp>
 80085d4:	9a08      	ldr	r2, [sp, #32]
 80085d6:	4603      	mov	r3, r0
 80085d8:	4611      	mov	r1, r2
 80085da:	4620      	mov	r0, r4
 80085dc:	9308      	str	r3, [sp, #32]
 80085de:	f000 fb02 	bl	8008be6 <_Bfree>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	b9a3      	cbnz	r3, 8008610 <_dtoa_r+0xa00>
 80085e6:	9a06      	ldr	r2, [sp, #24]
 80085e8:	b992      	cbnz	r2, 8008610 <_dtoa_r+0xa00>
 80085ea:	9a07      	ldr	r2, [sp, #28]
 80085ec:	b982      	cbnz	r2, 8008610 <_dtoa_r+0xa00>
 80085ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80085f2:	d029      	beq.n	8008648 <_dtoa_r+0xa38>
 80085f4:	9b00      	ldr	r3, [sp, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	dd01      	ble.n	80085fe <_dtoa_r+0x9ee>
 80085fa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80085fe:	9b05      	ldr	r3, [sp, #20]
 8008600:	1c5d      	adds	r5, r3, #1
 8008602:	f883 8000 	strb.w	r8, [r3]
 8008606:	e782      	b.n	800850e <_dtoa_r+0x8fe>
 8008608:	4630      	mov	r0, r6
 800860a:	e7c2      	b.n	8008592 <_dtoa_r+0x982>
 800860c:	2301      	movs	r3, #1
 800860e:	e7e3      	b.n	80085d8 <_dtoa_r+0x9c8>
 8008610:	9a00      	ldr	r2, [sp, #0]
 8008612:	2a00      	cmp	r2, #0
 8008614:	db04      	blt.n	8008620 <_dtoa_r+0xa10>
 8008616:	d125      	bne.n	8008664 <_dtoa_r+0xa54>
 8008618:	9a06      	ldr	r2, [sp, #24]
 800861a:	bb1a      	cbnz	r2, 8008664 <_dtoa_r+0xa54>
 800861c:	9a07      	ldr	r2, [sp, #28]
 800861e:	bb0a      	cbnz	r2, 8008664 <_dtoa_r+0xa54>
 8008620:	2b00      	cmp	r3, #0
 8008622:	ddec      	ble.n	80085fe <_dtoa_r+0x9ee>
 8008624:	2201      	movs	r2, #1
 8008626:	9904      	ldr	r1, [sp, #16]
 8008628:	4620      	mov	r0, r4
 800862a:	f000 fc69 	bl	8008f00 <__lshift>
 800862e:	4639      	mov	r1, r7
 8008630:	9004      	str	r0, [sp, #16]
 8008632:	f000 fcb9 	bl	8008fa8 <__mcmp>
 8008636:	2800      	cmp	r0, #0
 8008638:	dc03      	bgt.n	8008642 <_dtoa_r+0xa32>
 800863a:	d1e0      	bne.n	80085fe <_dtoa_r+0x9ee>
 800863c:	f018 0f01 	tst.w	r8, #1
 8008640:	d0dd      	beq.n	80085fe <_dtoa_r+0x9ee>
 8008642:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008646:	d1d8      	bne.n	80085fa <_dtoa_r+0x9ea>
 8008648:	9b05      	ldr	r3, [sp, #20]
 800864a:	9a05      	ldr	r2, [sp, #20]
 800864c:	1c5d      	adds	r5, r3, #1
 800864e:	2339      	movs	r3, #57	; 0x39
 8008650:	7013      	strb	r3, [r2, #0]
 8008652:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008656:	2b39      	cmp	r3, #57	; 0x39
 8008658:	f105 32ff 	add.w	r2, r5, #4294967295
 800865c:	d04f      	beq.n	80086fe <_dtoa_r+0xaee>
 800865e:	3301      	adds	r3, #1
 8008660:	7013      	strb	r3, [r2, #0]
 8008662:	e754      	b.n	800850e <_dtoa_r+0x8fe>
 8008664:	9a05      	ldr	r2, [sp, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f102 0501 	add.w	r5, r2, #1
 800866c:	dd06      	ble.n	800867c <_dtoa_r+0xa6c>
 800866e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008672:	d0e9      	beq.n	8008648 <_dtoa_r+0xa38>
 8008674:	f108 0801 	add.w	r8, r8, #1
 8008678:	9b05      	ldr	r3, [sp, #20]
 800867a:	e7c2      	b.n	8008602 <_dtoa_r+0x9f2>
 800867c:	9a02      	ldr	r2, [sp, #8]
 800867e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008682:	eba5 030b 	sub.w	r3, r5, fp
 8008686:	4293      	cmp	r3, r2
 8008688:	d021      	beq.n	80086ce <_dtoa_r+0xabe>
 800868a:	2300      	movs	r3, #0
 800868c:	220a      	movs	r2, #10
 800868e:	9904      	ldr	r1, [sp, #16]
 8008690:	4620      	mov	r0, r4
 8008692:	f000 fabf 	bl	8008c14 <__multadd>
 8008696:	45b1      	cmp	r9, r6
 8008698:	9004      	str	r0, [sp, #16]
 800869a:	f04f 0300 	mov.w	r3, #0
 800869e:	f04f 020a 	mov.w	r2, #10
 80086a2:	4649      	mov	r1, r9
 80086a4:	4620      	mov	r0, r4
 80086a6:	d105      	bne.n	80086b4 <_dtoa_r+0xaa4>
 80086a8:	f000 fab4 	bl	8008c14 <__multadd>
 80086ac:	4681      	mov	r9, r0
 80086ae:	4606      	mov	r6, r0
 80086b0:	9505      	str	r5, [sp, #20]
 80086b2:	e776      	b.n	80085a2 <_dtoa_r+0x992>
 80086b4:	f000 faae 	bl	8008c14 <__multadd>
 80086b8:	4631      	mov	r1, r6
 80086ba:	4681      	mov	r9, r0
 80086bc:	2300      	movs	r3, #0
 80086be:	220a      	movs	r2, #10
 80086c0:	4620      	mov	r0, r4
 80086c2:	f000 faa7 	bl	8008c14 <__multadd>
 80086c6:	4606      	mov	r6, r0
 80086c8:	e7f2      	b.n	80086b0 <_dtoa_r+0xaa0>
 80086ca:	f04f 0900 	mov.w	r9, #0
 80086ce:	2201      	movs	r2, #1
 80086d0:	9904      	ldr	r1, [sp, #16]
 80086d2:	4620      	mov	r0, r4
 80086d4:	f000 fc14 	bl	8008f00 <__lshift>
 80086d8:	4639      	mov	r1, r7
 80086da:	9004      	str	r0, [sp, #16]
 80086dc:	f000 fc64 	bl	8008fa8 <__mcmp>
 80086e0:	2800      	cmp	r0, #0
 80086e2:	dcb6      	bgt.n	8008652 <_dtoa_r+0xa42>
 80086e4:	d102      	bne.n	80086ec <_dtoa_r+0xadc>
 80086e6:	f018 0f01 	tst.w	r8, #1
 80086ea:	d1b2      	bne.n	8008652 <_dtoa_r+0xa42>
 80086ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086f0:	2b30      	cmp	r3, #48	; 0x30
 80086f2:	f105 32ff 	add.w	r2, r5, #4294967295
 80086f6:	f47f af0a 	bne.w	800850e <_dtoa_r+0x8fe>
 80086fa:	4615      	mov	r5, r2
 80086fc:	e7f6      	b.n	80086ec <_dtoa_r+0xadc>
 80086fe:	4593      	cmp	fp, r2
 8008700:	d105      	bne.n	800870e <_dtoa_r+0xafe>
 8008702:	2331      	movs	r3, #49	; 0x31
 8008704:	f10a 0a01 	add.w	sl, sl, #1
 8008708:	f88b 3000 	strb.w	r3, [fp]
 800870c:	e6ff      	b.n	800850e <_dtoa_r+0x8fe>
 800870e:	4615      	mov	r5, r2
 8008710:	e79f      	b.n	8008652 <_dtoa_r+0xa42>
 8008712:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008778 <_dtoa_r+0xb68>
 8008716:	e007      	b.n	8008728 <_dtoa_r+0xb18>
 8008718:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800871a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800877c <_dtoa_r+0xb6c>
 800871e:	b11b      	cbz	r3, 8008728 <_dtoa_r+0xb18>
 8008720:	f10b 0308 	add.w	r3, fp, #8
 8008724:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	4658      	mov	r0, fp
 800872a:	b017      	add	sp, #92	; 0x5c
 800872c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008730:	9b06      	ldr	r3, [sp, #24]
 8008732:	2b01      	cmp	r3, #1
 8008734:	f77f ae35 	ble.w	80083a2 <_dtoa_r+0x792>
 8008738:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800873a:	9307      	str	r3, [sp, #28]
 800873c:	e649      	b.n	80083d2 <_dtoa_r+0x7c2>
 800873e:	9b02      	ldr	r3, [sp, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	dc03      	bgt.n	800874c <_dtoa_r+0xb3c>
 8008744:	9b06      	ldr	r3, [sp, #24]
 8008746:	2b02      	cmp	r3, #2
 8008748:	f73f aecc 	bgt.w	80084e4 <_dtoa_r+0x8d4>
 800874c:	465d      	mov	r5, fp
 800874e:	4639      	mov	r1, r7
 8008750:	9804      	ldr	r0, [sp, #16]
 8008752:	f7ff f9d1 	bl	8007af8 <quorem>
 8008756:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800875a:	f805 8b01 	strb.w	r8, [r5], #1
 800875e:	9a02      	ldr	r2, [sp, #8]
 8008760:	eba5 030b 	sub.w	r3, r5, fp
 8008764:	429a      	cmp	r2, r3
 8008766:	ddb0      	ble.n	80086ca <_dtoa_r+0xaba>
 8008768:	2300      	movs	r3, #0
 800876a:	220a      	movs	r2, #10
 800876c:	9904      	ldr	r1, [sp, #16]
 800876e:	4620      	mov	r0, r4
 8008770:	f000 fa50 	bl	8008c14 <__multadd>
 8008774:	9004      	str	r0, [sp, #16]
 8008776:	e7ea      	b.n	800874e <_dtoa_r+0xb3e>
 8008778:	0800b0bc 	.word	0x0800b0bc
 800877c:	0800b0be 	.word	0x0800b0be

08008780 <__sflush_r>:
 8008780:	898a      	ldrh	r2, [r1, #12]
 8008782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008786:	4605      	mov	r5, r0
 8008788:	0710      	lsls	r0, r2, #28
 800878a:	460c      	mov	r4, r1
 800878c:	d458      	bmi.n	8008840 <__sflush_r+0xc0>
 800878e:	684b      	ldr	r3, [r1, #4]
 8008790:	2b00      	cmp	r3, #0
 8008792:	dc05      	bgt.n	80087a0 <__sflush_r+0x20>
 8008794:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008796:	2b00      	cmp	r3, #0
 8008798:	dc02      	bgt.n	80087a0 <__sflush_r+0x20>
 800879a:	2000      	movs	r0, #0
 800879c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087a2:	2e00      	cmp	r6, #0
 80087a4:	d0f9      	beq.n	800879a <__sflush_r+0x1a>
 80087a6:	2300      	movs	r3, #0
 80087a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087ac:	682f      	ldr	r7, [r5, #0]
 80087ae:	6a21      	ldr	r1, [r4, #32]
 80087b0:	602b      	str	r3, [r5, #0]
 80087b2:	d032      	beq.n	800881a <__sflush_r+0x9a>
 80087b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087b6:	89a3      	ldrh	r3, [r4, #12]
 80087b8:	075a      	lsls	r2, r3, #29
 80087ba:	d505      	bpl.n	80087c8 <__sflush_r+0x48>
 80087bc:	6863      	ldr	r3, [r4, #4]
 80087be:	1ac0      	subs	r0, r0, r3
 80087c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087c2:	b10b      	cbz	r3, 80087c8 <__sflush_r+0x48>
 80087c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087c6:	1ac0      	subs	r0, r0, r3
 80087c8:	2300      	movs	r3, #0
 80087ca:	4602      	mov	r2, r0
 80087cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087ce:	6a21      	ldr	r1, [r4, #32]
 80087d0:	4628      	mov	r0, r5
 80087d2:	47b0      	blx	r6
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	d106      	bne.n	80087e8 <__sflush_r+0x68>
 80087da:	6829      	ldr	r1, [r5, #0]
 80087dc:	291d      	cmp	r1, #29
 80087de:	d848      	bhi.n	8008872 <__sflush_r+0xf2>
 80087e0:	4a29      	ldr	r2, [pc, #164]	; (8008888 <__sflush_r+0x108>)
 80087e2:	40ca      	lsrs	r2, r1
 80087e4:	07d6      	lsls	r6, r2, #31
 80087e6:	d544      	bpl.n	8008872 <__sflush_r+0xf2>
 80087e8:	2200      	movs	r2, #0
 80087ea:	6062      	str	r2, [r4, #4]
 80087ec:	04d9      	lsls	r1, r3, #19
 80087ee:	6922      	ldr	r2, [r4, #16]
 80087f0:	6022      	str	r2, [r4, #0]
 80087f2:	d504      	bpl.n	80087fe <__sflush_r+0x7e>
 80087f4:	1c42      	adds	r2, r0, #1
 80087f6:	d101      	bne.n	80087fc <__sflush_r+0x7c>
 80087f8:	682b      	ldr	r3, [r5, #0]
 80087fa:	b903      	cbnz	r3, 80087fe <__sflush_r+0x7e>
 80087fc:	6560      	str	r0, [r4, #84]	; 0x54
 80087fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008800:	602f      	str	r7, [r5, #0]
 8008802:	2900      	cmp	r1, #0
 8008804:	d0c9      	beq.n	800879a <__sflush_r+0x1a>
 8008806:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800880a:	4299      	cmp	r1, r3
 800880c:	d002      	beq.n	8008814 <__sflush_r+0x94>
 800880e:	4628      	mov	r0, r5
 8008810:	f000 fc9e 	bl	8009150 <_free_r>
 8008814:	2000      	movs	r0, #0
 8008816:	6360      	str	r0, [r4, #52]	; 0x34
 8008818:	e7c0      	b.n	800879c <__sflush_r+0x1c>
 800881a:	2301      	movs	r3, #1
 800881c:	4628      	mov	r0, r5
 800881e:	47b0      	blx	r6
 8008820:	1c41      	adds	r1, r0, #1
 8008822:	d1c8      	bne.n	80087b6 <__sflush_r+0x36>
 8008824:	682b      	ldr	r3, [r5, #0]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d0c5      	beq.n	80087b6 <__sflush_r+0x36>
 800882a:	2b1d      	cmp	r3, #29
 800882c:	d001      	beq.n	8008832 <__sflush_r+0xb2>
 800882e:	2b16      	cmp	r3, #22
 8008830:	d101      	bne.n	8008836 <__sflush_r+0xb6>
 8008832:	602f      	str	r7, [r5, #0]
 8008834:	e7b1      	b.n	800879a <__sflush_r+0x1a>
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800883c:	81a3      	strh	r3, [r4, #12]
 800883e:	e7ad      	b.n	800879c <__sflush_r+0x1c>
 8008840:	690f      	ldr	r7, [r1, #16]
 8008842:	2f00      	cmp	r7, #0
 8008844:	d0a9      	beq.n	800879a <__sflush_r+0x1a>
 8008846:	0793      	lsls	r3, r2, #30
 8008848:	680e      	ldr	r6, [r1, #0]
 800884a:	bf08      	it	eq
 800884c:	694b      	ldreq	r3, [r1, #20]
 800884e:	600f      	str	r7, [r1, #0]
 8008850:	bf18      	it	ne
 8008852:	2300      	movne	r3, #0
 8008854:	eba6 0807 	sub.w	r8, r6, r7
 8008858:	608b      	str	r3, [r1, #8]
 800885a:	f1b8 0f00 	cmp.w	r8, #0
 800885e:	dd9c      	ble.n	800879a <__sflush_r+0x1a>
 8008860:	4643      	mov	r3, r8
 8008862:	463a      	mov	r2, r7
 8008864:	6a21      	ldr	r1, [r4, #32]
 8008866:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008868:	4628      	mov	r0, r5
 800886a:	47b0      	blx	r6
 800886c:	2800      	cmp	r0, #0
 800886e:	dc06      	bgt.n	800887e <__sflush_r+0xfe>
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008876:	81a3      	strh	r3, [r4, #12]
 8008878:	f04f 30ff 	mov.w	r0, #4294967295
 800887c:	e78e      	b.n	800879c <__sflush_r+0x1c>
 800887e:	4407      	add	r7, r0
 8008880:	eba8 0800 	sub.w	r8, r8, r0
 8008884:	e7e9      	b.n	800885a <__sflush_r+0xda>
 8008886:	bf00      	nop
 8008888:	20400001 	.word	0x20400001

0800888c <_fflush_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	690b      	ldr	r3, [r1, #16]
 8008890:	4605      	mov	r5, r0
 8008892:	460c      	mov	r4, r1
 8008894:	b1db      	cbz	r3, 80088ce <_fflush_r+0x42>
 8008896:	b118      	cbz	r0, 80088a0 <_fflush_r+0x14>
 8008898:	6983      	ldr	r3, [r0, #24]
 800889a:	b90b      	cbnz	r3, 80088a0 <_fflush_r+0x14>
 800889c:	f000 f860 	bl	8008960 <__sinit>
 80088a0:	4b0c      	ldr	r3, [pc, #48]	; (80088d4 <_fflush_r+0x48>)
 80088a2:	429c      	cmp	r4, r3
 80088a4:	d109      	bne.n	80088ba <_fflush_r+0x2e>
 80088a6:	686c      	ldr	r4, [r5, #4]
 80088a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ac:	b17b      	cbz	r3, 80088ce <_fflush_r+0x42>
 80088ae:	4621      	mov	r1, r4
 80088b0:	4628      	mov	r0, r5
 80088b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088b6:	f7ff bf63 	b.w	8008780 <__sflush_r>
 80088ba:	4b07      	ldr	r3, [pc, #28]	; (80088d8 <_fflush_r+0x4c>)
 80088bc:	429c      	cmp	r4, r3
 80088be:	d101      	bne.n	80088c4 <_fflush_r+0x38>
 80088c0:	68ac      	ldr	r4, [r5, #8]
 80088c2:	e7f1      	b.n	80088a8 <_fflush_r+0x1c>
 80088c4:	4b05      	ldr	r3, [pc, #20]	; (80088dc <_fflush_r+0x50>)
 80088c6:	429c      	cmp	r4, r3
 80088c8:	bf08      	it	eq
 80088ca:	68ec      	ldreq	r4, [r5, #12]
 80088cc:	e7ec      	b.n	80088a8 <_fflush_r+0x1c>
 80088ce:	2000      	movs	r0, #0
 80088d0:	bd38      	pop	{r3, r4, r5, pc}
 80088d2:	bf00      	nop
 80088d4:	0800b0ec 	.word	0x0800b0ec
 80088d8:	0800b10c 	.word	0x0800b10c
 80088dc:	0800b0cc 	.word	0x0800b0cc

080088e0 <std>:
 80088e0:	2300      	movs	r3, #0
 80088e2:	b510      	push	{r4, lr}
 80088e4:	4604      	mov	r4, r0
 80088e6:	e9c0 3300 	strd	r3, r3, [r0]
 80088ea:	6083      	str	r3, [r0, #8]
 80088ec:	8181      	strh	r1, [r0, #12]
 80088ee:	6643      	str	r3, [r0, #100]	; 0x64
 80088f0:	81c2      	strh	r2, [r0, #14]
 80088f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088f6:	6183      	str	r3, [r0, #24]
 80088f8:	4619      	mov	r1, r3
 80088fa:	2208      	movs	r2, #8
 80088fc:	305c      	adds	r0, #92	; 0x5c
 80088fe:	f7fe fbcf 	bl	80070a0 <memset>
 8008902:	4b05      	ldr	r3, [pc, #20]	; (8008918 <std+0x38>)
 8008904:	6263      	str	r3, [r4, #36]	; 0x24
 8008906:	4b05      	ldr	r3, [pc, #20]	; (800891c <std+0x3c>)
 8008908:	62a3      	str	r3, [r4, #40]	; 0x28
 800890a:	4b05      	ldr	r3, [pc, #20]	; (8008920 <std+0x40>)
 800890c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800890e:	4b05      	ldr	r3, [pc, #20]	; (8008924 <std+0x44>)
 8008910:	6224      	str	r4, [r4, #32]
 8008912:	6323      	str	r3, [r4, #48]	; 0x30
 8008914:	bd10      	pop	{r4, pc}
 8008916:	bf00      	nop
 8008918:	080092c1 	.word	0x080092c1
 800891c:	080092e3 	.word	0x080092e3
 8008920:	0800931b 	.word	0x0800931b
 8008924:	0800933f 	.word	0x0800933f

08008928 <_cleanup_r>:
 8008928:	4901      	ldr	r1, [pc, #4]	; (8008930 <_cleanup_r+0x8>)
 800892a:	f000 b885 	b.w	8008a38 <_fwalk_reent>
 800892e:	bf00      	nop
 8008930:	0800888d 	.word	0x0800888d

08008934 <__sfmoreglue>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	1e4a      	subs	r2, r1, #1
 8008938:	2568      	movs	r5, #104	; 0x68
 800893a:	4355      	muls	r5, r2
 800893c:	460e      	mov	r6, r1
 800893e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008942:	f000 fc53 	bl	80091ec <_malloc_r>
 8008946:	4604      	mov	r4, r0
 8008948:	b140      	cbz	r0, 800895c <__sfmoreglue+0x28>
 800894a:	2100      	movs	r1, #0
 800894c:	e9c0 1600 	strd	r1, r6, [r0]
 8008950:	300c      	adds	r0, #12
 8008952:	60a0      	str	r0, [r4, #8]
 8008954:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008958:	f7fe fba2 	bl	80070a0 <memset>
 800895c:	4620      	mov	r0, r4
 800895e:	bd70      	pop	{r4, r5, r6, pc}

08008960 <__sinit>:
 8008960:	6983      	ldr	r3, [r0, #24]
 8008962:	b510      	push	{r4, lr}
 8008964:	4604      	mov	r4, r0
 8008966:	bb33      	cbnz	r3, 80089b6 <__sinit+0x56>
 8008968:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800896c:	6503      	str	r3, [r0, #80]	; 0x50
 800896e:	4b12      	ldr	r3, [pc, #72]	; (80089b8 <__sinit+0x58>)
 8008970:	4a12      	ldr	r2, [pc, #72]	; (80089bc <__sinit+0x5c>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6282      	str	r2, [r0, #40]	; 0x28
 8008976:	4298      	cmp	r0, r3
 8008978:	bf04      	itt	eq
 800897a:	2301      	moveq	r3, #1
 800897c:	6183      	streq	r3, [r0, #24]
 800897e:	f000 f81f 	bl	80089c0 <__sfp>
 8008982:	6060      	str	r0, [r4, #4]
 8008984:	4620      	mov	r0, r4
 8008986:	f000 f81b 	bl	80089c0 <__sfp>
 800898a:	60a0      	str	r0, [r4, #8]
 800898c:	4620      	mov	r0, r4
 800898e:	f000 f817 	bl	80089c0 <__sfp>
 8008992:	2200      	movs	r2, #0
 8008994:	60e0      	str	r0, [r4, #12]
 8008996:	2104      	movs	r1, #4
 8008998:	6860      	ldr	r0, [r4, #4]
 800899a:	f7ff ffa1 	bl	80088e0 <std>
 800899e:	2201      	movs	r2, #1
 80089a0:	2109      	movs	r1, #9
 80089a2:	68a0      	ldr	r0, [r4, #8]
 80089a4:	f7ff ff9c 	bl	80088e0 <std>
 80089a8:	2202      	movs	r2, #2
 80089aa:	2112      	movs	r1, #18
 80089ac:	68e0      	ldr	r0, [r4, #12]
 80089ae:	f7ff ff97 	bl	80088e0 <std>
 80089b2:	2301      	movs	r3, #1
 80089b4:	61a3      	str	r3, [r4, #24]
 80089b6:	bd10      	pop	{r4, pc}
 80089b8:	0800b0a8 	.word	0x0800b0a8
 80089bc:	08008929 	.word	0x08008929

080089c0 <__sfp>:
 80089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c2:	4b1b      	ldr	r3, [pc, #108]	; (8008a30 <__sfp+0x70>)
 80089c4:	681e      	ldr	r6, [r3, #0]
 80089c6:	69b3      	ldr	r3, [r6, #24]
 80089c8:	4607      	mov	r7, r0
 80089ca:	b913      	cbnz	r3, 80089d2 <__sfp+0x12>
 80089cc:	4630      	mov	r0, r6
 80089ce:	f7ff ffc7 	bl	8008960 <__sinit>
 80089d2:	3648      	adds	r6, #72	; 0x48
 80089d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80089d8:	3b01      	subs	r3, #1
 80089da:	d503      	bpl.n	80089e4 <__sfp+0x24>
 80089dc:	6833      	ldr	r3, [r6, #0]
 80089de:	b133      	cbz	r3, 80089ee <__sfp+0x2e>
 80089e0:	6836      	ldr	r6, [r6, #0]
 80089e2:	e7f7      	b.n	80089d4 <__sfp+0x14>
 80089e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80089e8:	b16d      	cbz	r5, 8008a06 <__sfp+0x46>
 80089ea:	3468      	adds	r4, #104	; 0x68
 80089ec:	e7f4      	b.n	80089d8 <__sfp+0x18>
 80089ee:	2104      	movs	r1, #4
 80089f0:	4638      	mov	r0, r7
 80089f2:	f7ff ff9f 	bl	8008934 <__sfmoreglue>
 80089f6:	6030      	str	r0, [r6, #0]
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d1f1      	bne.n	80089e0 <__sfp+0x20>
 80089fc:	230c      	movs	r3, #12
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	4604      	mov	r4, r0
 8008a02:	4620      	mov	r0, r4
 8008a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a06:	4b0b      	ldr	r3, [pc, #44]	; (8008a34 <__sfp+0x74>)
 8008a08:	6665      	str	r5, [r4, #100]	; 0x64
 8008a0a:	e9c4 5500 	strd	r5, r5, [r4]
 8008a0e:	60a5      	str	r5, [r4, #8]
 8008a10:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008a14:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008a18:	2208      	movs	r2, #8
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a20:	f7fe fb3e 	bl	80070a0 <memset>
 8008a24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a2c:	e7e9      	b.n	8008a02 <__sfp+0x42>
 8008a2e:	bf00      	nop
 8008a30:	0800b0a8 	.word	0x0800b0a8
 8008a34:	ffff0001 	.word	0xffff0001

08008a38 <_fwalk_reent>:
 8008a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a3c:	4680      	mov	r8, r0
 8008a3e:	4689      	mov	r9, r1
 8008a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a44:	2600      	movs	r6, #0
 8008a46:	b914      	cbnz	r4, 8008a4e <_fwalk_reent+0x16>
 8008a48:	4630      	mov	r0, r6
 8008a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a4e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008a52:	3f01      	subs	r7, #1
 8008a54:	d501      	bpl.n	8008a5a <_fwalk_reent+0x22>
 8008a56:	6824      	ldr	r4, [r4, #0]
 8008a58:	e7f5      	b.n	8008a46 <_fwalk_reent+0xe>
 8008a5a:	89ab      	ldrh	r3, [r5, #12]
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d907      	bls.n	8008a70 <_fwalk_reent+0x38>
 8008a60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a64:	3301      	adds	r3, #1
 8008a66:	d003      	beq.n	8008a70 <_fwalk_reent+0x38>
 8008a68:	4629      	mov	r1, r5
 8008a6a:	4640      	mov	r0, r8
 8008a6c:	47c8      	blx	r9
 8008a6e:	4306      	orrs	r6, r0
 8008a70:	3568      	adds	r5, #104	; 0x68
 8008a72:	e7ee      	b.n	8008a52 <_fwalk_reent+0x1a>

08008a74 <_localeconv_r>:
 8008a74:	4b04      	ldr	r3, [pc, #16]	; (8008a88 <_localeconv_r+0x14>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	6a18      	ldr	r0, [r3, #32]
 8008a7a:	4b04      	ldr	r3, [pc, #16]	; (8008a8c <_localeconv_r+0x18>)
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	bf08      	it	eq
 8008a80:	4618      	moveq	r0, r3
 8008a82:	30f0      	adds	r0, #240	; 0xf0
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	20000028 	.word	0x20000028
 8008a8c:	2000008c 	.word	0x2000008c

08008a90 <__swhatbuf_r>:
 8008a90:	b570      	push	{r4, r5, r6, lr}
 8008a92:	460e      	mov	r6, r1
 8008a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a98:	2900      	cmp	r1, #0
 8008a9a:	b096      	sub	sp, #88	; 0x58
 8008a9c:	4614      	mov	r4, r2
 8008a9e:	461d      	mov	r5, r3
 8008aa0:	da07      	bge.n	8008ab2 <__swhatbuf_r+0x22>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	602b      	str	r3, [r5, #0]
 8008aa6:	89b3      	ldrh	r3, [r6, #12]
 8008aa8:	061a      	lsls	r2, r3, #24
 8008aaa:	d410      	bmi.n	8008ace <__swhatbuf_r+0x3e>
 8008aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ab0:	e00e      	b.n	8008ad0 <__swhatbuf_r+0x40>
 8008ab2:	466a      	mov	r2, sp
 8008ab4:	f000 fc6a 	bl	800938c <_fstat_r>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	dbf2      	blt.n	8008aa2 <__swhatbuf_r+0x12>
 8008abc:	9a01      	ldr	r2, [sp, #4]
 8008abe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ac2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ac6:	425a      	negs	r2, r3
 8008ac8:	415a      	adcs	r2, r3
 8008aca:	602a      	str	r2, [r5, #0]
 8008acc:	e7ee      	b.n	8008aac <__swhatbuf_r+0x1c>
 8008ace:	2340      	movs	r3, #64	; 0x40
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	6023      	str	r3, [r4, #0]
 8008ad4:	b016      	add	sp, #88	; 0x58
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}

08008ad8 <__smakebuf_r>:
 8008ad8:	898b      	ldrh	r3, [r1, #12]
 8008ada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008adc:	079d      	lsls	r5, r3, #30
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	d507      	bpl.n	8008af4 <__smakebuf_r+0x1c>
 8008ae4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	6123      	str	r3, [r4, #16]
 8008aec:	2301      	movs	r3, #1
 8008aee:	6163      	str	r3, [r4, #20]
 8008af0:	b002      	add	sp, #8
 8008af2:	bd70      	pop	{r4, r5, r6, pc}
 8008af4:	ab01      	add	r3, sp, #4
 8008af6:	466a      	mov	r2, sp
 8008af8:	f7ff ffca 	bl	8008a90 <__swhatbuf_r>
 8008afc:	9900      	ldr	r1, [sp, #0]
 8008afe:	4605      	mov	r5, r0
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 fb73 	bl	80091ec <_malloc_r>
 8008b06:	b948      	cbnz	r0, 8008b1c <__smakebuf_r+0x44>
 8008b08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b0c:	059a      	lsls	r2, r3, #22
 8008b0e:	d4ef      	bmi.n	8008af0 <__smakebuf_r+0x18>
 8008b10:	f023 0303 	bic.w	r3, r3, #3
 8008b14:	f043 0302 	orr.w	r3, r3, #2
 8008b18:	81a3      	strh	r3, [r4, #12]
 8008b1a:	e7e3      	b.n	8008ae4 <__smakebuf_r+0xc>
 8008b1c:	4b0d      	ldr	r3, [pc, #52]	; (8008b54 <__smakebuf_r+0x7c>)
 8008b1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b20:	89a3      	ldrh	r3, [r4, #12]
 8008b22:	6020      	str	r0, [r4, #0]
 8008b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b28:	81a3      	strh	r3, [r4, #12]
 8008b2a:	9b00      	ldr	r3, [sp, #0]
 8008b2c:	6163      	str	r3, [r4, #20]
 8008b2e:	9b01      	ldr	r3, [sp, #4]
 8008b30:	6120      	str	r0, [r4, #16]
 8008b32:	b15b      	cbz	r3, 8008b4c <__smakebuf_r+0x74>
 8008b34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b38:	4630      	mov	r0, r6
 8008b3a:	f000 fc39 	bl	80093b0 <_isatty_r>
 8008b3e:	b128      	cbz	r0, 8008b4c <__smakebuf_r+0x74>
 8008b40:	89a3      	ldrh	r3, [r4, #12]
 8008b42:	f023 0303 	bic.w	r3, r3, #3
 8008b46:	f043 0301 	orr.w	r3, r3, #1
 8008b4a:	81a3      	strh	r3, [r4, #12]
 8008b4c:	89a3      	ldrh	r3, [r4, #12]
 8008b4e:	431d      	orrs	r5, r3
 8008b50:	81a5      	strh	r5, [r4, #12]
 8008b52:	e7cd      	b.n	8008af0 <__smakebuf_r+0x18>
 8008b54:	08008929 	.word	0x08008929

08008b58 <malloc>:
 8008b58:	4b02      	ldr	r3, [pc, #8]	; (8008b64 <malloc+0xc>)
 8008b5a:	4601      	mov	r1, r0
 8008b5c:	6818      	ldr	r0, [r3, #0]
 8008b5e:	f000 bb45 	b.w	80091ec <_malloc_r>
 8008b62:	bf00      	nop
 8008b64:	20000028 	.word	0x20000028

08008b68 <memcpy>:
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	1e43      	subs	r3, r0, #1
 8008b6c:	440a      	add	r2, r1
 8008b6e:	4291      	cmp	r1, r2
 8008b70:	d100      	bne.n	8008b74 <memcpy+0xc>
 8008b72:	bd10      	pop	{r4, pc}
 8008b74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b7c:	e7f7      	b.n	8008b6e <memcpy+0x6>

08008b7e <_Balloc>:
 8008b7e:	b570      	push	{r4, r5, r6, lr}
 8008b80:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008b82:	4604      	mov	r4, r0
 8008b84:	460e      	mov	r6, r1
 8008b86:	b93d      	cbnz	r5, 8008b98 <_Balloc+0x1a>
 8008b88:	2010      	movs	r0, #16
 8008b8a:	f7ff ffe5 	bl	8008b58 <malloc>
 8008b8e:	6260      	str	r0, [r4, #36]	; 0x24
 8008b90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008b94:	6005      	str	r5, [r0, #0]
 8008b96:	60c5      	str	r5, [r0, #12]
 8008b98:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008b9a:	68eb      	ldr	r3, [r5, #12]
 8008b9c:	b183      	cbz	r3, 8008bc0 <_Balloc+0x42>
 8008b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008ba6:	b9b8      	cbnz	r0, 8008bd8 <_Balloc+0x5a>
 8008ba8:	2101      	movs	r1, #1
 8008baa:	fa01 f506 	lsl.w	r5, r1, r6
 8008bae:	1d6a      	adds	r2, r5, #5
 8008bb0:	0092      	lsls	r2, r2, #2
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f000 fabe 	bl	8009134 <_calloc_r>
 8008bb8:	b160      	cbz	r0, 8008bd4 <_Balloc+0x56>
 8008bba:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008bbe:	e00e      	b.n	8008bde <_Balloc+0x60>
 8008bc0:	2221      	movs	r2, #33	; 0x21
 8008bc2:	2104      	movs	r1, #4
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 fab5 	bl	8009134 <_calloc_r>
 8008bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bcc:	60e8      	str	r0, [r5, #12]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e4      	bne.n	8008b9e <_Balloc+0x20>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	bd70      	pop	{r4, r5, r6, pc}
 8008bd8:	6802      	ldr	r2, [r0, #0]
 8008bda:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008bde:	2300      	movs	r3, #0
 8008be0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008be4:	e7f7      	b.n	8008bd6 <_Balloc+0x58>

08008be6 <_Bfree>:
 8008be6:	b570      	push	{r4, r5, r6, lr}
 8008be8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008bea:	4606      	mov	r6, r0
 8008bec:	460d      	mov	r5, r1
 8008bee:	b93c      	cbnz	r4, 8008c00 <_Bfree+0x1a>
 8008bf0:	2010      	movs	r0, #16
 8008bf2:	f7ff ffb1 	bl	8008b58 <malloc>
 8008bf6:	6270      	str	r0, [r6, #36]	; 0x24
 8008bf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bfc:	6004      	str	r4, [r0, #0]
 8008bfe:	60c4      	str	r4, [r0, #12]
 8008c00:	b13d      	cbz	r5, 8008c12 <_Bfree+0x2c>
 8008c02:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c04:	686a      	ldr	r2, [r5, #4]
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c0c:	6029      	str	r1, [r5, #0]
 8008c0e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008c12:	bd70      	pop	{r4, r5, r6, pc}

08008c14 <__multadd>:
 8008c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c18:	690d      	ldr	r5, [r1, #16]
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	460c      	mov	r4, r1
 8008c20:	f101 0c14 	add.w	ip, r1, #20
 8008c24:	2300      	movs	r3, #0
 8008c26:	f8dc 0000 	ldr.w	r0, [ip]
 8008c2a:	b281      	uxth	r1, r0
 8008c2c:	fb02 7101 	mla	r1, r2, r1, r7
 8008c30:	0c0f      	lsrs	r7, r1, #16
 8008c32:	0c00      	lsrs	r0, r0, #16
 8008c34:	fb02 7000 	mla	r0, r2, r0, r7
 8008c38:	b289      	uxth	r1, r1
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008c40:	429d      	cmp	r5, r3
 8008c42:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008c46:	f84c 1b04 	str.w	r1, [ip], #4
 8008c4a:	dcec      	bgt.n	8008c26 <__multadd+0x12>
 8008c4c:	b1d7      	cbz	r7, 8008c84 <__multadd+0x70>
 8008c4e:	68a3      	ldr	r3, [r4, #8]
 8008c50:	42ab      	cmp	r3, r5
 8008c52:	dc12      	bgt.n	8008c7a <__multadd+0x66>
 8008c54:	6861      	ldr	r1, [r4, #4]
 8008c56:	4630      	mov	r0, r6
 8008c58:	3101      	adds	r1, #1
 8008c5a:	f7ff ff90 	bl	8008b7e <_Balloc>
 8008c5e:	6922      	ldr	r2, [r4, #16]
 8008c60:	3202      	adds	r2, #2
 8008c62:	f104 010c 	add.w	r1, r4, #12
 8008c66:	4680      	mov	r8, r0
 8008c68:	0092      	lsls	r2, r2, #2
 8008c6a:	300c      	adds	r0, #12
 8008c6c:	f7ff ff7c 	bl	8008b68 <memcpy>
 8008c70:	4621      	mov	r1, r4
 8008c72:	4630      	mov	r0, r6
 8008c74:	f7ff ffb7 	bl	8008be6 <_Bfree>
 8008c78:	4644      	mov	r4, r8
 8008c7a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c7e:	3501      	adds	r5, #1
 8008c80:	615f      	str	r7, [r3, #20]
 8008c82:	6125      	str	r5, [r4, #16]
 8008c84:	4620      	mov	r0, r4
 8008c86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008c8a <__hi0bits>:
 8008c8a:	0c02      	lsrs	r2, r0, #16
 8008c8c:	0412      	lsls	r2, r2, #16
 8008c8e:	4603      	mov	r3, r0
 8008c90:	b9b2      	cbnz	r2, 8008cc0 <__hi0bits+0x36>
 8008c92:	0403      	lsls	r3, r0, #16
 8008c94:	2010      	movs	r0, #16
 8008c96:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008c9a:	bf04      	itt	eq
 8008c9c:	021b      	lsleq	r3, r3, #8
 8008c9e:	3008      	addeq	r0, #8
 8008ca0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008ca4:	bf04      	itt	eq
 8008ca6:	011b      	lsleq	r3, r3, #4
 8008ca8:	3004      	addeq	r0, #4
 8008caa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008cae:	bf04      	itt	eq
 8008cb0:	009b      	lsleq	r3, r3, #2
 8008cb2:	3002      	addeq	r0, #2
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	db06      	blt.n	8008cc6 <__hi0bits+0x3c>
 8008cb8:	005b      	lsls	r3, r3, #1
 8008cba:	d503      	bpl.n	8008cc4 <__hi0bits+0x3a>
 8008cbc:	3001      	adds	r0, #1
 8008cbe:	4770      	bx	lr
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	e7e8      	b.n	8008c96 <__hi0bits+0xc>
 8008cc4:	2020      	movs	r0, #32
 8008cc6:	4770      	bx	lr

08008cc8 <__lo0bits>:
 8008cc8:	6803      	ldr	r3, [r0, #0]
 8008cca:	f013 0207 	ands.w	r2, r3, #7
 8008cce:	4601      	mov	r1, r0
 8008cd0:	d00b      	beq.n	8008cea <__lo0bits+0x22>
 8008cd2:	07da      	lsls	r2, r3, #31
 8008cd4:	d423      	bmi.n	8008d1e <__lo0bits+0x56>
 8008cd6:	0798      	lsls	r0, r3, #30
 8008cd8:	bf49      	itett	mi
 8008cda:	085b      	lsrmi	r3, r3, #1
 8008cdc:	089b      	lsrpl	r3, r3, #2
 8008cde:	2001      	movmi	r0, #1
 8008ce0:	600b      	strmi	r3, [r1, #0]
 8008ce2:	bf5c      	itt	pl
 8008ce4:	600b      	strpl	r3, [r1, #0]
 8008ce6:	2002      	movpl	r0, #2
 8008ce8:	4770      	bx	lr
 8008cea:	b298      	uxth	r0, r3
 8008cec:	b9a8      	cbnz	r0, 8008d1a <__lo0bits+0x52>
 8008cee:	0c1b      	lsrs	r3, r3, #16
 8008cf0:	2010      	movs	r0, #16
 8008cf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008cf6:	bf04      	itt	eq
 8008cf8:	0a1b      	lsreq	r3, r3, #8
 8008cfa:	3008      	addeq	r0, #8
 8008cfc:	071a      	lsls	r2, r3, #28
 8008cfe:	bf04      	itt	eq
 8008d00:	091b      	lsreq	r3, r3, #4
 8008d02:	3004      	addeq	r0, #4
 8008d04:	079a      	lsls	r2, r3, #30
 8008d06:	bf04      	itt	eq
 8008d08:	089b      	lsreq	r3, r3, #2
 8008d0a:	3002      	addeq	r0, #2
 8008d0c:	07da      	lsls	r2, r3, #31
 8008d0e:	d402      	bmi.n	8008d16 <__lo0bits+0x4e>
 8008d10:	085b      	lsrs	r3, r3, #1
 8008d12:	d006      	beq.n	8008d22 <__lo0bits+0x5a>
 8008d14:	3001      	adds	r0, #1
 8008d16:	600b      	str	r3, [r1, #0]
 8008d18:	4770      	bx	lr
 8008d1a:	4610      	mov	r0, r2
 8008d1c:	e7e9      	b.n	8008cf2 <__lo0bits+0x2a>
 8008d1e:	2000      	movs	r0, #0
 8008d20:	4770      	bx	lr
 8008d22:	2020      	movs	r0, #32
 8008d24:	4770      	bx	lr

08008d26 <__i2b>:
 8008d26:	b510      	push	{r4, lr}
 8008d28:	460c      	mov	r4, r1
 8008d2a:	2101      	movs	r1, #1
 8008d2c:	f7ff ff27 	bl	8008b7e <_Balloc>
 8008d30:	2201      	movs	r2, #1
 8008d32:	6144      	str	r4, [r0, #20]
 8008d34:	6102      	str	r2, [r0, #16]
 8008d36:	bd10      	pop	{r4, pc}

08008d38 <__multiply>:
 8008d38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3c:	4614      	mov	r4, r2
 8008d3e:	690a      	ldr	r2, [r1, #16]
 8008d40:	6923      	ldr	r3, [r4, #16]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	bfb8      	it	lt
 8008d46:	460b      	movlt	r3, r1
 8008d48:	4688      	mov	r8, r1
 8008d4a:	bfbc      	itt	lt
 8008d4c:	46a0      	movlt	r8, r4
 8008d4e:	461c      	movlt	r4, r3
 8008d50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d54:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008d58:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d60:	eb07 0609 	add.w	r6, r7, r9
 8008d64:	42b3      	cmp	r3, r6
 8008d66:	bfb8      	it	lt
 8008d68:	3101      	addlt	r1, #1
 8008d6a:	f7ff ff08 	bl	8008b7e <_Balloc>
 8008d6e:	f100 0514 	add.w	r5, r0, #20
 8008d72:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008d76:	462b      	mov	r3, r5
 8008d78:	2200      	movs	r2, #0
 8008d7a:	4573      	cmp	r3, lr
 8008d7c:	d316      	bcc.n	8008dac <__multiply+0x74>
 8008d7e:	f104 0214 	add.w	r2, r4, #20
 8008d82:	f108 0114 	add.w	r1, r8, #20
 8008d86:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008d8a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	9b00      	ldr	r3, [sp, #0]
 8008d92:	9201      	str	r2, [sp, #4]
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d80c      	bhi.n	8008db2 <__multiply+0x7a>
 8008d98:	2e00      	cmp	r6, #0
 8008d9a:	dd03      	ble.n	8008da4 <__multiply+0x6c>
 8008d9c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d05d      	beq.n	8008e60 <__multiply+0x128>
 8008da4:	6106      	str	r6, [r0, #16]
 8008da6:	b003      	add	sp, #12
 8008da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dac:	f843 2b04 	str.w	r2, [r3], #4
 8008db0:	e7e3      	b.n	8008d7a <__multiply+0x42>
 8008db2:	f8b2 b000 	ldrh.w	fp, [r2]
 8008db6:	f1bb 0f00 	cmp.w	fp, #0
 8008dba:	d023      	beq.n	8008e04 <__multiply+0xcc>
 8008dbc:	4689      	mov	r9, r1
 8008dbe:	46ac      	mov	ip, r5
 8008dc0:	f04f 0800 	mov.w	r8, #0
 8008dc4:	f859 4b04 	ldr.w	r4, [r9], #4
 8008dc8:	f8dc a000 	ldr.w	sl, [ip]
 8008dcc:	b2a3      	uxth	r3, r4
 8008dce:	fa1f fa8a 	uxth.w	sl, sl
 8008dd2:	fb0b a303 	mla	r3, fp, r3, sl
 8008dd6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008dda:	f8dc 4000 	ldr.w	r4, [ip]
 8008dde:	4443      	add	r3, r8
 8008de0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008de4:	fb0b 840a 	mla	r4, fp, sl, r8
 8008de8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008dec:	46e2      	mov	sl, ip
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008df4:	454f      	cmp	r7, r9
 8008df6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008dfa:	f84a 3b04 	str.w	r3, [sl], #4
 8008dfe:	d82b      	bhi.n	8008e58 <__multiply+0x120>
 8008e00:	f8cc 8004 	str.w	r8, [ip, #4]
 8008e04:	9b01      	ldr	r3, [sp, #4]
 8008e06:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008e0a:	3204      	adds	r2, #4
 8008e0c:	f1ba 0f00 	cmp.w	sl, #0
 8008e10:	d020      	beq.n	8008e54 <__multiply+0x11c>
 8008e12:	682b      	ldr	r3, [r5, #0]
 8008e14:	4689      	mov	r9, r1
 8008e16:	46a8      	mov	r8, r5
 8008e18:	f04f 0b00 	mov.w	fp, #0
 8008e1c:	f8b9 c000 	ldrh.w	ip, [r9]
 8008e20:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008e24:	fb0a 440c 	mla	r4, sl, ip, r4
 8008e28:	445c      	add	r4, fp
 8008e2a:	46c4      	mov	ip, r8
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e32:	f84c 3b04 	str.w	r3, [ip], #4
 8008e36:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e3a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008e3e:	0c1b      	lsrs	r3, r3, #16
 8008e40:	fb0a b303 	mla	r3, sl, r3, fp
 8008e44:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008e48:	454f      	cmp	r7, r9
 8008e4a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008e4e:	d805      	bhi.n	8008e5c <__multiply+0x124>
 8008e50:	f8c8 3004 	str.w	r3, [r8, #4]
 8008e54:	3504      	adds	r5, #4
 8008e56:	e79b      	b.n	8008d90 <__multiply+0x58>
 8008e58:	46d4      	mov	ip, sl
 8008e5a:	e7b3      	b.n	8008dc4 <__multiply+0x8c>
 8008e5c:	46e0      	mov	r8, ip
 8008e5e:	e7dd      	b.n	8008e1c <__multiply+0xe4>
 8008e60:	3e01      	subs	r6, #1
 8008e62:	e799      	b.n	8008d98 <__multiply+0x60>

08008e64 <__pow5mult>:
 8008e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e68:	4615      	mov	r5, r2
 8008e6a:	f012 0203 	ands.w	r2, r2, #3
 8008e6e:	4606      	mov	r6, r0
 8008e70:	460f      	mov	r7, r1
 8008e72:	d007      	beq.n	8008e84 <__pow5mult+0x20>
 8008e74:	3a01      	subs	r2, #1
 8008e76:	4c21      	ldr	r4, [pc, #132]	; (8008efc <__pow5mult+0x98>)
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e7e:	f7ff fec9 	bl	8008c14 <__multadd>
 8008e82:	4607      	mov	r7, r0
 8008e84:	10ad      	asrs	r5, r5, #2
 8008e86:	d035      	beq.n	8008ef4 <__pow5mult+0x90>
 8008e88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e8a:	b93c      	cbnz	r4, 8008e9c <__pow5mult+0x38>
 8008e8c:	2010      	movs	r0, #16
 8008e8e:	f7ff fe63 	bl	8008b58 <malloc>
 8008e92:	6270      	str	r0, [r6, #36]	; 0x24
 8008e94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e98:	6004      	str	r4, [r0, #0]
 8008e9a:	60c4      	str	r4, [r0, #12]
 8008e9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ea0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ea4:	b94c      	cbnz	r4, 8008eba <__pow5mult+0x56>
 8008ea6:	f240 2171 	movw	r1, #625	; 0x271
 8008eaa:	4630      	mov	r0, r6
 8008eac:	f7ff ff3b 	bl	8008d26 <__i2b>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	6003      	str	r3, [r0, #0]
 8008eba:	f04f 0800 	mov.w	r8, #0
 8008ebe:	07eb      	lsls	r3, r5, #31
 8008ec0:	d50a      	bpl.n	8008ed8 <__pow5mult+0x74>
 8008ec2:	4639      	mov	r1, r7
 8008ec4:	4622      	mov	r2, r4
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f7ff ff36 	bl	8008d38 <__multiply>
 8008ecc:	4639      	mov	r1, r7
 8008ece:	4681      	mov	r9, r0
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7ff fe88 	bl	8008be6 <_Bfree>
 8008ed6:	464f      	mov	r7, r9
 8008ed8:	106d      	asrs	r5, r5, #1
 8008eda:	d00b      	beq.n	8008ef4 <__pow5mult+0x90>
 8008edc:	6820      	ldr	r0, [r4, #0]
 8008ede:	b938      	cbnz	r0, 8008ef0 <__pow5mult+0x8c>
 8008ee0:	4622      	mov	r2, r4
 8008ee2:	4621      	mov	r1, r4
 8008ee4:	4630      	mov	r0, r6
 8008ee6:	f7ff ff27 	bl	8008d38 <__multiply>
 8008eea:	6020      	str	r0, [r4, #0]
 8008eec:	f8c0 8000 	str.w	r8, [r0]
 8008ef0:	4604      	mov	r4, r0
 8008ef2:	e7e4      	b.n	8008ebe <__pow5mult+0x5a>
 8008ef4:	4638      	mov	r0, r7
 8008ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008efa:	bf00      	nop
 8008efc:	0800b220 	.word	0x0800b220

08008f00 <__lshift>:
 8008f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f04:	460c      	mov	r4, r1
 8008f06:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f0a:	6923      	ldr	r3, [r4, #16]
 8008f0c:	6849      	ldr	r1, [r1, #4]
 8008f0e:	eb0a 0903 	add.w	r9, sl, r3
 8008f12:	68a3      	ldr	r3, [r4, #8]
 8008f14:	4607      	mov	r7, r0
 8008f16:	4616      	mov	r6, r2
 8008f18:	f109 0501 	add.w	r5, r9, #1
 8008f1c:	42ab      	cmp	r3, r5
 8008f1e:	db32      	blt.n	8008f86 <__lshift+0x86>
 8008f20:	4638      	mov	r0, r7
 8008f22:	f7ff fe2c 	bl	8008b7e <_Balloc>
 8008f26:	2300      	movs	r3, #0
 8008f28:	4680      	mov	r8, r0
 8008f2a:	f100 0114 	add.w	r1, r0, #20
 8008f2e:	461a      	mov	r2, r3
 8008f30:	4553      	cmp	r3, sl
 8008f32:	db2b      	blt.n	8008f8c <__lshift+0x8c>
 8008f34:	6920      	ldr	r0, [r4, #16]
 8008f36:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f3a:	f104 0314 	add.w	r3, r4, #20
 8008f3e:	f016 021f 	ands.w	r2, r6, #31
 8008f42:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f46:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f4a:	d025      	beq.n	8008f98 <__lshift+0x98>
 8008f4c:	f1c2 0e20 	rsb	lr, r2, #32
 8008f50:	2000      	movs	r0, #0
 8008f52:	681e      	ldr	r6, [r3, #0]
 8008f54:	468a      	mov	sl, r1
 8008f56:	4096      	lsls	r6, r2
 8008f58:	4330      	orrs	r0, r6
 8008f5a:	f84a 0b04 	str.w	r0, [sl], #4
 8008f5e:	f853 0b04 	ldr.w	r0, [r3], #4
 8008f62:	459c      	cmp	ip, r3
 8008f64:	fa20 f00e 	lsr.w	r0, r0, lr
 8008f68:	d814      	bhi.n	8008f94 <__lshift+0x94>
 8008f6a:	6048      	str	r0, [r1, #4]
 8008f6c:	b108      	cbz	r0, 8008f72 <__lshift+0x72>
 8008f6e:	f109 0502 	add.w	r5, r9, #2
 8008f72:	3d01      	subs	r5, #1
 8008f74:	4638      	mov	r0, r7
 8008f76:	f8c8 5010 	str.w	r5, [r8, #16]
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	f7ff fe33 	bl	8008be6 <_Bfree>
 8008f80:	4640      	mov	r0, r8
 8008f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f86:	3101      	adds	r1, #1
 8008f88:	005b      	lsls	r3, r3, #1
 8008f8a:	e7c7      	b.n	8008f1c <__lshift+0x1c>
 8008f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008f90:	3301      	adds	r3, #1
 8008f92:	e7cd      	b.n	8008f30 <__lshift+0x30>
 8008f94:	4651      	mov	r1, sl
 8008f96:	e7dc      	b.n	8008f52 <__lshift+0x52>
 8008f98:	3904      	subs	r1, #4
 8008f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fa2:	459c      	cmp	ip, r3
 8008fa4:	d8f9      	bhi.n	8008f9a <__lshift+0x9a>
 8008fa6:	e7e4      	b.n	8008f72 <__lshift+0x72>

08008fa8 <__mcmp>:
 8008fa8:	6903      	ldr	r3, [r0, #16]
 8008faa:	690a      	ldr	r2, [r1, #16]
 8008fac:	1a9b      	subs	r3, r3, r2
 8008fae:	b530      	push	{r4, r5, lr}
 8008fb0:	d10c      	bne.n	8008fcc <__mcmp+0x24>
 8008fb2:	0092      	lsls	r2, r2, #2
 8008fb4:	3014      	adds	r0, #20
 8008fb6:	3114      	adds	r1, #20
 8008fb8:	1884      	adds	r4, r0, r2
 8008fba:	4411      	add	r1, r2
 8008fbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008fc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008fc4:	4295      	cmp	r5, r2
 8008fc6:	d003      	beq.n	8008fd0 <__mcmp+0x28>
 8008fc8:	d305      	bcc.n	8008fd6 <__mcmp+0x2e>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	4618      	mov	r0, r3
 8008fce:	bd30      	pop	{r4, r5, pc}
 8008fd0:	42a0      	cmp	r0, r4
 8008fd2:	d3f3      	bcc.n	8008fbc <__mcmp+0x14>
 8008fd4:	e7fa      	b.n	8008fcc <__mcmp+0x24>
 8008fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8008fda:	e7f7      	b.n	8008fcc <__mcmp+0x24>

08008fdc <__mdiff>:
 8008fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe0:	460d      	mov	r5, r1
 8008fe2:	4607      	mov	r7, r0
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	4614      	mov	r4, r2
 8008fea:	f7ff ffdd 	bl	8008fa8 <__mcmp>
 8008fee:	1e06      	subs	r6, r0, #0
 8008ff0:	d108      	bne.n	8009004 <__mdiff+0x28>
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	f7ff fdc2 	bl	8008b7e <_Balloc>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009004:	bfa4      	itt	ge
 8009006:	4623      	movge	r3, r4
 8009008:	462c      	movge	r4, r5
 800900a:	4638      	mov	r0, r7
 800900c:	6861      	ldr	r1, [r4, #4]
 800900e:	bfa6      	itte	ge
 8009010:	461d      	movge	r5, r3
 8009012:	2600      	movge	r6, #0
 8009014:	2601      	movlt	r6, #1
 8009016:	f7ff fdb2 	bl	8008b7e <_Balloc>
 800901a:	692b      	ldr	r3, [r5, #16]
 800901c:	60c6      	str	r6, [r0, #12]
 800901e:	6926      	ldr	r6, [r4, #16]
 8009020:	f105 0914 	add.w	r9, r5, #20
 8009024:	f104 0214 	add.w	r2, r4, #20
 8009028:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800902c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009030:	f100 0514 	add.w	r5, r0, #20
 8009034:	f04f 0e00 	mov.w	lr, #0
 8009038:	f852 ab04 	ldr.w	sl, [r2], #4
 800903c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009040:	fa1e f18a 	uxtah	r1, lr, sl
 8009044:	b2a3      	uxth	r3, r4
 8009046:	1ac9      	subs	r1, r1, r3
 8009048:	0c23      	lsrs	r3, r4, #16
 800904a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800904e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009052:	b289      	uxth	r1, r1
 8009054:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009058:	45c8      	cmp	r8, r9
 800905a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800905e:	4694      	mov	ip, r2
 8009060:	f845 3b04 	str.w	r3, [r5], #4
 8009064:	d8e8      	bhi.n	8009038 <__mdiff+0x5c>
 8009066:	45bc      	cmp	ip, r7
 8009068:	d304      	bcc.n	8009074 <__mdiff+0x98>
 800906a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800906e:	b183      	cbz	r3, 8009092 <__mdiff+0xb6>
 8009070:	6106      	str	r6, [r0, #16]
 8009072:	e7c5      	b.n	8009000 <__mdiff+0x24>
 8009074:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009078:	fa1e f381 	uxtah	r3, lr, r1
 800907c:	141a      	asrs	r2, r3, #16
 800907e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009082:	b29b      	uxth	r3, r3
 8009084:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009088:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800908c:	f845 3b04 	str.w	r3, [r5], #4
 8009090:	e7e9      	b.n	8009066 <__mdiff+0x8a>
 8009092:	3e01      	subs	r6, #1
 8009094:	e7e9      	b.n	800906a <__mdiff+0x8e>

08009096 <__d2b>:
 8009096:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800909a:	460e      	mov	r6, r1
 800909c:	2101      	movs	r1, #1
 800909e:	ec59 8b10 	vmov	r8, r9, d0
 80090a2:	4615      	mov	r5, r2
 80090a4:	f7ff fd6b 	bl	8008b7e <_Balloc>
 80090a8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80090ac:	4607      	mov	r7, r0
 80090ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090b2:	bb34      	cbnz	r4, 8009102 <__d2b+0x6c>
 80090b4:	9301      	str	r3, [sp, #4]
 80090b6:	f1b8 0300 	subs.w	r3, r8, #0
 80090ba:	d027      	beq.n	800910c <__d2b+0x76>
 80090bc:	a802      	add	r0, sp, #8
 80090be:	f840 3d08 	str.w	r3, [r0, #-8]!
 80090c2:	f7ff fe01 	bl	8008cc8 <__lo0bits>
 80090c6:	9900      	ldr	r1, [sp, #0]
 80090c8:	b1f0      	cbz	r0, 8009108 <__d2b+0x72>
 80090ca:	9a01      	ldr	r2, [sp, #4]
 80090cc:	f1c0 0320 	rsb	r3, r0, #32
 80090d0:	fa02 f303 	lsl.w	r3, r2, r3
 80090d4:	430b      	orrs	r3, r1
 80090d6:	40c2      	lsrs	r2, r0
 80090d8:	617b      	str	r3, [r7, #20]
 80090da:	9201      	str	r2, [sp, #4]
 80090dc:	9b01      	ldr	r3, [sp, #4]
 80090de:	61bb      	str	r3, [r7, #24]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	bf14      	ite	ne
 80090e4:	2102      	movne	r1, #2
 80090e6:	2101      	moveq	r1, #1
 80090e8:	6139      	str	r1, [r7, #16]
 80090ea:	b1c4      	cbz	r4, 800911e <__d2b+0x88>
 80090ec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80090f0:	4404      	add	r4, r0
 80090f2:	6034      	str	r4, [r6, #0]
 80090f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80090f8:	6028      	str	r0, [r5, #0]
 80090fa:	4638      	mov	r0, r7
 80090fc:	b003      	add	sp, #12
 80090fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009102:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009106:	e7d5      	b.n	80090b4 <__d2b+0x1e>
 8009108:	6179      	str	r1, [r7, #20]
 800910a:	e7e7      	b.n	80090dc <__d2b+0x46>
 800910c:	a801      	add	r0, sp, #4
 800910e:	f7ff fddb 	bl	8008cc8 <__lo0bits>
 8009112:	9b01      	ldr	r3, [sp, #4]
 8009114:	617b      	str	r3, [r7, #20]
 8009116:	2101      	movs	r1, #1
 8009118:	6139      	str	r1, [r7, #16]
 800911a:	3020      	adds	r0, #32
 800911c:	e7e5      	b.n	80090ea <__d2b+0x54>
 800911e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009122:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009126:	6030      	str	r0, [r6, #0]
 8009128:	6918      	ldr	r0, [r3, #16]
 800912a:	f7ff fdae 	bl	8008c8a <__hi0bits>
 800912e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009132:	e7e1      	b.n	80090f8 <__d2b+0x62>

08009134 <_calloc_r>:
 8009134:	b538      	push	{r3, r4, r5, lr}
 8009136:	fb02 f401 	mul.w	r4, r2, r1
 800913a:	4621      	mov	r1, r4
 800913c:	f000 f856 	bl	80091ec <_malloc_r>
 8009140:	4605      	mov	r5, r0
 8009142:	b118      	cbz	r0, 800914c <_calloc_r+0x18>
 8009144:	4622      	mov	r2, r4
 8009146:	2100      	movs	r1, #0
 8009148:	f7fd ffaa 	bl	80070a0 <memset>
 800914c:	4628      	mov	r0, r5
 800914e:	bd38      	pop	{r3, r4, r5, pc}

08009150 <_free_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	4605      	mov	r5, r0
 8009154:	2900      	cmp	r1, #0
 8009156:	d045      	beq.n	80091e4 <_free_r+0x94>
 8009158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800915c:	1f0c      	subs	r4, r1, #4
 800915e:	2b00      	cmp	r3, #0
 8009160:	bfb8      	it	lt
 8009162:	18e4      	addlt	r4, r4, r3
 8009164:	f000 f958 	bl	8009418 <__malloc_lock>
 8009168:	4a1f      	ldr	r2, [pc, #124]	; (80091e8 <_free_r+0x98>)
 800916a:	6813      	ldr	r3, [r2, #0]
 800916c:	4610      	mov	r0, r2
 800916e:	b933      	cbnz	r3, 800917e <_free_r+0x2e>
 8009170:	6063      	str	r3, [r4, #4]
 8009172:	6014      	str	r4, [r2, #0]
 8009174:	4628      	mov	r0, r5
 8009176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800917a:	f000 b94e 	b.w	800941a <__malloc_unlock>
 800917e:	42a3      	cmp	r3, r4
 8009180:	d90c      	bls.n	800919c <_free_r+0x4c>
 8009182:	6821      	ldr	r1, [r4, #0]
 8009184:	1862      	adds	r2, r4, r1
 8009186:	4293      	cmp	r3, r2
 8009188:	bf04      	itt	eq
 800918a:	681a      	ldreq	r2, [r3, #0]
 800918c:	685b      	ldreq	r3, [r3, #4]
 800918e:	6063      	str	r3, [r4, #4]
 8009190:	bf04      	itt	eq
 8009192:	1852      	addeq	r2, r2, r1
 8009194:	6022      	streq	r2, [r4, #0]
 8009196:	6004      	str	r4, [r0, #0]
 8009198:	e7ec      	b.n	8009174 <_free_r+0x24>
 800919a:	4613      	mov	r3, r2
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	b10a      	cbz	r2, 80091a4 <_free_r+0x54>
 80091a0:	42a2      	cmp	r2, r4
 80091a2:	d9fa      	bls.n	800919a <_free_r+0x4a>
 80091a4:	6819      	ldr	r1, [r3, #0]
 80091a6:	1858      	adds	r0, r3, r1
 80091a8:	42a0      	cmp	r0, r4
 80091aa:	d10b      	bne.n	80091c4 <_free_r+0x74>
 80091ac:	6820      	ldr	r0, [r4, #0]
 80091ae:	4401      	add	r1, r0
 80091b0:	1858      	adds	r0, r3, r1
 80091b2:	4282      	cmp	r2, r0
 80091b4:	6019      	str	r1, [r3, #0]
 80091b6:	d1dd      	bne.n	8009174 <_free_r+0x24>
 80091b8:	6810      	ldr	r0, [r2, #0]
 80091ba:	6852      	ldr	r2, [r2, #4]
 80091bc:	605a      	str	r2, [r3, #4]
 80091be:	4401      	add	r1, r0
 80091c0:	6019      	str	r1, [r3, #0]
 80091c2:	e7d7      	b.n	8009174 <_free_r+0x24>
 80091c4:	d902      	bls.n	80091cc <_free_r+0x7c>
 80091c6:	230c      	movs	r3, #12
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	e7d3      	b.n	8009174 <_free_r+0x24>
 80091cc:	6820      	ldr	r0, [r4, #0]
 80091ce:	1821      	adds	r1, r4, r0
 80091d0:	428a      	cmp	r2, r1
 80091d2:	bf04      	itt	eq
 80091d4:	6811      	ldreq	r1, [r2, #0]
 80091d6:	6852      	ldreq	r2, [r2, #4]
 80091d8:	6062      	str	r2, [r4, #4]
 80091da:	bf04      	itt	eq
 80091dc:	1809      	addeq	r1, r1, r0
 80091de:	6021      	streq	r1, [r4, #0]
 80091e0:	605c      	str	r4, [r3, #4]
 80091e2:	e7c7      	b.n	8009174 <_free_r+0x24>
 80091e4:	bd38      	pop	{r3, r4, r5, pc}
 80091e6:	bf00      	nop
 80091e8:	200002cc 	.word	0x200002cc

080091ec <_malloc_r>:
 80091ec:	b570      	push	{r4, r5, r6, lr}
 80091ee:	1ccd      	adds	r5, r1, #3
 80091f0:	f025 0503 	bic.w	r5, r5, #3
 80091f4:	3508      	adds	r5, #8
 80091f6:	2d0c      	cmp	r5, #12
 80091f8:	bf38      	it	cc
 80091fa:	250c      	movcc	r5, #12
 80091fc:	2d00      	cmp	r5, #0
 80091fe:	4606      	mov	r6, r0
 8009200:	db01      	blt.n	8009206 <_malloc_r+0x1a>
 8009202:	42a9      	cmp	r1, r5
 8009204:	d903      	bls.n	800920e <_malloc_r+0x22>
 8009206:	230c      	movs	r3, #12
 8009208:	6033      	str	r3, [r6, #0]
 800920a:	2000      	movs	r0, #0
 800920c:	bd70      	pop	{r4, r5, r6, pc}
 800920e:	f000 f903 	bl	8009418 <__malloc_lock>
 8009212:	4a21      	ldr	r2, [pc, #132]	; (8009298 <_malloc_r+0xac>)
 8009214:	6814      	ldr	r4, [r2, #0]
 8009216:	4621      	mov	r1, r4
 8009218:	b991      	cbnz	r1, 8009240 <_malloc_r+0x54>
 800921a:	4c20      	ldr	r4, [pc, #128]	; (800929c <_malloc_r+0xb0>)
 800921c:	6823      	ldr	r3, [r4, #0]
 800921e:	b91b      	cbnz	r3, 8009228 <_malloc_r+0x3c>
 8009220:	4630      	mov	r0, r6
 8009222:	f000 f83d 	bl	80092a0 <_sbrk_r>
 8009226:	6020      	str	r0, [r4, #0]
 8009228:	4629      	mov	r1, r5
 800922a:	4630      	mov	r0, r6
 800922c:	f000 f838 	bl	80092a0 <_sbrk_r>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d124      	bne.n	800927e <_malloc_r+0x92>
 8009234:	230c      	movs	r3, #12
 8009236:	6033      	str	r3, [r6, #0]
 8009238:	4630      	mov	r0, r6
 800923a:	f000 f8ee 	bl	800941a <__malloc_unlock>
 800923e:	e7e4      	b.n	800920a <_malloc_r+0x1e>
 8009240:	680b      	ldr	r3, [r1, #0]
 8009242:	1b5b      	subs	r3, r3, r5
 8009244:	d418      	bmi.n	8009278 <_malloc_r+0x8c>
 8009246:	2b0b      	cmp	r3, #11
 8009248:	d90f      	bls.n	800926a <_malloc_r+0x7e>
 800924a:	600b      	str	r3, [r1, #0]
 800924c:	50cd      	str	r5, [r1, r3]
 800924e:	18cc      	adds	r4, r1, r3
 8009250:	4630      	mov	r0, r6
 8009252:	f000 f8e2 	bl	800941a <__malloc_unlock>
 8009256:	f104 000b 	add.w	r0, r4, #11
 800925a:	1d23      	adds	r3, r4, #4
 800925c:	f020 0007 	bic.w	r0, r0, #7
 8009260:	1ac3      	subs	r3, r0, r3
 8009262:	d0d3      	beq.n	800920c <_malloc_r+0x20>
 8009264:	425a      	negs	r2, r3
 8009266:	50e2      	str	r2, [r4, r3]
 8009268:	e7d0      	b.n	800920c <_malloc_r+0x20>
 800926a:	428c      	cmp	r4, r1
 800926c:	684b      	ldr	r3, [r1, #4]
 800926e:	bf16      	itet	ne
 8009270:	6063      	strne	r3, [r4, #4]
 8009272:	6013      	streq	r3, [r2, #0]
 8009274:	460c      	movne	r4, r1
 8009276:	e7eb      	b.n	8009250 <_malloc_r+0x64>
 8009278:	460c      	mov	r4, r1
 800927a:	6849      	ldr	r1, [r1, #4]
 800927c:	e7cc      	b.n	8009218 <_malloc_r+0x2c>
 800927e:	1cc4      	adds	r4, r0, #3
 8009280:	f024 0403 	bic.w	r4, r4, #3
 8009284:	42a0      	cmp	r0, r4
 8009286:	d005      	beq.n	8009294 <_malloc_r+0xa8>
 8009288:	1a21      	subs	r1, r4, r0
 800928a:	4630      	mov	r0, r6
 800928c:	f000 f808 	bl	80092a0 <_sbrk_r>
 8009290:	3001      	adds	r0, #1
 8009292:	d0cf      	beq.n	8009234 <_malloc_r+0x48>
 8009294:	6025      	str	r5, [r4, #0]
 8009296:	e7db      	b.n	8009250 <_malloc_r+0x64>
 8009298:	200002cc 	.word	0x200002cc
 800929c:	200002d0 	.word	0x200002d0

080092a0 <_sbrk_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4c06      	ldr	r4, [pc, #24]	; (80092bc <_sbrk_r+0x1c>)
 80092a4:	2300      	movs	r3, #0
 80092a6:	4605      	mov	r5, r0
 80092a8:	4608      	mov	r0, r1
 80092aa:	6023      	str	r3, [r4, #0]
 80092ac:	f7fd f8f6 	bl	800649c <_sbrk>
 80092b0:	1c43      	adds	r3, r0, #1
 80092b2:	d102      	bne.n	80092ba <_sbrk_r+0x1a>
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	b103      	cbz	r3, 80092ba <_sbrk_r+0x1a>
 80092b8:	602b      	str	r3, [r5, #0]
 80092ba:	bd38      	pop	{r3, r4, r5, pc}
 80092bc:	200008d8 	.word	0x200008d8

080092c0 <__sread>:
 80092c0:	b510      	push	{r4, lr}
 80092c2:	460c      	mov	r4, r1
 80092c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c8:	f000 f8a8 	bl	800941c <_read_r>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	bfab      	itete	ge
 80092d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80092d2:	89a3      	ldrhlt	r3, [r4, #12]
 80092d4:	181b      	addge	r3, r3, r0
 80092d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80092da:	bfac      	ite	ge
 80092dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80092de:	81a3      	strhlt	r3, [r4, #12]
 80092e0:	bd10      	pop	{r4, pc}

080092e2 <__swrite>:
 80092e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092e6:	461f      	mov	r7, r3
 80092e8:	898b      	ldrh	r3, [r1, #12]
 80092ea:	05db      	lsls	r3, r3, #23
 80092ec:	4605      	mov	r5, r0
 80092ee:	460c      	mov	r4, r1
 80092f0:	4616      	mov	r6, r2
 80092f2:	d505      	bpl.n	8009300 <__swrite+0x1e>
 80092f4:	2302      	movs	r3, #2
 80092f6:	2200      	movs	r2, #0
 80092f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092fc:	f000 f868 	bl	80093d0 <_lseek_r>
 8009300:	89a3      	ldrh	r3, [r4, #12]
 8009302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800930a:	81a3      	strh	r3, [r4, #12]
 800930c:	4632      	mov	r2, r6
 800930e:	463b      	mov	r3, r7
 8009310:	4628      	mov	r0, r5
 8009312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009316:	f000 b817 	b.w	8009348 <_write_r>

0800931a <__sseek>:
 800931a:	b510      	push	{r4, lr}
 800931c:	460c      	mov	r4, r1
 800931e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009322:	f000 f855 	bl	80093d0 <_lseek_r>
 8009326:	1c43      	adds	r3, r0, #1
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	bf15      	itete	ne
 800932c:	6560      	strne	r0, [r4, #84]	; 0x54
 800932e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009336:	81a3      	strheq	r3, [r4, #12]
 8009338:	bf18      	it	ne
 800933a:	81a3      	strhne	r3, [r4, #12]
 800933c:	bd10      	pop	{r4, pc}

0800933e <__sclose>:
 800933e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009342:	f000 b813 	b.w	800936c <_close_r>
	...

08009348 <_write_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4c07      	ldr	r4, [pc, #28]	; (8009368 <_write_r+0x20>)
 800934c:	4605      	mov	r5, r0
 800934e:	4608      	mov	r0, r1
 8009350:	4611      	mov	r1, r2
 8009352:	2200      	movs	r2, #0
 8009354:	6022      	str	r2, [r4, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	f7fd f884 	bl	8006464 <_write>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d102      	bne.n	8009366 <_write_r+0x1e>
 8009360:	6823      	ldr	r3, [r4, #0]
 8009362:	b103      	cbz	r3, 8009366 <_write_r+0x1e>
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	200008d8 	.word	0x200008d8

0800936c <_close_r>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4c06      	ldr	r4, [pc, #24]	; (8009388 <_close_r+0x1c>)
 8009370:	2300      	movs	r3, #0
 8009372:	4605      	mov	r5, r0
 8009374:	4608      	mov	r0, r1
 8009376:	6023      	str	r3, [r4, #0]
 8009378:	f7fd f882 	bl	8006480 <_close>
 800937c:	1c43      	adds	r3, r0, #1
 800937e:	d102      	bne.n	8009386 <_close_r+0x1a>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	b103      	cbz	r3, 8009386 <_close_r+0x1a>
 8009384:	602b      	str	r3, [r5, #0]
 8009386:	bd38      	pop	{r3, r4, r5, pc}
 8009388:	200008d8 	.word	0x200008d8

0800938c <_fstat_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	4c07      	ldr	r4, [pc, #28]	; (80093ac <_fstat_r+0x20>)
 8009390:	2300      	movs	r3, #0
 8009392:	4605      	mov	r5, r0
 8009394:	4608      	mov	r0, r1
 8009396:	4611      	mov	r1, r2
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	f7fd f875 	bl	8006488 <_fstat>
 800939e:	1c43      	adds	r3, r0, #1
 80093a0:	d102      	bne.n	80093a8 <_fstat_r+0x1c>
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	b103      	cbz	r3, 80093a8 <_fstat_r+0x1c>
 80093a6:	602b      	str	r3, [r5, #0]
 80093a8:	bd38      	pop	{r3, r4, r5, pc}
 80093aa:	bf00      	nop
 80093ac:	200008d8 	.word	0x200008d8

080093b0 <_isatty_r>:
 80093b0:	b538      	push	{r3, r4, r5, lr}
 80093b2:	4c06      	ldr	r4, [pc, #24]	; (80093cc <_isatty_r+0x1c>)
 80093b4:	2300      	movs	r3, #0
 80093b6:	4605      	mov	r5, r0
 80093b8:	4608      	mov	r0, r1
 80093ba:	6023      	str	r3, [r4, #0]
 80093bc:	f7fd f86a 	bl	8006494 <_isatty>
 80093c0:	1c43      	adds	r3, r0, #1
 80093c2:	d102      	bne.n	80093ca <_isatty_r+0x1a>
 80093c4:	6823      	ldr	r3, [r4, #0]
 80093c6:	b103      	cbz	r3, 80093ca <_isatty_r+0x1a>
 80093c8:	602b      	str	r3, [r5, #0]
 80093ca:	bd38      	pop	{r3, r4, r5, pc}
 80093cc:	200008d8 	.word	0x200008d8

080093d0 <_lseek_r>:
 80093d0:	b538      	push	{r3, r4, r5, lr}
 80093d2:	4c07      	ldr	r4, [pc, #28]	; (80093f0 <_lseek_r+0x20>)
 80093d4:	4605      	mov	r5, r0
 80093d6:	4608      	mov	r0, r1
 80093d8:	4611      	mov	r1, r2
 80093da:	2200      	movs	r2, #0
 80093dc:	6022      	str	r2, [r4, #0]
 80093de:	461a      	mov	r2, r3
 80093e0:	f7fd f85a 	bl	8006498 <_lseek>
 80093e4:	1c43      	adds	r3, r0, #1
 80093e6:	d102      	bne.n	80093ee <_lseek_r+0x1e>
 80093e8:	6823      	ldr	r3, [r4, #0]
 80093ea:	b103      	cbz	r3, 80093ee <_lseek_r+0x1e>
 80093ec:	602b      	str	r3, [r5, #0]
 80093ee:	bd38      	pop	{r3, r4, r5, pc}
 80093f0:	200008d8 	.word	0x200008d8

080093f4 <__ascii_mbtowc>:
 80093f4:	b082      	sub	sp, #8
 80093f6:	b901      	cbnz	r1, 80093fa <__ascii_mbtowc+0x6>
 80093f8:	a901      	add	r1, sp, #4
 80093fa:	b142      	cbz	r2, 800940e <__ascii_mbtowc+0x1a>
 80093fc:	b14b      	cbz	r3, 8009412 <__ascii_mbtowc+0x1e>
 80093fe:	7813      	ldrb	r3, [r2, #0]
 8009400:	600b      	str	r3, [r1, #0]
 8009402:	7812      	ldrb	r2, [r2, #0]
 8009404:	1c10      	adds	r0, r2, #0
 8009406:	bf18      	it	ne
 8009408:	2001      	movne	r0, #1
 800940a:	b002      	add	sp, #8
 800940c:	4770      	bx	lr
 800940e:	4610      	mov	r0, r2
 8009410:	e7fb      	b.n	800940a <__ascii_mbtowc+0x16>
 8009412:	f06f 0001 	mvn.w	r0, #1
 8009416:	e7f8      	b.n	800940a <__ascii_mbtowc+0x16>

08009418 <__malloc_lock>:
 8009418:	4770      	bx	lr

0800941a <__malloc_unlock>:
 800941a:	4770      	bx	lr

0800941c <_read_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4c07      	ldr	r4, [pc, #28]	; (800943c <_read_r+0x20>)
 8009420:	4605      	mov	r5, r0
 8009422:	4608      	mov	r0, r1
 8009424:	4611      	mov	r1, r2
 8009426:	2200      	movs	r2, #0
 8009428:	6022      	str	r2, [r4, #0]
 800942a:	461a      	mov	r2, r3
 800942c:	f7fd f80c 	bl	8006448 <_read>
 8009430:	1c43      	adds	r3, r0, #1
 8009432:	d102      	bne.n	800943a <_read_r+0x1e>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	b103      	cbz	r3, 800943a <_read_r+0x1e>
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	bd38      	pop	{r3, r4, r5, pc}
 800943c:	200008d8 	.word	0x200008d8

08009440 <__ascii_wctomb>:
 8009440:	b149      	cbz	r1, 8009456 <__ascii_wctomb+0x16>
 8009442:	2aff      	cmp	r2, #255	; 0xff
 8009444:	bf85      	ittet	hi
 8009446:	238a      	movhi	r3, #138	; 0x8a
 8009448:	6003      	strhi	r3, [r0, #0]
 800944a:	700a      	strbls	r2, [r1, #0]
 800944c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009450:	bf98      	it	ls
 8009452:	2001      	movls	r0, #1
 8009454:	4770      	bx	lr
 8009456:	4608      	mov	r0, r1
 8009458:	4770      	bx	lr
 800945a:	0000      	movs	r0, r0
 800945c:	0000      	movs	r0, r0
	...

08009460 <cos>:
 8009460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009462:	ec51 0b10 	vmov	r0, r1, d0
 8009466:	4a1e      	ldr	r2, [pc, #120]	; (80094e0 <cos+0x80>)
 8009468:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800946c:	4293      	cmp	r3, r2
 800946e:	dc06      	bgt.n	800947e <cos+0x1e>
 8009470:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80094d8 <cos+0x78>
 8009474:	f000 fe70 	bl	800a158 <__kernel_cos>
 8009478:	ec51 0b10 	vmov	r0, r1, d0
 800947c:	e007      	b.n	800948e <cos+0x2e>
 800947e:	4a19      	ldr	r2, [pc, #100]	; (80094e4 <cos+0x84>)
 8009480:	4293      	cmp	r3, r2
 8009482:	dd09      	ble.n	8009498 <cos+0x38>
 8009484:	ee10 2a10 	vmov	r2, s0
 8009488:	460b      	mov	r3, r1
 800948a:	f7f6 febd 	bl	8000208 <__aeabi_dsub>
 800948e:	ec41 0b10 	vmov	d0, r0, r1
 8009492:	b005      	add	sp, #20
 8009494:	f85d fb04 	ldr.w	pc, [sp], #4
 8009498:	4668      	mov	r0, sp
 800949a:	f000 fbb9 	bl	8009c10 <__ieee754_rem_pio2>
 800949e:	f000 0003 	and.w	r0, r0, #3
 80094a2:	2801      	cmp	r0, #1
 80094a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80094a8:	ed9d 0b00 	vldr	d0, [sp]
 80094ac:	d007      	beq.n	80094be <cos+0x5e>
 80094ae:	2802      	cmp	r0, #2
 80094b0:	d00e      	beq.n	80094d0 <cos+0x70>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d0de      	beq.n	8009474 <cos+0x14>
 80094b6:	2001      	movs	r0, #1
 80094b8:	f001 fa56 	bl	800a968 <__kernel_sin>
 80094bc:	e7dc      	b.n	8009478 <cos+0x18>
 80094be:	f001 fa53 	bl	800a968 <__kernel_sin>
 80094c2:	ec53 2b10 	vmov	r2, r3, d0
 80094c6:	ee10 0a10 	vmov	r0, s0
 80094ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80094ce:	e7de      	b.n	800948e <cos+0x2e>
 80094d0:	f000 fe42 	bl	800a158 <__kernel_cos>
 80094d4:	e7f5      	b.n	80094c2 <cos+0x62>
 80094d6:	bf00      	nop
	...
 80094e0:	3fe921fb 	.word	0x3fe921fb
 80094e4:	7fefffff 	.word	0x7fefffff

080094e8 <sin>:
 80094e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094ea:	ec51 0b10 	vmov	r0, r1, d0
 80094ee:	4a20      	ldr	r2, [pc, #128]	; (8009570 <sin+0x88>)
 80094f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80094f4:	4293      	cmp	r3, r2
 80094f6:	dc07      	bgt.n	8009508 <sin+0x20>
 80094f8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8009568 <sin+0x80>
 80094fc:	2000      	movs	r0, #0
 80094fe:	f001 fa33 	bl	800a968 <__kernel_sin>
 8009502:	ec51 0b10 	vmov	r0, r1, d0
 8009506:	e007      	b.n	8009518 <sin+0x30>
 8009508:	4a1a      	ldr	r2, [pc, #104]	; (8009574 <sin+0x8c>)
 800950a:	4293      	cmp	r3, r2
 800950c:	dd09      	ble.n	8009522 <sin+0x3a>
 800950e:	ee10 2a10 	vmov	r2, s0
 8009512:	460b      	mov	r3, r1
 8009514:	f7f6 fe78 	bl	8000208 <__aeabi_dsub>
 8009518:	ec41 0b10 	vmov	d0, r0, r1
 800951c:	b005      	add	sp, #20
 800951e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009522:	4668      	mov	r0, sp
 8009524:	f000 fb74 	bl	8009c10 <__ieee754_rem_pio2>
 8009528:	f000 0003 	and.w	r0, r0, #3
 800952c:	2801      	cmp	r0, #1
 800952e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009532:	ed9d 0b00 	vldr	d0, [sp]
 8009536:	d004      	beq.n	8009542 <sin+0x5a>
 8009538:	2802      	cmp	r0, #2
 800953a:	d005      	beq.n	8009548 <sin+0x60>
 800953c:	b970      	cbnz	r0, 800955c <sin+0x74>
 800953e:	2001      	movs	r0, #1
 8009540:	e7dd      	b.n	80094fe <sin+0x16>
 8009542:	f000 fe09 	bl	800a158 <__kernel_cos>
 8009546:	e7dc      	b.n	8009502 <sin+0x1a>
 8009548:	2001      	movs	r0, #1
 800954a:	f001 fa0d 	bl	800a968 <__kernel_sin>
 800954e:	ec53 2b10 	vmov	r2, r3, d0
 8009552:	ee10 0a10 	vmov	r0, s0
 8009556:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800955a:	e7dd      	b.n	8009518 <sin+0x30>
 800955c:	f000 fdfc 	bl	800a158 <__kernel_cos>
 8009560:	e7f5      	b.n	800954e <sin+0x66>
 8009562:	bf00      	nop
 8009564:	f3af 8000 	nop.w
	...
 8009570:	3fe921fb 	.word	0x3fe921fb
 8009574:	7fefffff 	.word	0x7fefffff

08009578 <asin>:
 8009578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800957a:	ed2d 8b02 	vpush	{d8}
 800957e:	4e26      	ldr	r6, [pc, #152]	; (8009618 <asin+0xa0>)
 8009580:	b08b      	sub	sp, #44	; 0x2c
 8009582:	ec55 4b10 	vmov	r4, r5, d0
 8009586:	f000 f853 	bl	8009630 <__ieee754_asin>
 800958a:	f996 3000 	ldrsb.w	r3, [r6]
 800958e:	eeb0 8a40 	vmov.f32	s16, s0
 8009592:	eef0 8a60 	vmov.f32	s17, s1
 8009596:	3301      	adds	r3, #1
 8009598:	d036      	beq.n	8009608 <asin+0x90>
 800959a:	4622      	mov	r2, r4
 800959c:	462b      	mov	r3, r5
 800959e:	4620      	mov	r0, r4
 80095a0:	4629      	mov	r1, r5
 80095a2:	f7f7 fa83 	bl	8000aac <__aeabi_dcmpun>
 80095a6:	4607      	mov	r7, r0
 80095a8:	bb70      	cbnz	r0, 8009608 <asin+0x90>
 80095aa:	ec45 4b10 	vmov	d0, r4, r5
 80095ae:	f001 fc37 	bl	800ae20 <fabs>
 80095b2:	2200      	movs	r2, #0
 80095b4:	4b19      	ldr	r3, [pc, #100]	; (800961c <asin+0xa4>)
 80095b6:	ec51 0b10 	vmov	r0, r1, d0
 80095ba:	f7f7 fa6d 	bl	8000a98 <__aeabi_dcmpgt>
 80095be:	b318      	cbz	r0, 8009608 <asin+0x90>
 80095c0:	2301      	movs	r3, #1
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	4816      	ldr	r0, [pc, #88]	; (8009620 <asin+0xa8>)
 80095c6:	4b17      	ldr	r3, [pc, #92]	; (8009624 <asin+0xac>)
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	9708      	str	r7, [sp, #32]
 80095cc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80095d0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80095d4:	f001 fcb8 	bl	800af48 <nan>
 80095d8:	f996 3000 	ldrsb.w	r3, [r6]
 80095dc:	2b02      	cmp	r3, #2
 80095de:	ed8d 0b06 	vstr	d0, [sp, #24]
 80095e2:	d104      	bne.n	80095ee <asin+0x76>
 80095e4:	f7fd fd32 	bl	800704c <__errno>
 80095e8:	2321      	movs	r3, #33	; 0x21
 80095ea:	6003      	str	r3, [r0, #0]
 80095ec:	e004      	b.n	80095f8 <asin+0x80>
 80095ee:	4668      	mov	r0, sp
 80095f0:	f001 fca6 	bl	800af40 <matherr>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d0f5      	beq.n	80095e4 <asin+0x6c>
 80095f8:	9b08      	ldr	r3, [sp, #32]
 80095fa:	b11b      	cbz	r3, 8009604 <asin+0x8c>
 80095fc:	f7fd fd26 	bl	800704c <__errno>
 8009600:	9b08      	ldr	r3, [sp, #32]
 8009602:	6003      	str	r3, [r0, #0]
 8009604:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009608:	eeb0 0a48 	vmov.f32	s0, s16
 800960c:	eef0 0a68 	vmov.f32	s1, s17
 8009610:	b00b      	add	sp, #44	; 0x2c
 8009612:	ecbd 8b02 	vpop	{d8}
 8009616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009618:	200001f8 	.word	0x200001f8
 800961c:	3ff00000 	.word	0x3ff00000
 8009620:	0800b235 	.word	0x0800b235
 8009624:	0800b337 	.word	0x0800b337

08009628 <atan2>:
 8009628:	f000 ba12 	b.w	8009a50 <__ieee754_atan2>
 800962c:	0000      	movs	r0, r0
	...

08009630 <__ieee754_asin>:
 8009630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009634:	ec55 4b10 	vmov	r4, r5, d0
 8009638:	4bcb      	ldr	r3, [pc, #812]	; (8009968 <__ieee754_asin+0x338>)
 800963a:	b087      	sub	sp, #28
 800963c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8009640:	429f      	cmp	r7, r3
 8009642:	9501      	str	r5, [sp, #4]
 8009644:	dd31      	ble.n	80096aa <__ieee754_asin+0x7a>
 8009646:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800964a:	ee10 3a10 	vmov	r3, s0
 800964e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8009652:	433b      	orrs	r3, r7
 8009654:	d117      	bne.n	8009686 <__ieee754_asin+0x56>
 8009656:	a3aa      	add	r3, pc, #680	; (adr r3, 8009900 <__ieee754_asin+0x2d0>)
 8009658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965c:	ee10 0a10 	vmov	r0, s0
 8009660:	4629      	mov	r1, r5
 8009662:	f7f6 ff89 	bl	8000578 <__aeabi_dmul>
 8009666:	a3a8      	add	r3, pc, #672	; (adr r3, 8009908 <__ieee754_asin+0x2d8>)
 8009668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800966c:	4606      	mov	r6, r0
 800966e:	460f      	mov	r7, r1
 8009670:	4620      	mov	r0, r4
 8009672:	4629      	mov	r1, r5
 8009674:	f7f6 ff80 	bl	8000578 <__aeabi_dmul>
 8009678:	4602      	mov	r2, r0
 800967a:	460b      	mov	r3, r1
 800967c:	4630      	mov	r0, r6
 800967e:	4639      	mov	r1, r7
 8009680:	f7f6 fdc4 	bl	800020c <__adddf3>
 8009684:	e00a      	b.n	800969c <__ieee754_asin+0x6c>
 8009686:	ee10 2a10 	vmov	r2, s0
 800968a:	462b      	mov	r3, r5
 800968c:	4620      	mov	r0, r4
 800968e:	4629      	mov	r1, r5
 8009690:	f7f6 fdba 	bl	8000208 <__aeabi_dsub>
 8009694:	4602      	mov	r2, r0
 8009696:	460b      	mov	r3, r1
 8009698:	f7f7 f898 	bl	80007cc <__aeabi_ddiv>
 800969c:	4604      	mov	r4, r0
 800969e:	460d      	mov	r5, r1
 80096a0:	ec45 4b10 	vmov	d0, r4, r5
 80096a4:	b007      	add	sp, #28
 80096a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096aa:	4bb0      	ldr	r3, [pc, #704]	; (800996c <__ieee754_asin+0x33c>)
 80096ac:	429f      	cmp	r7, r3
 80096ae:	dc11      	bgt.n	80096d4 <__ieee754_asin+0xa4>
 80096b0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 80096b4:	f280 80ae 	bge.w	8009814 <__ieee754_asin+0x1e4>
 80096b8:	a395      	add	r3, pc, #596	; (adr r3, 8009910 <__ieee754_asin+0x2e0>)
 80096ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096be:	ee10 0a10 	vmov	r0, s0
 80096c2:	4629      	mov	r1, r5
 80096c4:	f7f6 fda2 	bl	800020c <__adddf3>
 80096c8:	2200      	movs	r2, #0
 80096ca:	4ba9      	ldr	r3, [pc, #676]	; (8009970 <__ieee754_asin+0x340>)
 80096cc:	f7f7 f9e4 	bl	8000a98 <__aeabi_dcmpgt>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d1e5      	bne.n	80096a0 <__ieee754_asin+0x70>
 80096d4:	ec45 4b10 	vmov	d0, r4, r5
 80096d8:	f001 fba2 	bl	800ae20 <fabs>
 80096dc:	2000      	movs	r0, #0
 80096de:	ec53 2b10 	vmov	r2, r3, d0
 80096e2:	49a3      	ldr	r1, [pc, #652]	; (8009970 <__ieee754_asin+0x340>)
 80096e4:	f7f6 fd90 	bl	8000208 <__aeabi_dsub>
 80096e8:	2200      	movs	r2, #0
 80096ea:	4ba2      	ldr	r3, [pc, #648]	; (8009974 <__ieee754_asin+0x344>)
 80096ec:	f7f6 ff44 	bl	8000578 <__aeabi_dmul>
 80096f0:	a389      	add	r3, pc, #548	; (adr r3, 8009918 <__ieee754_asin+0x2e8>)
 80096f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f6:	4604      	mov	r4, r0
 80096f8:	460d      	mov	r5, r1
 80096fa:	f7f6 ff3d 	bl	8000578 <__aeabi_dmul>
 80096fe:	a388      	add	r3, pc, #544	; (adr r3, 8009920 <__ieee754_asin+0x2f0>)
 8009700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009704:	f7f6 fd82 	bl	800020c <__adddf3>
 8009708:	4622      	mov	r2, r4
 800970a:	462b      	mov	r3, r5
 800970c:	f7f6 ff34 	bl	8000578 <__aeabi_dmul>
 8009710:	a385      	add	r3, pc, #532	; (adr r3, 8009928 <__ieee754_asin+0x2f8>)
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f7f6 fd77 	bl	8000208 <__aeabi_dsub>
 800971a:	4622      	mov	r2, r4
 800971c:	462b      	mov	r3, r5
 800971e:	f7f6 ff2b 	bl	8000578 <__aeabi_dmul>
 8009722:	a383      	add	r3, pc, #524	; (adr r3, 8009930 <__ieee754_asin+0x300>)
 8009724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009728:	f7f6 fd70 	bl	800020c <__adddf3>
 800972c:	4622      	mov	r2, r4
 800972e:	462b      	mov	r3, r5
 8009730:	f7f6 ff22 	bl	8000578 <__aeabi_dmul>
 8009734:	a380      	add	r3, pc, #512	; (adr r3, 8009938 <__ieee754_asin+0x308>)
 8009736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973a:	f7f6 fd65 	bl	8000208 <__aeabi_dsub>
 800973e:	4622      	mov	r2, r4
 8009740:	462b      	mov	r3, r5
 8009742:	f7f6 ff19 	bl	8000578 <__aeabi_dmul>
 8009746:	a37e      	add	r3, pc, #504	; (adr r3, 8009940 <__ieee754_asin+0x310>)
 8009748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974c:	f7f6 fd5e 	bl	800020c <__adddf3>
 8009750:	4622      	mov	r2, r4
 8009752:	462b      	mov	r3, r5
 8009754:	f7f6 ff10 	bl	8000578 <__aeabi_dmul>
 8009758:	a37b      	add	r3, pc, #492	; (adr r3, 8009948 <__ieee754_asin+0x318>)
 800975a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800975e:	4680      	mov	r8, r0
 8009760:	4689      	mov	r9, r1
 8009762:	4620      	mov	r0, r4
 8009764:	4629      	mov	r1, r5
 8009766:	f7f6 ff07 	bl	8000578 <__aeabi_dmul>
 800976a:	a379      	add	r3, pc, #484	; (adr r3, 8009950 <__ieee754_asin+0x320>)
 800976c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009770:	f7f6 fd4a 	bl	8000208 <__aeabi_dsub>
 8009774:	4622      	mov	r2, r4
 8009776:	462b      	mov	r3, r5
 8009778:	f7f6 fefe 	bl	8000578 <__aeabi_dmul>
 800977c:	a376      	add	r3, pc, #472	; (adr r3, 8009958 <__ieee754_asin+0x328>)
 800977e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009782:	f7f6 fd43 	bl	800020c <__adddf3>
 8009786:	4622      	mov	r2, r4
 8009788:	462b      	mov	r3, r5
 800978a:	f7f6 fef5 	bl	8000578 <__aeabi_dmul>
 800978e:	a374      	add	r3, pc, #464	; (adr r3, 8009960 <__ieee754_asin+0x330>)
 8009790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009794:	f7f6 fd38 	bl	8000208 <__aeabi_dsub>
 8009798:	4622      	mov	r2, r4
 800979a:	462b      	mov	r3, r5
 800979c:	f7f6 feec 	bl	8000578 <__aeabi_dmul>
 80097a0:	4b73      	ldr	r3, [pc, #460]	; (8009970 <__ieee754_asin+0x340>)
 80097a2:	2200      	movs	r2, #0
 80097a4:	f7f6 fd32 	bl	800020c <__adddf3>
 80097a8:	ec45 4b10 	vmov	d0, r4, r5
 80097ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097b0:	f000 fc20 	bl	8009ff4 <__ieee754_sqrt>
 80097b4:	4b70      	ldr	r3, [pc, #448]	; (8009978 <__ieee754_asin+0x348>)
 80097b6:	429f      	cmp	r7, r3
 80097b8:	ec5b ab10 	vmov	sl, fp, d0
 80097bc:	f340 80de 	ble.w	800997c <__ieee754_asin+0x34c>
 80097c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097c4:	4640      	mov	r0, r8
 80097c6:	4649      	mov	r1, r9
 80097c8:	f7f7 f800 	bl	80007cc <__aeabi_ddiv>
 80097cc:	4652      	mov	r2, sl
 80097ce:	465b      	mov	r3, fp
 80097d0:	f7f6 fed2 	bl	8000578 <__aeabi_dmul>
 80097d4:	4652      	mov	r2, sl
 80097d6:	465b      	mov	r3, fp
 80097d8:	f7f6 fd18 	bl	800020c <__adddf3>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	f7f6 fd14 	bl	800020c <__adddf3>
 80097e4:	a348      	add	r3, pc, #288	; (adr r3, 8009908 <__ieee754_asin+0x2d8>)
 80097e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ea:	f7f6 fd0d 	bl	8000208 <__aeabi_dsub>
 80097ee:	4602      	mov	r2, r0
 80097f0:	460b      	mov	r3, r1
 80097f2:	a143      	add	r1, pc, #268	; (adr r1, 8009900 <__ieee754_asin+0x2d0>)
 80097f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097f8:	f7f6 fd06 	bl	8000208 <__aeabi_dsub>
 80097fc:	9b01      	ldr	r3, [sp, #4]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	bfdc      	itt	le
 8009802:	4602      	movle	r2, r0
 8009804:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8009808:	4604      	mov	r4, r0
 800980a:	460d      	mov	r5, r1
 800980c:	bfdc      	itt	le
 800980e:	4614      	movle	r4, r2
 8009810:	461d      	movle	r5, r3
 8009812:	e745      	b.n	80096a0 <__ieee754_asin+0x70>
 8009814:	ee10 2a10 	vmov	r2, s0
 8009818:	ee10 0a10 	vmov	r0, s0
 800981c:	462b      	mov	r3, r5
 800981e:	4629      	mov	r1, r5
 8009820:	f7f6 feaa 	bl	8000578 <__aeabi_dmul>
 8009824:	a33c      	add	r3, pc, #240	; (adr r3, 8009918 <__ieee754_asin+0x2e8>)
 8009826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982a:	4606      	mov	r6, r0
 800982c:	460f      	mov	r7, r1
 800982e:	f7f6 fea3 	bl	8000578 <__aeabi_dmul>
 8009832:	a33b      	add	r3, pc, #236	; (adr r3, 8009920 <__ieee754_asin+0x2f0>)
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f7f6 fce8 	bl	800020c <__adddf3>
 800983c:	4632      	mov	r2, r6
 800983e:	463b      	mov	r3, r7
 8009840:	f7f6 fe9a 	bl	8000578 <__aeabi_dmul>
 8009844:	a338      	add	r3, pc, #224	; (adr r3, 8009928 <__ieee754_asin+0x2f8>)
 8009846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984a:	f7f6 fcdd 	bl	8000208 <__aeabi_dsub>
 800984e:	4632      	mov	r2, r6
 8009850:	463b      	mov	r3, r7
 8009852:	f7f6 fe91 	bl	8000578 <__aeabi_dmul>
 8009856:	a336      	add	r3, pc, #216	; (adr r3, 8009930 <__ieee754_asin+0x300>)
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	f7f6 fcd6 	bl	800020c <__adddf3>
 8009860:	4632      	mov	r2, r6
 8009862:	463b      	mov	r3, r7
 8009864:	f7f6 fe88 	bl	8000578 <__aeabi_dmul>
 8009868:	a333      	add	r3, pc, #204	; (adr r3, 8009938 <__ieee754_asin+0x308>)
 800986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986e:	f7f6 fccb 	bl	8000208 <__aeabi_dsub>
 8009872:	4632      	mov	r2, r6
 8009874:	463b      	mov	r3, r7
 8009876:	f7f6 fe7f 	bl	8000578 <__aeabi_dmul>
 800987a:	a331      	add	r3, pc, #196	; (adr r3, 8009940 <__ieee754_asin+0x310>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	f7f6 fcc4 	bl	800020c <__adddf3>
 8009884:	4632      	mov	r2, r6
 8009886:	463b      	mov	r3, r7
 8009888:	f7f6 fe76 	bl	8000578 <__aeabi_dmul>
 800988c:	a32e      	add	r3, pc, #184	; (adr r3, 8009948 <__ieee754_asin+0x318>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	4680      	mov	r8, r0
 8009894:	4689      	mov	r9, r1
 8009896:	4630      	mov	r0, r6
 8009898:	4639      	mov	r1, r7
 800989a:	f7f6 fe6d 	bl	8000578 <__aeabi_dmul>
 800989e:	a32c      	add	r3, pc, #176	; (adr r3, 8009950 <__ieee754_asin+0x320>)
 80098a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a4:	f7f6 fcb0 	bl	8000208 <__aeabi_dsub>
 80098a8:	4632      	mov	r2, r6
 80098aa:	463b      	mov	r3, r7
 80098ac:	f7f6 fe64 	bl	8000578 <__aeabi_dmul>
 80098b0:	a329      	add	r3, pc, #164	; (adr r3, 8009958 <__ieee754_asin+0x328>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	f7f6 fca9 	bl	800020c <__adddf3>
 80098ba:	4632      	mov	r2, r6
 80098bc:	463b      	mov	r3, r7
 80098be:	f7f6 fe5b 	bl	8000578 <__aeabi_dmul>
 80098c2:	a327      	add	r3, pc, #156	; (adr r3, 8009960 <__ieee754_asin+0x330>)
 80098c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c8:	f7f6 fc9e 	bl	8000208 <__aeabi_dsub>
 80098cc:	4632      	mov	r2, r6
 80098ce:	463b      	mov	r3, r7
 80098d0:	f7f6 fe52 	bl	8000578 <__aeabi_dmul>
 80098d4:	2200      	movs	r2, #0
 80098d6:	4b26      	ldr	r3, [pc, #152]	; (8009970 <__ieee754_asin+0x340>)
 80098d8:	f7f6 fc98 	bl	800020c <__adddf3>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	4640      	mov	r0, r8
 80098e2:	4649      	mov	r1, r9
 80098e4:	f7f6 ff72 	bl	80007cc <__aeabi_ddiv>
 80098e8:	4622      	mov	r2, r4
 80098ea:	462b      	mov	r3, r5
 80098ec:	f7f6 fe44 	bl	8000578 <__aeabi_dmul>
 80098f0:	4602      	mov	r2, r0
 80098f2:	460b      	mov	r3, r1
 80098f4:	4620      	mov	r0, r4
 80098f6:	4629      	mov	r1, r5
 80098f8:	e6c2      	b.n	8009680 <__ieee754_asin+0x50>
 80098fa:	bf00      	nop
 80098fc:	f3af 8000 	nop.w
 8009900:	54442d18 	.word	0x54442d18
 8009904:	3ff921fb 	.word	0x3ff921fb
 8009908:	33145c07 	.word	0x33145c07
 800990c:	3c91a626 	.word	0x3c91a626
 8009910:	8800759c 	.word	0x8800759c
 8009914:	7e37e43c 	.word	0x7e37e43c
 8009918:	0dfdf709 	.word	0x0dfdf709
 800991c:	3f023de1 	.word	0x3f023de1
 8009920:	7501b288 	.word	0x7501b288
 8009924:	3f49efe0 	.word	0x3f49efe0
 8009928:	b5688f3b 	.word	0xb5688f3b
 800992c:	3fa48228 	.word	0x3fa48228
 8009930:	0e884455 	.word	0x0e884455
 8009934:	3fc9c155 	.word	0x3fc9c155
 8009938:	03eb6f7d 	.word	0x03eb6f7d
 800993c:	3fd4d612 	.word	0x3fd4d612
 8009940:	55555555 	.word	0x55555555
 8009944:	3fc55555 	.word	0x3fc55555
 8009948:	b12e9282 	.word	0xb12e9282
 800994c:	3fb3b8c5 	.word	0x3fb3b8c5
 8009950:	1b8d0159 	.word	0x1b8d0159
 8009954:	3fe6066c 	.word	0x3fe6066c
 8009958:	9c598ac8 	.word	0x9c598ac8
 800995c:	40002ae5 	.word	0x40002ae5
 8009960:	1c8a2d4b 	.word	0x1c8a2d4b
 8009964:	40033a27 	.word	0x40033a27
 8009968:	3fefffff 	.word	0x3fefffff
 800996c:	3fdfffff 	.word	0x3fdfffff
 8009970:	3ff00000 	.word	0x3ff00000
 8009974:	3fe00000 	.word	0x3fe00000
 8009978:	3fef3332 	.word	0x3fef3332
 800997c:	ee10 2a10 	vmov	r2, s0
 8009980:	ee10 0a10 	vmov	r0, s0
 8009984:	465b      	mov	r3, fp
 8009986:	4659      	mov	r1, fp
 8009988:	f7f6 fc40 	bl	800020c <__adddf3>
 800998c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009990:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009994:	4640      	mov	r0, r8
 8009996:	4649      	mov	r1, r9
 8009998:	f7f6 ff18 	bl	80007cc <__aeabi_ddiv>
 800999c:	4602      	mov	r2, r0
 800999e:	460b      	mov	r3, r1
 80099a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099a4:	f7f6 fde8 	bl	8000578 <__aeabi_dmul>
 80099a8:	2600      	movs	r6, #0
 80099aa:	4680      	mov	r8, r0
 80099ac:	4689      	mov	r9, r1
 80099ae:	4632      	mov	r2, r6
 80099b0:	465b      	mov	r3, fp
 80099b2:	4630      	mov	r0, r6
 80099b4:	4659      	mov	r1, fp
 80099b6:	f7f6 fddf 	bl	8000578 <__aeabi_dmul>
 80099ba:	4602      	mov	r2, r0
 80099bc:	460b      	mov	r3, r1
 80099be:	4620      	mov	r0, r4
 80099c0:	4629      	mov	r1, r5
 80099c2:	f7f6 fc21 	bl	8000208 <__aeabi_dsub>
 80099c6:	4632      	mov	r2, r6
 80099c8:	4604      	mov	r4, r0
 80099ca:	460d      	mov	r5, r1
 80099cc:	465b      	mov	r3, fp
 80099ce:	4650      	mov	r0, sl
 80099d0:	4659      	mov	r1, fp
 80099d2:	f7f6 fc1b 	bl	800020c <__adddf3>
 80099d6:	4602      	mov	r2, r0
 80099d8:	460b      	mov	r3, r1
 80099da:	4620      	mov	r0, r4
 80099dc:	4629      	mov	r1, r5
 80099de:	f7f6 fef5 	bl	80007cc <__aeabi_ddiv>
 80099e2:	4602      	mov	r2, r0
 80099e4:	460b      	mov	r3, r1
 80099e6:	f7f6 fc11 	bl	800020c <__adddf3>
 80099ea:	4602      	mov	r2, r0
 80099ec:	460b      	mov	r3, r1
 80099ee:	a114      	add	r1, pc, #80	; (adr r1, 8009a40 <__ieee754_asin+0x410>)
 80099f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099f4:	f7f6 fc08 	bl	8000208 <__aeabi_dsub>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	4640      	mov	r0, r8
 80099fe:	4649      	mov	r1, r9
 8009a00:	f7f6 fc02 	bl	8000208 <__aeabi_dsub>
 8009a04:	465f      	mov	r7, fp
 8009a06:	4604      	mov	r4, r0
 8009a08:	460d      	mov	r5, r1
 8009a0a:	4632      	mov	r2, r6
 8009a0c:	465b      	mov	r3, fp
 8009a0e:	4630      	mov	r0, r6
 8009a10:	4639      	mov	r1, r7
 8009a12:	f7f6 fbfb 	bl	800020c <__adddf3>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	a10b      	add	r1, pc, #44	; (adr r1, 8009a48 <__ieee754_asin+0x418>)
 8009a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a20:	f7f6 fbf2 	bl	8000208 <__aeabi_dsub>
 8009a24:	4602      	mov	r2, r0
 8009a26:	460b      	mov	r3, r1
 8009a28:	4620      	mov	r0, r4
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	f7f6 fbec 	bl	8000208 <__aeabi_dsub>
 8009a30:	4602      	mov	r2, r0
 8009a32:	460b      	mov	r3, r1
 8009a34:	a104      	add	r1, pc, #16	; (adr r1, 8009a48 <__ieee754_asin+0x418>)
 8009a36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a3a:	e6dd      	b.n	80097f8 <__ieee754_asin+0x1c8>
 8009a3c:	f3af 8000 	nop.w
 8009a40:	33145c07 	.word	0x33145c07
 8009a44:	3c91a626 	.word	0x3c91a626
 8009a48:	54442d18 	.word	0x54442d18
 8009a4c:	3fe921fb 	.word	0x3fe921fb

08009a50 <__ieee754_atan2>:
 8009a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a54:	ec57 6b11 	vmov	r6, r7, d1
 8009a58:	4273      	negs	r3, r6
 8009a5a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009a5e:	4333      	orrs	r3, r6
 8009a60:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8009c08 <__ieee754_atan2+0x1b8>
 8009a64:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009a68:	4573      	cmp	r3, lr
 8009a6a:	ec51 0b10 	vmov	r0, r1, d0
 8009a6e:	ee11 8a10 	vmov	r8, s2
 8009a72:	d80a      	bhi.n	8009a8a <__ieee754_atan2+0x3a>
 8009a74:	4244      	negs	r4, r0
 8009a76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009a7a:	4304      	orrs	r4, r0
 8009a7c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009a80:	4574      	cmp	r4, lr
 8009a82:	468c      	mov	ip, r1
 8009a84:	ee10 9a10 	vmov	r9, s0
 8009a88:	d907      	bls.n	8009a9a <__ieee754_atan2+0x4a>
 8009a8a:	4632      	mov	r2, r6
 8009a8c:	463b      	mov	r3, r7
 8009a8e:	f7f6 fbbd 	bl	800020c <__adddf3>
 8009a92:	ec41 0b10 	vmov	d0, r0, r1
 8009a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a9a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009a9e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009aa2:	4334      	orrs	r4, r6
 8009aa4:	d103      	bne.n	8009aae <__ieee754_atan2+0x5e>
 8009aa6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009aaa:	f001 b819 	b.w	800aae0 <atan>
 8009aae:	17bc      	asrs	r4, r7, #30
 8009ab0:	f004 0402 	and.w	r4, r4, #2
 8009ab4:	ea53 0909 	orrs.w	r9, r3, r9
 8009ab8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009abc:	d107      	bne.n	8009ace <__ieee754_atan2+0x7e>
 8009abe:	2c02      	cmp	r4, #2
 8009ac0:	d073      	beq.n	8009baa <__ieee754_atan2+0x15a>
 8009ac2:	2c03      	cmp	r4, #3
 8009ac4:	d1e5      	bne.n	8009a92 <__ieee754_atan2+0x42>
 8009ac6:	a13e      	add	r1, pc, #248	; (adr r1, 8009bc0 <__ieee754_atan2+0x170>)
 8009ac8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009acc:	e7e1      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009ace:	ea52 0808 	orrs.w	r8, r2, r8
 8009ad2:	d106      	bne.n	8009ae2 <__ieee754_atan2+0x92>
 8009ad4:	f1bc 0f00 	cmp.w	ip, #0
 8009ad8:	da6b      	bge.n	8009bb2 <__ieee754_atan2+0x162>
 8009ada:	a13b      	add	r1, pc, #236	; (adr r1, 8009bc8 <__ieee754_atan2+0x178>)
 8009adc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ae0:	e7d7      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009ae2:	4572      	cmp	r2, lr
 8009ae4:	d120      	bne.n	8009b28 <__ieee754_atan2+0xd8>
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d111      	bne.n	8009b0e <__ieee754_atan2+0xbe>
 8009aea:	2c02      	cmp	r4, #2
 8009aec:	d007      	beq.n	8009afe <__ieee754_atan2+0xae>
 8009aee:	2c03      	cmp	r4, #3
 8009af0:	d009      	beq.n	8009b06 <__ieee754_atan2+0xb6>
 8009af2:	2c01      	cmp	r4, #1
 8009af4:	d155      	bne.n	8009ba2 <__ieee754_atan2+0x152>
 8009af6:	a136      	add	r1, pc, #216	; (adr r1, 8009bd0 <__ieee754_atan2+0x180>)
 8009af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009afc:	e7c9      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009afe:	a136      	add	r1, pc, #216	; (adr r1, 8009bd8 <__ieee754_atan2+0x188>)
 8009b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b04:	e7c5      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009b06:	a136      	add	r1, pc, #216	; (adr r1, 8009be0 <__ieee754_atan2+0x190>)
 8009b08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b0c:	e7c1      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009b0e:	2c02      	cmp	r4, #2
 8009b10:	d04b      	beq.n	8009baa <__ieee754_atan2+0x15a>
 8009b12:	2c03      	cmp	r4, #3
 8009b14:	d0d7      	beq.n	8009ac6 <__ieee754_atan2+0x76>
 8009b16:	2c01      	cmp	r4, #1
 8009b18:	f04f 0000 	mov.w	r0, #0
 8009b1c:	d102      	bne.n	8009b24 <__ieee754_atan2+0xd4>
 8009b1e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009b22:	e7b6      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009b24:	2100      	movs	r1, #0
 8009b26:	e7b4      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009b28:	4573      	cmp	r3, lr
 8009b2a:	d0d3      	beq.n	8009ad4 <__ieee754_atan2+0x84>
 8009b2c:	1a9b      	subs	r3, r3, r2
 8009b2e:	151b      	asrs	r3, r3, #20
 8009b30:	2b3c      	cmp	r3, #60	; 0x3c
 8009b32:	dc1e      	bgt.n	8009b72 <__ieee754_atan2+0x122>
 8009b34:	2f00      	cmp	r7, #0
 8009b36:	da01      	bge.n	8009b3c <__ieee754_atan2+0xec>
 8009b38:	333c      	adds	r3, #60	; 0x3c
 8009b3a:	db1e      	blt.n	8009b7a <__ieee754_atan2+0x12a>
 8009b3c:	4632      	mov	r2, r6
 8009b3e:	463b      	mov	r3, r7
 8009b40:	f7f6 fe44 	bl	80007cc <__aeabi_ddiv>
 8009b44:	ec41 0b10 	vmov	d0, r0, r1
 8009b48:	f001 f96a 	bl	800ae20 <fabs>
 8009b4c:	f000 ffc8 	bl	800aae0 <atan>
 8009b50:	ec51 0b10 	vmov	r0, r1, d0
 8009b54:	2c01      	cmp	r4, #1
 8009b56:	d013      	beq.n	8009b80 <__ieee754_atan2+0x130>
 8009b58:	2c02      	cmp	r4, #2
 8009b5a:	d015      	beq.n	8009b88 <__ieee754_atan2+0x138>
 8009b5c:	2c00      	cmp	r4, #0
 8009b5e:	d098      	beq.n	8009a92 <__ieee754_atan2+0x42>
 8009b60:	a321      	add	r3, pc, #132	; (adr r3, 8009be8 <__ieee754_atan2+0x198>)
 8009b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b66:	f7f6 fb4f 	bl	8000208 <__aeabi_dsub>
 8009b6a:	a321      	add	r3, pc, #132	; (adr r3, 8009bf0 <__ieee754_atan2+0x1a0>)
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	e014      	b.n	8009b9c <__ieee754_atan2+0x14c>
 8009b72:	a121      	add	r1, pc, #132	; (adr r1, 8009bf8 <__ieee754_atan2+0x1a8>)
 8009b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b78:	e7ec      	b.n	8009b54 <__ieee754_atan2+0x104>
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	2100      	movs	r1, #0
 8009b7e:	e7e9      	b.n	8009b54 <__ieee754_atan2+0x104>
 8009b80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b84:	4619      	mov	r1, r3
 8009b86:	e784      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009b88:	a317      	add	r3, pc, #92	; (adr r3, 8009be8 <__ieee754_atan2+0x198>)
 8009b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8e:	f7f6 fb3b 	bl	8000208 <__aeabi_dsub>
 8009b92:	4602      	mov	r2, r0
 8009b94:	460b      	mov	r3, r1
 8009b96:	a116      	add	r1, pc, #88	; (adr r1, 8009bf0 <__ieee754_atan2+0x1a0>)
 8009b98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b9c:	f7f6 fb34 	bl	8000208 <__aeabi_dsub>
 8009ba0:	e777      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009ba2:	a117      	add	r1, pc, #92	; (adr r1, 8009c00 <__ieee754_atan2+0x1b0>)
 8009ba4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ba8:	e773      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009baa:	a111      	add	r1, pc, #68	; (adr r1, 8009bf0 <__ieee754_atan2+0x1a0>)
 8009bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb0:	e76f      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009bb2:	a111      	add	r1, pc, #68	; (adr r1, 8009bf8 <__ieee754_atan2+0x1a8>)
 8009bb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb8:	e76b      	b.n	8009a92 <__ieee754_atan2+0x42>
 8009bba:	bf00      	nop
 8009bbc:	f3af 8000 	nop.w
 8009bc0:	54442d18 	.word	0x54442d18
 8009bc4:	c00921fb 	.word	0xc00921fb
 8009bc8:	54442d18 	.word	0x54442d18
 8009bcc:	bff921fb 	.word	0xbff921fb
 8009bd0:	54442d18 	.word	0x54442d18
 8009bd4:	bfe921fb 	.word	0xbfe921fb
 8009bd8:	7f3321d2 	.word	0x7f3321d2
 8009bdc:	4002d97c 	.word	0x4002d97c
 8009be0:	7f3321d2 	.word	0x7f3321d2
 8009be4:	c002d97c 	.word	0xc002d97c
 8009be8:	33145c07 	.word	0x33145c07
 8009bec:	3ca1a626 	.word	0x3ca1a626
 8009bf0:	54442d18 	.word	0x54442d18
 8009bf4:	400921fb 	.word	0x400921fb
 8009bf8:	54442d18 	.word	0x54442d18
 8009bfc:	3ff921fb 	.word	0x3ff921fb
 8009c00:	54442d18 	.word	0x54442d18
 8009c04:	3fe921fb 	.word	0x3fe921fb
 8009c08:	7ff00000 	.word	0x7ff00000
 8009c0c:	00000000 	.word	0x00000000

08009c10 <__ieee754_rem_pio2>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	ec57 6b10 	vmov	r6, r7, d0
 8009c18:	4bc3      	ldr	r3, [pc, #780]	; (8009f28 <__ieee754_rem_pio2+0x318>)
 8009c1a:	b08d      	sub	sp, #52	; 0x34
 8009c1c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009c20:	4598      	cmp	r8, r3
 8009c22:	4604      	mov	r4, r0
 8009c24:	9704      	str	r7, [sp, #16]
 8009c26:	dc07      	bgt.n	8009c38 <__ieee754_rem_pio2+0x28>
 8009c28:	2200      	movs	r2, #0
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	ed84 0b00 	vstr	d0, [r4]
 8009c30:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009c34:	2500      	movs	r5, #0
 8009c36:	e027      	b.n	8009c88 <__ieee754_rem_pio2+0x78>
 8009c38:	4bbc      	ldr	r3, [pc, #752]	; (8009f2c <__ieee754_rem_pio2+0x31c>)
 8009c3a:	4598      	cmp	r8, r3
 8009c3c:	dc75      	bgt.n	8009d2a <__ieee754_rem_pio2+0x11a>
 8009c3e:	9b04      	ldr	r3, [sp, #16]
 8009c40:	4dbb      	ldr	r5, [pc, #748]	; (8009f30 <__ieee754_rem_pio2+0x320>)
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	ee10 0a10 	vmov	r0, s0
 8009c48:	a3a9      	add	r3, pc, #676	; (adr r3, 8009ef0 <__ieee754_rem_pio2+0x2e0>)
 8009c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4e:	4639      	mov	r1, r7
 8009c50:	dd36      	ble.n	8009cc0 <__ieee754_rem_pio2+0xb0>
 8009c52:	f7f6 fad9 	bl	8000208 <__aeabi_dsub>
 8009c56:	45a8      	cmp	r8, r5
 8009c58:	4606      	mov	r6, r0
 8009c5a:	460f      	mov	r7, r1
 8009c5c:	d018      	beq.n	8009c90 <__ieee754_rem_pio2+0x80>
 8009c5e:	a3a6      	add	r3, pc, #664	; (adr r3, 8009ef8 <__ieee754_rem_pio2+0x2e8>)
 8009c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c64:	f7f6 fad0 	bl	8000208 <__aeabi_dsub>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	e9c4 2300 	strd	r2, r3, [r4]
 8009c70:	4630      	mov	r0, r6
 8009c72:	4639      	mov	r1, r7
 8009c74:	f7f6 fac8 	bl	8000208 <__aeabi_dsub>
 8009c78:	a39f      	add	r3, pc, #636	; (adr r3, 8009ef8 <__ieee754_rem_pio2+0x2e8>)
 8009c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7e:	f7f6 fac3 	bl	8000208 <__aeabi_dsub>
 8009c82:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c86:	2501      	movs	r5, #1
 8009c88:	4628      	mov	r0, r5
 8009c8a:	b00d      	add	sp, #52	; 0x34
 8009c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c90:	a39b      	add	r3, pc, #620	; (adr r3, 8009f00 <__ieee754_rem_pio2+0x2f0>)
 8009c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c96:	f7f6 fab7 	bl	8000208 <__aeabi_dsub>
 8009c9a:	a39b      	add	r3, pc, #620	; (adr r3, 8009f08 <__ieee754_rem_pio2+0x2f8>)
 8009c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca0:	4606      	mov	r6, r0
 8009ca2:	460f      	mov	r7, r1
 8009ca4:	f7f6 fab0 	bl	8000208 <__aeabi_dsub>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	e9c4 2300 	strd	r2, r3, [r4]
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	f7f6 faa8 	bl	8000208 <__aeabi_dsub>
 8009cb8:	a393      	add	r3, pc, #588	; (adr r3, 8009f08 <__ieee754_rem_pio2+0x2f8>)
 8009cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbe:	e7de      	b.n	8009c7e <__ieee754_rem_pio2+0x6e>
 8009cc0:	f7f6 faa4 	bl	800020c <__adddf3>
 8009cc4:	45a8      	cmp	r8, r5
 8009cc6:	4606      	mov	r6, r0
 8009cc8:	460f      	mov	r7, r1
 8009cca:	d016      	beq.n	8009cfa <__ieee754_rem_pio2+0xea>
 8009ccc:	a38a      	add	r3, pc, #552	; (adr r3, 8009ef8 <__ieee754_rem_pio2+0x2e8>)
 8009cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd2:	f7f6 fa9b 	bl	800020c <__adddf3>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	460b      	mov	r3, r1
 8009cda:	e9c4 2300 	strd	r2, r3, [r4]
 8009cde:	4630      	mov	r0, r6
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	f7f6 fa91 	bl	8000208 <__aeabi_dsub>
 8009ce6:	a384      	add	r3, pc, #528	; (adr r3, 8009ef8 <__ieee754_rem_pio2+0x2e8>)
 8009ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cec:	f7f6 fa8e 	bl	800020c <__adddf3>
 8009cf0:	f04f 35ff 	mov.w	r5, #4294967295
 8009cf4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009cf8:	e7c6      	b.n	8009c88 <__ieee754_rem_pio2+0x78>
 8009cfa:	a381      	add	r3, pc, #516	; (adr r3, 8009f00 <__ieee754_rem_pio2+0x2f0>)
 8009cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d00:	f7f6 fa84 	bl	800020c <__adddf3>
 8009d04:	a380      	add	r3, pc, #512	; (adr r3, 8009f08 <__ieee754_rem_pio2+0x2f8>)
 8009d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	f7f6 fa7d 	bl	800020c <__adddf3>
 8009d12:	4602      	mov	r2, r0
 8009d14:	460b      	mov	r3, r1
 8009d16:	e9c4 2300 	strd	r2, r3, [r4]
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	4639      	mov	r1, r7
 8009d1e:	f7f6 fa73 	bl	8000208 <__aeabi_dsub>
 8009d22:	a379      	add	r3, pc, #484	; (adr r3, 8009f08 <__ieee754_rem_pio2+0x2f8>)
 8009d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d28:	e7e0      	b.n	8009cec <__ieee754_rem_pio2+0xdc>
 8009d2a:	4b82      	ldr	r3, [pc, #520]	; (8009f34 <__ieee754_rem_pio2+0x324>)
 8009d2c:	4598      	cmp	r8, r3
 8009d2e:	f300 80d0 	bgt.w	8009ed2 <__ieee754_rem_pio2+0x2c2>
 8009d32:	f001 f875 	bl	800ae20 <fabs>
 8009d36:	ec57 6b10 	vmov	r6, r7, d0
 8009d3a:	ee10 0a10 	vmov	r0, s0
 8009d3e:	a374      	add	r3, pc, #464	; (adr r3, 8009f10 <__ieee754_rem_pio2+0x300>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	4639      	mov	r1, r7
 8009d46:	f7f6 fc17 	bl	8000578 <__aeabi_dmul>
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	4b7a      	ldr	r3, [pc, #488]	; (8009f38 <__ieee754_rem_pio2+0x328>)
 8009d4e:	f7f6 fa5d 	bl	800020c <__adddf3>
 8009d52:	f7f6 fec1 	bl	8000ad8 <__aeabi_d2iz>
 8009d56:	4605      	mov	r5, r0
 8009d58:	f7f6 fba4 	bl	80004a4 <__aeabi_i2d>
 8009d5c:	a364      	add	r3, pc, #400	; (adr r3, 8009ef0 <__ieee754_rem_pio2+0x2e0>)
 8009d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d66:	f7f6 fc07 	bl	8000578 <__aeabi_dmul>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	4630      	mov	r0, r6
 8009d70:	4639      	mov	r1, r7
 8009d72:	f7f6 fa49 	bl	8000208 <__aeabi_dsub>
 8009d76:	a360      	add	r3, pc, #384	; (adr r3, 8009ef8 <__ieee754_rem_pio2+0x2e8>)
 8009d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7c:	4682      	mov	sl, r0
 8009d7e:	468b      	mov	fp, r1
 8009d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d84:	f7f6 fbf8 	bl	8000578 <__aeabi_dmul>
 8009d88:	2d1f      	cmp	r5, #31
 8009d8a:	4606      	mov	r6, r0
 8009d8c:	460f      	mov	r7, r1
 8009d8e:	dc0c      	bgt.n	8009daa <__ieee754_rem_pio2+0x19a>
 8009d90:	1e6a      	subs	r2, r5, #1
 8009d92:	4b6a      	ldr	r3, [pc, #424]	; (8009f3c <__ieee754_rem_pio2+0x32c>)
 8009d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d98:	4543      	cmp	r3, r8
 8009d9a:	d006      	beq.n	8009daa <__ieee754_rem_pio2+0x19a>
 8009d9c:	4632      	mov	r2, r6
 8009d9e:	463b      	mov	r3, r7
 8009da0:	4650      	mov	r0, sl
 8009da2:	4659      	mov	r1, fp
 8009da4:	f7f6 fa30 	bl	8000208 <__aeabi_dsub>
 8009da8:	e00e      	b.n	8009dc8 <__ieee754_rem_pio2+0x1b8>
 8009daa:	4632      	mov	r2, r6
 8009dac:	463b      	mov	r3, r7
 8009dae:	4650      	mov	r0, sl
 8009db0:	4659      	mov	r1, fp
 8009db2:	f7f6 fa29 	bl	8000208 <__aeabi_dsub>
 8009db6:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009dba:	9305      	str	r3, [sp, #20]
 8009dbc:	9a05      	ldr	r2, [sp, #20]
 8009dbe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	2b10      	cmp	r3, #16
 8009dc6:	dc02      	bgt.n	8009dce <__ieee754_rem_pio2+0x1be>
 8009dc8:	e9c4 0100 	strd	r0, r1, [r4]
 8009dcc:	e039      	b.n	8009e42 <__ieee754_rem_pio2+0x232>
 8009dce:	a34c      	add	r3, pc, #304	; (adr r3, 8009f00 <__ieee754_rem_pio2+0x2f0>)
 8009dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dd8:	f7f6 fbce 	bl	8000578 <__aeabi_dmul>
 8009ddc:	4606      	mov	r6, r0
 8009dde:	460f      	mov	r7, r1
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4650      	mov	r0, sl
 8009de6:	4659      	mov	r1, fp
 8009de8:	f7f6 fa0e 	bl	8000208 <__aeabi_dsub>
 8009dec:	4602      	mov	r2, r0
 8009dee:	460b      	mov	r3, r1
 8009df0:	4680      	mov	r8, r0
 8009df2:	4689      	mov	r9, r1
 8009df4:	4650      	mov	r0, sl
 8009df6:	4659      	mov	r1, fp
 8009df8:	f7f6 fa06 	bl	8000208 <__aeabi_dsub>
 8009dfc:	4632      	mov	r2, r6
 8009dfe:	463b      	mov	r3, r7
 8009e00:	f7f6 fa02 	bl	8000208 <__aeabi_dsub>
 8009e04:	a340      	add	r3, pc, #256	; (adr r3, 8009f08 <__ieee754_rem_pio2+0x2f8>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	4606      	mov	r6, r0
 8009e0c:	460f      	mov	r7, r1
 8009e0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e12:	f7f6 fbb1 	bl	8000578 <__aeabi_dmul>
 8009e16:	4632      	mov	r2, r6
 8009e18:	463b      	mov	r3, r7
 8009e1a:	f7f6 f9f5 	bl	8000208 <__aeabi_dsub>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	4640      	mov	r0, r8
 8009e28:	4649      	mov	r1, r9
 8009e2a:	f7f6 f9ed 	bl	8000208 <__aeabi_dsub>
 8009e2e:	9a05      	ldr	r2, [sp, #20]
 8009e30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009e34:	1ad3      	subs	r3, r2, r3
 8009e36:	2b31      	cmp	r3, #49	; 0x31
 8009e38:	dc20      	bgt.n	8009e7c <__ieee754_rem_pio2+0x26c>
 8009e3a:	e9c4 0100 	strd	r0, r1, [r4]
 8009e3e:	46c2      	mov	sl, r8
 8009e40:	46cb      	mov	fp, r9
 8009e42:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009e46:	4650      	mov	r0, sl
 8009e48:	4642      	mov	r2, r8
 8009e4a:	464b      	mov	r3, r9
 8009e4c:	4659      	mov	r1, fp
 8009e4e:	f7f6 f9db 	bl	8000208 <__aeabi_dsub>
 8009e52:	463b      	mov	r3, r7
 8009e54:	4632      	mov	r2, r6
 8009e56:	f7f6 f9d7 	bl	8000208 <__aeabi_dsub>
 8009e5a:	9b04      	ldr	r3, [sp, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009e62:	f6bf af11 	bge.w	8009c88 <__ieee754_rem_pio2+0x78>
 8009e66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e6a:	6063      	str	r3, [r4, #4]
 8009e6c:	f8c4 8000 	str.w	r8, [r4]
 8009e70:	60a0      	str	r0, [r4, #8]
 8009e72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e76:	60e3      	str	r3, [r4, #12]
 8009e78:	426d      	negs	r5, r5
 8009e7a:	e705      	b.n	8009c88 <__ieee754_rem_pio2+0x78>
 8009e7c:	a326      	add	r3, pc, #152	; (adr r3, 8009f18 <__ieee754_rem_pio2+0x308>)
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e86:	f7f6 fb77 	bl	8000578 <__aeabi_dmul>
 8009e8a:	4606      	mov	r6, r0
 8009e8c:	460f      	mov	r7, r1
 8009e8e:	4602      	mov	r2, r0
 8009e90:	460b      	mov	r3, r1
 8009e92:	4640      	mov	r0, r8
 8009e94:	4649      	mov	r1, r9
 8009e96:	f7f6 f9b7 	bl	8000208 <__aeabi_dsub>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4682      	mov	sl, r0
 8009ea0:	468b      	mov	fp, r1
 8009ea2:	4640      	mov	r0, r8
 8009ea4:	4649      	mov	r1, r9
 8009ea6:	f7f6 f9af 	bl	8000208 <__aeabi_dsub>
 8009eaa:	4632      	mov	r2, r6
 8009eac:	463b      	mov	r3, r7
 8009eae:	f7f6 f9ab 	bl	8000208 <__aeabi_dsub>
 8009eb2:	a31b      	add	r3, pc, #108	; (adr r3, 8009f20 <__ieee754_rem_pio2+0x310>)
 8009eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb8:	4606      	mov	r6, r0
 8009eba:	460f      	mov	r7, r1
 8009ebc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec0:	f7f6 fb5a 	bl	8000578 <__aeabi_dmul>
 8009ec4:	4632      	mov	r2, r6
 8009ec6:	463b      	mov	r3, r7
 8009ec8:	f7f6 f99e 	bl	8000208 <__aeabi_dsub>
 8009ecc:	4606      	mov	r6, r0
 8009ece:	460f      	mov	r7, r1
 8009ed0:	e764      	b.n	8009d9c <__ieee754_rem_pio2+0x18c>
 8009ed2:	4b1b      	ldr	r3, [pc, #108]	; (8009f40 <__ieee754_rem_pio2+0x330>)
 8009ed4:	4598      	cmp	r8, r3
 8009ed6:	dd35      	ble.n	8009f44 <__ieee754_rem_pio2+0x334>
 8009ed8:	ee10 2a10 	vmov	r2, s0
 8009edc:	463b      	mov	r3, r7
 8009ede:	4630      	mov	r0, r6
 8009ee0:	4639      	mov	r1, r7
 8009ee2:	f7f6 f991 	bl	8000208 <__aeabi_dsub>
 8009ee6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009eea:	e9c4 0100 	strd	r0, r1, [r4]
 8009eee:	e6a1      	b.n	8009c34 <__ieee754_rem_pio2+0x24>
 8009ef0:	54400000 	.word	0x54400000
 8009ef4:	3ff921fb 	.word	0x3ff921fb
 8009ef8:	1a626331 	.word	0x1a626331
 8009efc:	3dd0b461 	.word	0x3dd0b461
 8009f00:	1a600000 	.word	0x1a600000
 8009f04:	3dd0b461 	.word	0x3dd0b461
 8009f08:	2e037073 	.word	0x2e037073
 8009f0c:	3ba3198a 	.word	0x3ba3198a
 8009f10:	6dc9c883 	.word	0x6dc9c883
 8009f14:	3fe45f30 	.word	0x3fe45f30
 8009f18:	2e000000 	.word	0x2e000000
 8009f1c:	3ba3198a 	.word	0x3ba3198a
 8009f20:	252049c1 	.word	0x252049c1
 8009f24:	397b839a 	.word	0x397b839a
 8009f28:	3fe921fb 	.word	0x3fe921fb
 8009f2c:	4002d97b 	.word	0x4002d97b
 8009f30:	3ff921fb 	.word	0x3ff921fb
 8009f34:	413921fb 	.word	0x413921fb
 8009f38:	3fe00000 	.word	0x3fe00000
 8009f3c:	0800b33c 	.word	0x0800b33c
 8009f40:	7fefffff 	.word	0x7fefffff
 8009f44:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009f48:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009f4c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009f50:	4630      	mov	r0, r6
 8009f52:	460f      	mov	r7, r1
 8009f54:	f7f6 fdc0 	bl	8000ad8 <__aeabi_d2iz>
 8009f58:	f7f6 faa4 	bl	80004a4 <__aeabi_i2d>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4630      	mov	r0, r6
 8009f62:	4639      	mov	r1, r7
 8009f64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f68:	f7f6 f94e 	bl	8000208 <__aeabi_dsub>
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	4b1f      	ldr	r3, [pc, #124]	; (8009fec <__ieee754_rem_pio2+0x3dc>)
 8009f70:	f7f6 fb02 	bl	8000578 <__aeabi_dmul>
 8009f74:	460f      	mov	r7, r1
 8009f76:	4606      	mov	r6, r0
 8009f78:	f7f6 fdae 	bl	8000ad8 <__aeabi_d2iz>
 8009f7c:	f7f6 fa92 	bl	80004a4 <__aeabi_i2d>
 8009f80:	4602      	mov	r2, r0
 8009f82:	460b      	mov	r3, r1
 8009f84:	4630      	mov	r0, r6
 8009f86:	4639      	mov	r1, r7
 8009f88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f8c:	f7f6 f93c 	bl	8000208 <__aeabi_dsub>
 8009f90:	2200      	movs	r2, #0
 8009f92:	4b16      	ldr	r3, [pc, #88]	; (8009fec <__ieee754_rem_pio2+0x3dc>)
 8009f94:	f7f6 faf0 	bl	8000578 <__aeabi_dmul>
 8009f98:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009f9c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009fa0:	f04f 0803 	mov.w	r8, #3
 8009fa4:	2600      	movs	r6, #0
 8009fa6:	2700      	movs	r7, #0
 8009fa8:	4632      	mov	r2, r6
 8009faa:	463b      	mov	r3, r7
 8009fac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009fb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8009fb4:	f7f6 fd48 	bl	8000a48 <__aeabi_dcmpeq>
 8009fb8:	b9b0      	cbnz	r0, 8009fe8 <__ieee754_rem_pio2+0x3d8>
 8009fba:	4b0d      	ldr	r3, [pc, #52]	; (8009ff0 <__ieee754_rem_pio2+0x3e0>)
 8009fbc:	9301      	str	r3, [sp, #4]
 8009fbe:	2302      	movs	r3, #2
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	4643      	mov	r3, r8
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	a806      	add	r0, sp, #24
 8009fca:	f000 f98d 	bl	800a2e8 <__kernel_rem_pio2>
 8009fce:	9b04      	ldr	r3, [sp, #16]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	4605      	mov	r5, r0
 8009fd4:	f6bf ae58 	bge.w	8009c88 <__ieee754_rem_pio2+0x78>
 8009fd8:	6863      	ldr	r3, [r4, #4]
 8009fda:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009fde:	6063      	str	r3, [r4, #4]
 8009fe0:	68e3      	ldr	r3, [r4, #12]
 8009fe2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009fe6:	e746      	b.n	8009e76 <__ieee754_rem_pio2+0x266>
 8009fe8:	46d0      	mov	r8, sl
 8009fea:	e7dd      	b.n	8009fa8 <__ieee754_rem_pio2+0x398>
 8009fec:	41700000 	.word	0x41700000
 8009ff0:	0800b3bc 	.word	0x0800b3bc

08009ff4 <__ieee754_sqrt>:
 8009ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff8:	4955      	ldr	r1, [pc, #340]	; (800a150 <__ieee754_sqrt+0x15c>)
 8009ffa:	ec55 4b10 	vmov	r4, r5, d0
 8009ffe:	43a9      	bics	r1, r5
 800a000:	462b      	mov	r3, r5
 800a002:	462a      	mov	r2, r5
 800a004:	d112      	bne.n	800a02c <__ieee754_sqrt+0x38>
 800a006:	ee10 2a10 	vmov	r2, s0
 800a00a:	ee10 0a10 	vmov	r0, s0
 800a00e:	4629      	mov	r1, r5
 800a010:	f7f6 fab2 	bl	8000578 <__aeabi_dmul>
 800a014:	4602      	mov	r2, r0
 800a016:	460b      	mov	r3, r1
 800a018:	4620      	mov	r0, r4
 800a01a:	4629      	mov	r1, r5
 800a01c:	f7f6 f8f6 	bl	800020c <__adddf3>
 800a020:	4604      	mov	r4, r0
 800a022:	460d      	mov	r5, r1
 800a024:	ec45 4b10 	vmov	d0, r4, r5
 800a028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a02c:	2d00      	cmp	r5, #0
 800a02e:	ee10 0a10 	vmov	r0, s0
 800a032:	4621      	mov	r1, r4
 800a034:	dc0f      	bgt.n	800a056 <__ieee754_sqrt+0x62>
 800a036:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a03a:	4330      	orrs	r0, r6
 800a03c:	d0f2      	beq.n	800a024 <__ieee754_sqrt+0x30>
 800a03e:	b155      	cbz	r5, 800a056 <__ieee754_sqrt+0x62>
 800a040:	ee10 2a10 	vmov	r2, s0
 800a044:	4620      	mov	r0, r4
 800a046:	4629      	mov	r1, r5
 800a048:	f7f6 f8de 	bl	8000208 <__aeabi_dsub>
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	f7f6 fbbc 	bl	80007cc <__aeabi_ddiv>
 800a054:	e7e4      	b.n	800a020 <__ieee754_sqrt+0x2c>
 800a056:	151b      	asrs	r3, r3, #20
 800a058:	d073      	beq.n	800a142 <__ieee754_sqrt+0x14e>
 800a05a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a05e:	07dd      	lsls	r5, r3, #31
 800a060:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a064:	bf48      	it	mi
 800a066:	0fc8      	lsrmi	r0, r1, #31
 800a068:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a06c:	bf44      	itt	mi
 800a06e:	0049      	lslmi	r1, r1, #1
 800a070:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a074:	2500      	movs	r5, #0
 800a076:	1058      	asrs	r0, r3, #1
 800a078:	0fcb      	lsrs	r3, r1, #31
 800a07a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a07e:	0049      	lsls	r1, r1, #1
 800a080:	2316      	movs	r3, #22
 800a082:	462c      	mov	r4, r5
 800a084:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a088:	19a7      	adds	r7, r4, r6
 800a08a:	4297      	cmp	r7, r2
 800a08c:	bfde      	ittt	le
 800a08e:	19bc      	addle	r4, r7, r6
 800a090:	1bd2      	suble	r2, r2, r7
 800a092:	19ad      	addle	r5, r5, r6
 800a094:	0fcf      	lsrs	r7, r1, #31
 800a096:	3b01      	subs	r3, #1
 800a098:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a09c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a0a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a0a4:	d1f0      	bne.n	800a088 <__ieee754_sqrt+0x94>
 800a0a6:	f04f 0c20 	mov.w	ip, #32
 800a0aa:	469e      	mov	lr, r3
 800a0ac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a0b0:	42a2      	cmp	r2, r4
 800a0b2:	eb06 070e 	add.w	r7, r6, lr
 800a0b6:	dc02      	bgt.n	800a0be <__ieee754_sqrt+0xca>
 800a0b8:	d112      	bne.n	800a0e0 <__ieee754_sqrt+0xec>
 800a0ba:	428f      	cmp	r7, r1
 800a0bc:	d810      	bhi.n	800a0e0 <__ieee754_sqrt+0xec>
 800a0be:	2f00      	cmp	r7, #0
 800a0c0:	eb07 0e06 	add.w	lr, r7, r6
 800a0c4:	da42      	bge.n	800a14c <__ieee754_sqrt+0x158>
 800a0c6:	f1be 0f00 	cmp.w	lr, #0
 800a0ca:	db3f      	blt.n	800a14c <__ieee754_sqrt+0x158>
 800a0cc:	f104 0801 	add.w	r8, r4, #1
 800a0d0:	1b12      	subs	r2, r2, r4
 800a0d2:	428f      	cmp	r7, r1
 800a0d4:	bf88      	it	hi
 800a0d6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a0da:	1bc9      	subs	r1, r1, r7
 800a0dc:	4433      	add	r3, r6
 800a0de:	4644      	mov	r4, r8
 800a0e0:	0052      	lsls	r2, r2, #1
 800a0e2:	f1bc 0c01 	subs.w	ip, ip, #1
 800a0e6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a0ea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a0ee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a0f2:	d1dd      	bne.n	800a0b0 <__ieee754_sqrt+0xbc>
 800a0f4:	430a      	orrs	r2, r1
 800a0f6:	d006      	beq.n	800a106 <__ieee754_sqrt+0x112>
 800a0f8:	1c5c      	adds	r4, r3, #1
 800a0fa:	bf13      	iteet	ne
 800a0fc:	3301      	addne	r3, #1
 800a0fe:	3501      	addeq	r5, #1
 800a100:	4663      	moveq	r3, ip
 800a102:	f023 0301 	bicne.w	r3, r3, #1
 800a106:	106a      	asrs	r2, r5, #1
 800a108:	085b      	lsrs	r3, r3, #1
 800a10a:	07e9      	lsls	r1, r5, #31
 800a10c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a110:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a114:	bf48      	it	mi
 800a116:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a11a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a11e:	461c      	mov	r4, r3
 800a120:	e780      	b.n	800a024 <__ieee754_sqrt+0x30>
 800a122:	0aca      	lsrs	r2, r1, #11
 800a124:	3815      	subs	r0, #21
 800a126:	0549      	lsls	r1, r1, #21
 800a128:	2a00      	cmp	r2, #0
 800a12a:	d0fa      	beq.n	800a122 <__ieee754_sqrt+0x12e>
 800a12c:	02d6      	lsls	r6, r2, #11
 800a12e:	d50a      	bpl.n	800a146 <__ieee754_sqrt+0x152>
 800a130:	f1c3 0420 	rsb	r4, r3, #32
 800a134:	fa21 f404 	lsr.w	r4, r1, r4
 800a138:	1e5d      	subs	r5, r3, #1
 800a13a:	4099      	lsls	r1, r3
 800a13c:	4322      	orrs	r2, r4
 800a13e:	1b43      	subs	r3, r0, r5
 800a140:	e78b      	b.n	800a05a <__ieee754_sqrt+0x66>
 800a142:	4618      	mov	r0, r3
 800a144:	e7f0      	b.n	800a128 <__ieee754_sqrt+0x134>
 800a146:	0052      	lsls	r2, r2, #1
 800a148:	3301      	adds	r3, #1
 800a14a:	e7ef      	b.n	800a12c <__ieee754_sqrt+0x138>
 800a14c:	46a0      	mov	r8, r4
 800a14e:	e7bf      	b.n	800a0d0 <__ieee754_sqrt+0xdc>
 800a150:	7ff00000 	.word	0x7ff00000
 800a154:	00000000 	.word	0x00000000

0800a158 <__kernel_cos>:
 800a158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	ec59 8b10 	vmov	r8, r9, d0
 800a160:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800a164:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800a168:	ed2d 8b02 	vpush	{d8}
 800a16c:	eeb0 8a41 	vmov.f32	s16, s2
 800a170:	eef0 8a61 	vmov.f32	s17, s3
 800a174:	da07      	bge.n	800a186 <__kernel_cos+0x2e>
 800a176:	ee10 0a10 	vmov	r0, s0
 800a17a:	4649      	mov	r1, r9
 800a17c:	f7f6 fcac 	bl	8000ad8 <__aeabi_d2iz>
 800a180:	2800      	cmp	r0, #0
 800a182:	f000 8089 	beq.w	800a298 <__kernel_cos+0x140>
 800a186:	4642      	mov	r2, r8
 800a188:	464b      	mov	r3, r9
 800a18a:	4640      	mov	r0, r8
 800a18c:	4649      	mov	r1, r9
 800a18e:	f7f6 f9f3 	bl	8000578 <__aeabi_dmul>
 800a192:	2200      	movs	r2, #0
 800a194:	4b4e      	ldr	r3, [pc, #312]	; (800a2d0 <__kernel_cos+0x178>)
 800a196:	4604      	mov	r4, r0
 800a198:	460d      	mov	r5, r1
 800a19a:	f7f6 f9ed 	bl	8000578 <__aeabi_dmul>
 800a19e:	a340      	add	r3, pc, #256	; (adr r3, 800a2a0 <__kernel_cos+0x148>)
 800a1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a4:	4682      	mov	sl, r0
 800a1a6:	468b      	mov	fp, r1
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	4629      	mov	r1, r5
 800a1ac:	f7f6 f9e4 	bl	8000578 <__aeabi_dmul>
 800a1b0:	a33d      	add	r3, pc, #244	; (adr r3, 800a2a8 <__kernel_cos+0x150>)
 800a1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b6:	f7f6 f829 	bl	800020c <__adddf3>
 800a1ba:	4622      	mov	r2, r4
 800a1bc:	462b      	mov	r3, r5
 800a1be:	f7f6 f9db 	bl	8000578 <__aeabi_dmul>
 800a1c2:	a33b      	add	r3, pc, #236	; (adr r3, 800a2b0 <__kernel_cos+0x158>)
 800a1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c8:	f7f6 f81e 	bl	8000208 <__aeabi_dsub>
 800a1cc:	4622      	mov	r2, r4
 800a1ce:	462b      	mov	r3, r5
 800a1d0:	f7f6 f9d2 	bl	8000578 <__aeabi_dmul>
 800a1d4:	a338      	add	r3, pc, #224	; (adr r3, 800a2b8 <__kernel_cos+0x160>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	f7f6 f817 	bl	800020c <__adddf3>
 800a1de:	4622      	mov	r2, r4
 800a1e0:	462b      	mov	r3, r5
 800a1e2:	f7f6 f9c9 	bl	8000578 <__aeabi_dmul>
 800a1e6:	a336      	add	r3, pc, #216	; (adr r3, 800a2c0 <__kernel_cos+0x168>)
 800a1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ec:	f7f6 f80c 	bl	8000208 <__aeabi_dsub>
 800a1f0:	4622      	mov	r2, r4
 800a1f2:	462b      	mov	r3, r5
 800a1f4:	f7f6 f9c0 	bl	8000578 <__aeabi_dmul>
 800a1f8:	a333      	add	r3, pc, #204	; (adr r3, 800a2c8 <__kernel_cos+0x170>)
 800a1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fe:	f7f6 f805 	bl	800020c <__adddf3>
 800a202:	4622      	mov	r2, r4
 800a204:	462b      	mov	r3, r5
 800a206:	f7f6 f9b7 	bl	8000578 <__aeabi_dmul>
 800a20a:	4622      	mov	r2, r4
 800a20c:	462b      	mov	r3, r5
 800a20e:	f7f6 f9b3 	bl	8000578 <__aeabi_dmul>
 800a212:	ec53 2b18 	vmov	r2, r3, d8
 800a216:	4604      	mov	r4, r0
 800a218:	460d      	mov	r5, r1
 800a21a:	4640      	mov	r0, r8
 800a21c:	4649      	mov	r1, r9
 800a21e:	f7f6 f9ab 	bl	8000578 <__aeabi_dmul>
 800a222:	460b      	mov	r3, r1
 800a224:	4602      	mov	r2, r0
 800a226:	4629      	mov	r1, r5
 800a228:	4620      	mov	r0, r4
 800a22a:	f7f5 ffed 	bl	8000208 <__aeabi_dsub>
 800a22e:	4b29      	ldr	r3, [pc, #164]	; (800a2d4 <__kernel_cos+0x17c>)
 800a230:	429e      	cmp	r6, r3
 800a232:	4680      	mov	r8, r0
 800a234:	4689      	mov	r9, r1
 800a236:	dc11      	bgt.n	800a25c <__kernel_cos+0x104>
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4650      	mov	r0, sl
 800a23e:	4659      	mov	r1, fp
 800a240:	f7f5 ffe2 	bl	8000208 <__aeabi_dsub>
 800a244:	460b      	mov	r3, r1
 800a246:	4924      	ldr	r1, [pc, #144]	; (800a2d8 <__kernel_cos+0x180>)
 800a248:	4602      	mov	r2, r0
 800a24a:	2000      	movs	r0, #0
 800a24c:	f7f5 ffdc 	bl	8000208 <__aeabi_dsub>
 800a250:	ecbd 8b02 	vpop	{d8}
 800a254:	ec41 0b10 	vmov	d0, r0, r1
 800a258:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25c:	4b1f      	ldr	r3, [pc, #124]	; (800a2dc <__kernel_cos+0x184>)
 800a25e:	491e      	ldr	r1, [pc, #120]	; (800a2d8 <__kernel_cos+0x180>)
 800a260:	429e      	cmp	r6, r3
 800a262:	bfcc      	ite	gt
 800a264:	4d1e      	ldrgt	r5, [pc, #120]	; (800a2e0 <__kernel_cos+0x188>)
 800a266:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800a26a:	2400      	movs	r4, #0
 800a26c:	4622      	mov	r2, r4
 800a26e:	462b      	mov	r3, r5
 800a270:	2000      	movs	r0, #0
 800a272:	f7f5 ffc9 	bl	8000208 <__aeabi_dsub>
 800a276:	4622      	mov	r2, r4
 800a278:	4606      	mov	r6, r0
 800a27a:	460f      	mov	r7, r1
 800a27c:	462b      	mov	r3, r5
 800a27e:	4650      	mov	r0, sl
 800a280:	4659      	mov	r1, fp
 800a282:	f7f5 ffc1 	bl	8000208 <__aeabi_dsub>
 800a286:	4642      	mov	r2, r8
 800a288:	464b      	mov	r3, r9
 800a28a:	f7f5 ffbd 	bl	8000208 <__aeabi_dsub>
 800a28e:	4602      	mov	r2, r0
 800a290:	460b      	mov	r3, r1
 800a292:	4630      	mov	r0, r6
 800a294:	4639      	mov	r1, r7
 800a296:	e7d9      	b.n	800a24c <__kernel_cos+0xf4>
 800a298:	2000      	movs	r0, #0
 800a29a:	490f      	ldr	r1, [pc, #60]	; (800a2d8 <__kernel_cos+0x180>)
 800a29c:	e7d8      	b.n	800a250 <__kernel_cos+0xf8>
 800a29e:	bf00      	nop
 800a2a0:	be8838d4 	.word	0xbe8838d4
 800a2a4:	bda8fae9 	.word	0xbda8fae9
 800a2a8:	bdb4b1c4 	.word	0xbdb4b1c4
 800a2ac:	3e21ee9e 	.word	0x3e21ee9e
 800a2b0:	809c52ad 	.word	0x809c52ad
 800a2b4:	3e927e4f 	.word	0x3e927e4f
 800a2b8:	19cb1590 	.word	0x19cb1590
 800a2bc:	3efa01a0 	.word	0x3efa01a0
 800a2c0:	16c15177 	.word	0x16c15177
 800a2c4:	3f56c16c 	.word	0x3f56c16c
 800a2c8:	5555554c 	.word	0x5555554c
 800a2cc:	3fa55555 	.word	0x3fa55555
 800a2d0:	3fe00000 	.word	0x3fe00000
 800a2d4:	3fd33332 	.word	0x3fd33332
 800a2d8:	3ff00000 	.word	0x3ff00000
 800a2dc:	3fe90000 	.word	0x3fe90000
 800a2e0:	3fd20000 	.word	0x3fd20000
 800a2e4:	00000000 	.word	0x00000000

0800a2e8 <__kernel_rem_pio2>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	ed2d 8b02 	vpush	{d8}
 800a2f0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800a2f4:	1ed4      	subs	r4, r2, #3
 800a2f6:	9308      	str	r3, [sp, #32]
 800a2f8:	9101      	str	r1, [sp, #4]
 800a2fa:	4bc5      	ldr	r3, [pc, #788]	; (800a610 <__kernel_rem_pio2+0x328>)
 800a2fc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800a2fe:	9009      	str	r0, [sp, #36]	; 0x24
 800a300:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a304:	9304      	str	r3, [sp, #16]
 800a306:	9b08      	ldr	r3, [sp, #32]
 800a308:	3b01      	subs	r3, #1
 800a30a:	9307      	str	r3, [sp, #28]
 800a30c:	2318      	movs	r3, #24
 800a30e:	fb94 f4f3 	sdiv	r4, r4, r3
 800a312:	f06f 0317 	mvn.w	r3, #23
 800a316:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a31a:	fb04 3303 	mla	r3, r4, r3, r3
 800a31e:	eb03 0a02 	add.w	sl, r3, r2
 800a322:	9b04      	ldr	r3, [sp, #16]
 800a324:	9a07      	ldr	r2, [sp, #28]
 800a326:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a600 <__kernel_rem_pio2+0x318>
 800a32a:	eb03 0802 	add.w	r8, r3, r2
 800a32e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a330:	1aa7      	subs	r7, r4, r2
 800a332:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a336:	ae22      	add	r6, sp, #136	; 0x88
 800a338:	2500      	movs	r5, #0
 800a33a:	4545      	cmp	r5, r8
 800a33c:	dd13      	ble.n	800a366 <__kernel_rem_pio2+0x7e>
 800a33e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800a600 <__kernel_rem_pio2+0x318>
 800a342:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a346:	2600      	movs	r6, #0
 800a348:	9b04      	ldr	r3, [sp, #16]
 800a34a:	429e      	cmp	r6, r3
 800a34c:	dc32      	bgt.n	800a3b4 <__kernel_rem_pio2+0xcc>
 800a34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a350:	9302      	str	r3, [sp, #8]
 800a352:	9b08      	ldr	r3, [sp, #32]
 800a354:	199d      	adds	r5, r3, r6
 800a356:	ab22      	add	r3, sp, #136	; 0x88
 800a358:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a35c:	9306      	str	r3, [sp, #24]
 800a35e:	ec59 8b18 	vmov	r8, r9, d8
 800a362:	2700      	movs	r7, #0
 800a364:	e01f      	b.n	800a3a6 <__kernel_rem_pio2+0xbe>
 800a366:	42ef      	cmn	r7, r5
 800a368:	d407      	bmi.n	800a37a <__kernel_rem_pio2+0x92>
 800a36a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a36e:	f7f6 f899 	bl	80004a4 <__aeabi_i2d>
 800a372:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a376:	3501      	adds	r5, #1
 800a378:	e7df      	b.n	800a33a <__kernel_rem_pio2+0x52>
 800a37a:	ec51 0b18 	vmov	r0, r1, d8
 800a37e:	e7f8      	b.n	800a372 <__kernel_rem_pio2+0x8a>
 800a380:	9906      	ldr	r1, [sp, #24]
 800a382:	9d02      	ldr	r5, [sp, #8]
 800a384:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a388:	9106      	str	r1, [sp, #24]
 800a38a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a38e:	9502      	str	r5, [sp, #8]
 800a390:	f7f6 f8f2 	bl	8000578 <__aeabi_dmul>
 800a394:	4602      	mov	r2, r0
 800a396:	460b      	mov	r3, r1
 800a398:	4640      	mov	r0, r8
 800a39a:	4649      	mov	r1, r9
 800a39c:	f7f5 ff36 	bl	800020c <__adddf3>
 800a3a0:	3701      	adds	r7, #1
 800a3a2:	4680      	mov	r8, r0
 800a3a4:	4689      	mov	r9, r1
 800a3a6:	9b07      	ldr	r3, [sp, #28]
 800a3a8:	429f      	cmp	r7, r3
 800a3aa:	dde9      	ble.n	800a380 <__kernel_rem_pio2+0x98>
 800a3ac:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a3b0:	3601      	adds	r6, #1
 800a3b2:	e7c9      	b.n	800a348 <__kernel_rem_pio2+0x60>
 800a3b4:	9b04      	ldr	r3, [sp, #16]
 800a3b6:	aa0e      	add	r2, sp, #56	; 0x38
 800a3b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a3bc:	930c      	str	r3, [sp, #48]	; 0x30
 800a3be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a3c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a3c4:	9c04      	ldr	r4, [sp, #16]
 800a3c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3c8:	ab9a      	add	r3, sp, #616	; 0x268
 800a3ca:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a3ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3d6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a3da:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a3de:	ab9a      	add	r3, sp, #616	; 0x268
 800a3e0:	445b      	add	r3, fp
 800a3e2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a3e6:	2500      	movs	r5, #0
 800a3e8:	1b63      	subs	r3, r4, r5
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	dc78      	bgt.n	800a4e0 <__kernel_rem_pio2+0x1f8>
 800a3ee:	4650      	mov	r0, sl
 800a3f0:	ec49 8b10 	vmov	d0, r8, r9
 800a3f4:	f000 fdb0 	bl	800af58 <scalbn>
 800a3f8:	ec57 6b10 	vmov	r6, r7, d0
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a402:	ee10 0a10 	vmov	r0, s0
 800a406:	4639      	mov	r1, r7
 800a408:	f7f6 f8b6 	bl	8000578 <__aeabi_dmul>
 800a40c:	ec41 0b10 	vmov	d0, r0, r1
 800a410:	f000 fd12 	bl	800ae38 <floor>
 800a414:	2200      	movs	r2, #0
 800a416:	ec51 0b10 	vmov	r0, r1, d0
 800a41a:	4b7e      	ldr	r3, [pc, #504]	; (800a614 <__kernel_rem_pio2+0x32c>)
 800a41c:	f7f6 f8ac 	bl	8000578 <__aeabi_dmul>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	4630      	mov	r0, r6
 800a426:	4639      	mov	r1, r7
 800a428:	f7f5 feee 	bl	8000208 <__aeabi_dsub>
 800a42c:	460f      	mov	r7, r1
 800a42e:	4606      	mov	r6, r0
 800a430:	f7f6 fb52 	bl	8000ad8 <__aeabi_d2iz>
 800a434:	9006      	str	r0, [sp, #24]
 800a436:	f7f6 f835 	bl	80004a4 <__aeabi_i2d>
 800a43a:	4602      	mov	r2, r0
 800a43c:	460b      	mov	r3, r1
 800a43e:	4630      	mov	r0, r6
 800a440:	4639      	mov	r1, r7
 800a442:	f7f5 fee1 	bl	8000208 <__aeabi_dsub>
 800a446:	f1ba 0f00 	cmp.w	sl, #0
 800a44a:	4606      	mov	r6, r0
 800a44c:	460f      	mov	r7, r1
 800a44e:	dd6c      	ble.n	800a52a <__kernel_rem_pio2+0x242>
 800a450:	1e62      	subs	r2, r4, #1
 800a452:	ab0e      	add	r3, sp, #56	; 0x38
 800a454:	f1ca 0118 	rsb	r1, sl, #24
 800a458:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a45c:	9d06      	ldr	r5, [sp, #24]
 800a45e:	fa40 f301 	asr.w	r3, r0, r1
 800a462:	441d      	add	r5, r3
 800a464:	408b      	lsls	r3, r1
 800a466:	1ac0      	subs	r0, r0, r3
 800a468:	ab0e      	add	r3, sp, #56	; 0x38
 800a46a:	9506      	str	r5, [sp, #24]
 800a46c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a470:	f1ca 0317 	rsb	r3, sl, #23
 800a474:	fa40 f303 	asr.w	r3, r0, r3
 800a478:	9302      	str	r3, [sp, #8]
 800a47a:	9b02      	ldr	r3, [sp, #8]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	dd62      	ble.n	800a546 <__kernel_rem_pio2+0x25e>
 800a480:	9b06      	ldr	r3, [sp, #24]
 800a482:	2200      	movs	r2, #0
 800a484:	3301      	adds	r3, #1
 800a486:	9306      	str	r3, [sp, #24]
 800a488:	4615      	mov	r5, r2
 800a48a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a48e:	4294      	cmp	r4, r2
 800a490:	f300 8095 	bgt.w	800a5be <__kernel_rem_pio2+0x2d6>
 800a494:	f1ba 0f00 	cmp.w	sl, #0
 800a498:	dd07      	ble.n	800a4aa <__kernel_rem_pio2+0x1c2>
 800a49a:	f1ba 0f01 	cmp.w	sl, #1
 800a49e:	f000 80a2 	beq.w	800a5e6 <__kernel_rem_pio2+0x2fe>
 800a4a2:	f1ba 0f02 	cmp.w	sl, #2
 800a4a6:	f000 80c1 	beq.w	800a62c <__kernel_rem_pio2+0x344>
 800a4aa:	9b02      	ldr	r3, [sp, #8]
 800a4ac:	2b02      	cmp	r3, #2
 800a4ae:	d14a      	bne.n	800a546 <__kernel_rem_pio2+0x25e>
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	463b      	mov	r3, r7
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	4958      	ldr	r1, [pc, #352]	; (800a618 <__kernel_rem_pio2+0x330>)
 800a4b8:	f7f5 fea6 	bl	8000208 <__aeabi_dsub>
 800a4bc:	4606      	mov	r6, r0
 800a4be:	460f      	mov	r7, r1
 800a4c0:	2d00      	cmp	r5, #0
 800a4c2:	d040      	beq.n	800a546 <__kernel_rem_pio2+0x25e>
 800a4c4:	4650      	mov	r0, sl
 800a4c6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a608 <__kernel_rem_pio2+0x320>
 800a4ca:	f000 fd45 	bl	800af58 <scalbn>
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	4639      	mov	r1, r7
 800a4d2:	ec53 2b10 	vmov	r2, r3, d0
 800a4d6:	f7f5 fe97 	bl	8000208 <__aeabi_dsub>
 800a4da:	4606      	mov	r6, r0
 800a4dc:	460f      	mov	r7, r1
 800a4de:	e032      	b.n	800a546 <__kernel_rem_pio2+0x25e>
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	4b4e      	ldr	r3, [pc, #312]	; (800a61c <__kernel_rem_pio2+0x334>)
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	f7f6 f846 	bl	8000578 <__aeabi_dmul>
 800a4ec:	f7f6 faf4 	bl	8000ad8 <__aeabi_d2iz>
 800a4f0:	f7f5 ffd8 	bl	80004a4 <__aeabi_i2d>
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	4b4a      	ldr	r3, [pc, #296]	; (800a620 <__kernel_rem_pio2+0x338>)
 800a4f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4fc:	f7f6 f83c 	bl	8000578 <__aeabi_dmul>
 800a500:	4602      	mov	r2, r0
 800a502:	460b      	mov	r3, r1
 800a504:	4640      	mov	r0, r8
 800a506:	4649      	mov	r1, r9
 800a508:	f7f5 fe7e 	bl	8000208 <__aeabi_dsub>
 800a50c:	f7f6 fae4 	bl	8000ad8 <__aeabi_d2iz>
 800a510:	ab0e      	add	r3, sp, #56	; 0x38
 800a512:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a516:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a51a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a51e:	f7f5 fe75 	bl	800020c <__adddf3>
 800a522:	3501      	adds	r5, #1
 800a524:	4680      	mov	r8, r0
 800a526:	4689      	mov	r9, r1
 800a528:	e75e      	b.n	800a3e8 <__kernel_rem_pio2+0x100>
 800a52a:	d105      	bne.n	800a538 <__kernel_rem_pio2+0x250>
 800a52c:	1e63      	subs	r3, r4, #1
 800a52e:	aa0e      	add	r2, sp, #56	; 0x38
 800a530:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a534:	15c3      	asrs	r3, r0, #23
 800a536:	e79f      	b.n	800a478 <__kernel_rem_pio2+0x190>
 800a538:	2200      	movs	r2, #0
 800a53a:	4b3a      	ldr	r3, [pc, #232]	; (800a624 <__kernel_rem_pio2+0x33c>)
 800a53c:	f7f6 faa2 	bl	8000a84 <__aeabi_dcmpge>
 800a540:	2800      	cmp	r0, #0
 800a542:	d139      	bne.n	800a5b8 <__kernel_rem_pio2+0x2d0>
 800a544:	9002      	str	r0, [sp, #8]
 800a546:	2200      	movs	r2, #0
 800a548:	2300      	movs	r3, #0
 800a54a:	4630      	mov	r0, r6
 800a54c:	4639      	mov	r1, r7
 800a54e:	f7f6 fa7b 	bl	8000a48 <__aeabi_dcmpeq>
 800a552:	2800      	cmp	r0, #0
 800a554:	f000 80c7 	beq.w	800a6e6 <__kernel_rem_pio2+0x3fe>
 800a558:	1e65      	subs	r5, r4, #1
 800a55a:	462b      	mov	r3, r5
 800a55c:	2200      	movs	r2, #0
 800a55e:	9904      	ldr	r1, [sp, #16]
 800a560:	428b      	cmp	r3, r1
 800a562:	da6a      	bge.n	800a63a <__kernel_rem_pio2+0x352>
 800a564:	2a00      	cmp	r2, #0
 800a566:	f000 8088 	beq.w	800a67a <__kernel_rem_pio2+0x392>
 800a56a:	ab0e      	add	r3, sp, #56	; 0x38
 800a56c:	f1aa 0a18 	sub.w	sl, sl, #24
 800a570:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a574:	2b00      	cmp	r3, #0
 800a576:	f000 80b4 	beq.w	800a6e2 <__kernel_rem_pio2+0x3fa>
 800a57a:	4650      	mov	r0, sl
 800a57c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800a608 <__kernel_rem_pio2+0x320>
 800a580:	f000 fcea 	bl	800af58 <scalbn>
 800a584:	00ec      	lsls	r4, r5, #3
 800a586:	ab72      	add	r3, sp, #456	; 0x1c8
 800a588:	191e      	adds	r6, r3, r4
 800a58a:	ec59 8b10 	vmov	r8, r9, d0
 800a58e:	f106 0a08 	add.w	sl, r6, #8
 800a592:	462f      	mov	r7, r5
 800a594:	2f00      	cmp	r7, #0
 800a596:	f280 80df 	bge.w	800a758 <__kernel_rem_pio2+0x470>
 800a59a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800a600 <__kernel_rem_pio2+0x318>
 800a59e:	f04f 0a00 	mov.w	sl, #0
 800a5a2:	eba5 030a 	sub.w	r3, r5, sl
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f2c0 810a 	blt.w	800a7c0 <__kernel_rem_pio2+0x4d8>
 800a5ac:	f8df b078 	ldr.w	fp, [pc, #120]	; 800a628 <__kernel_rem_pio2+0x340>
 800a5b0:	ec59 8b18 	vmov	r8, r9, d8
 800a5b4:	2700      	movs	r7, #0
 800a5b6:	e0f5      	b.n	800a7a4 <__kernel_rem_pio2+0x4bc>
 800a5b8:	2302      	movs	r3, #2
 800a5ba:	9302      	str	r3, [sp, #8]
 800a5bc:	e760      	b.n	800a480 <__kernel_rem_pio2+0x198>
 800a5be:	ab0e      	add	r3, sp, #56	; 0x38
 800a5c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5c4:	b94d      	cbnz	r5, 800a5da <__kernel_rem_pio2+0x2f2>
 800a5c6:	b12b      	cbz	r3, 800a5d4 <__kernel_rem_pio2+0x2ec>
 800a5c8:	a80e      	add	r0, sp, #56	; 0x38
 800a5ca:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a5ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	3201      	adds	r2, #1
 800a5d6:	461d      	mov	r5, r3
 800a5d8:	e759      	b.n	800a48e <__kernel_rem_pio2+0x1a6>
 800a5da:	a80e      	add	r0, sp, #56	; 0x38
 800a5dc:	1acb      	subs	r3, r1, r3
 800a5de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a5e2:	462b      	mov	r3, r5
 800a5e4:	e7f6      	b.n	800a5d4 <__kernel_rem_pio2+0x2ec>
 800a5e6:	1e62      	subs	r2, r4, #1
 800a5e8:	ab0e      	add	r3, sp, #56	; 0x38
 800a5ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ee:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a5f2:	a90e      	add	r1, sp, #56	; 0x38
 800a5f4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a5f8:	e757      	b.n	800a4aa <__kernel_rem_pio2+0x1c2>
 800a5fa:	bf00      	nop
 800a5fc:	f3af 8000 	nop.w
	...
 800a60c:	3ff00000 	.word	0x3ff00000
 800a610:	0800b508 	.word	0x0800b508
 800a614:	40200000 	.word	0x40200000
 800a618:	3ff00000 	.word	0x3ff00000
 800a61c:	3e700000 	.word	0x3e700000
 800a620:	41700000 	.word	0x41700000
 800a624:	3fe00000 	.word	0x3fe00000
 800a628:	0800b4c8 	.word	0x0800b4c8
 800a62c:	1e62      	subs	r2, r4, #1
 800a62e:	ab0e      	add	r3, sp, #56	; 0x38
 800a630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a634:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a638:	e7db      	b.n	800a5f2 <__kernel_rem_pio2+0x30a>
 800a63a:	a90e      	add	r1, sp, #56	; 0x38
 800a63c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a640:	3b01      	subs	r3, #1
 800a642:	430a      	orrs	r2, r1
 800a644:	e78b      	b.n	800a55e <__kernel_rem_pio2+0x276>
 800a646:	3301      	adds	r3, #1
 800a648:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a64c:	2900      	cmp	r1, #0
 800a64e:	d0fa      	beq.n	800a646 <__kernel_rem_pio2+0x35e>
 800a650:	9a08      	ldr	r2, [sp, #32]
 800a652:	4422      	add	r2, r4
 800a654:	00d2      	lsls	r2, r2, #3
 800a656:	a922      	add	r1, sp, #136	; 0x88
 800a658:	18e3      	adds	r3, r4, r3
 800a65a:	9206      	str	r2, [sp, #24]
 800a65c:	440a      	add	r2, r1
 800a65e:	9302      	str	r3, [sp, #8]
 800a660:	f10b 0108 	add.w	r1, fp, #8
 800a664:	f102 0308 	add.w	r3, r2, #8
 800a668:	1c66      	adds	r6, r4, #1
 800a66a:	910a      	str	r1, [sp, #40]	; 0x28
 800a66c:	2500      	movs	r5, #0
 800a66e:	930d      	str	r3, [sp, #52]	; 0x34
 800a670:	9b02      	ldr	r3, [sp, #8]
 800a672:	42b3      	cmp	r3, r6
 800a674:	da04      	bge.n	800a680 <__kernel_rem_pio2+0x398>
 800a676:	461c      	mov	r4, r3
 800a678:	e6a6      	b.n	800a3c8 <__kernel_rem_pio2+0xe0>
 800a67a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a67c:	2301      	movs	r3, #1
 800a67e:	e7e3      	b.n	800a648 <__kernel_rem_pio2+0x360>
 800a680:	9b06      	ldr	r3, [sp, #24]
 800a682:	18ef      	adds	r7, r5, r3
 800a684:	ab22      	add	r3, sp, #136	; 0x88
 800a686:	441f      	add	r7, r3
 800a688:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a68a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a68e:	f7f5 ff09 	bl	80004a4 <__aeabi_i2d>
 800a692:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a694:	461c      	mov	r4, r3
 800a696:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a698:	e9c7 0100 	strd	r0, r1, [r7]
 800a69c:	eb03 0b05 	add.w	fp, r3, r5
 800a6a0:	2700      	movs	r7, #0
 800a6a2:	f04f 0800 	mov.w	r8, #0
 800a6a6:	f04f 0900 	mov.w	r9, #0
 800a6aa:	9b07      	ldr	r3, [sp, #28]
 800a6ac:	429f      	cmp	r7, r3
 800a6ae:	dd08      	ble.n	800a6c2 <__kernel_rem_pio2+0x3da>
 800a6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6b2:	aa72      	add	r2, sp, #456	; 0x1c8
 800a6b4:	18eb      	adds	r3, r5, r3
 800a6b6:	4413      	add	r3, r2
 800a6b8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800a6bc:	3601      	adds	r6, #1
 800a6be:	3508      	adds	r5, #8
 800a6c0:	e7d6      	b.n	800a670 <__kernel_rem_pio2+0x388>
 800a6c2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a6c6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a6ca:	f7f5 ff55 	bl	8000578 <__aeabi_dmul>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	4640      	mov	r0, r8
 800a6d4:	4649      	mov	r1, r9
 800a6d6:	f7f5 fd99 	bl	800020c <__adddf3>
 800a6da:	3701      	adds	r7, #1
 800a6dc:	4680      	mov	r8, r0
 800a6de:	4689      	mov	r9, r1
 800a6e0:	e7e3      	b.n	800a6aa <__kernel_rem_pio2+0x3c2>
 800a6e2:	3d01      	subs	r5, #1
 800a6e4:	e741      	b.n	800a56a <__kernel_rem_pio2+0x282>
 800a6e6:	f1ca 0000 	rsb	r0, sl, #0
 800a6ea:	ec47 6b10 	vmov	d0, r6, r7
 800a6ee:	f000 fc33 	bl	800af58 <scalbn>
 800a6f2:	ec57 6b10 	vmov	r6, r7, d0
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	4b99      	ldr	r3, [pc, #612]	; (800a960 <__kernel_rem_pio2+0x678>)
 800a6fa:	ee10 0a10 	vmov	r0, s0
 800a6fe:	4639      	mov	r1, r7
 800a700:	f7f6 f9c0 	bl	8000a84 <__aeabi_dcmpge>
 800a704:	b1f8      	cbz	r0, 800a746 <__kernel_rem_pio2+0x45e>
 800a706:	2200      	movs	r2, #0
 800a708:	4b96      	ldr	r3, [pc, #600]	; (800a964 <__kernel_rem_pio2+0x67c>)
 800a70a:	4630      	mov	r0, r6
 800a70c:	4639      	mov	r1, r7
 800a70e:	f7f5 ff33 	bl	8000578 <__aeabi_dmul>
 800a712:	f7f6 f9e1 	bl	8000ad8 <__aeabi_d2iz>
 800a716:	4680      	mov	r8, r0
 800a718:	f7f5 fec4 	bl	80004a4 <__aeabi_i2d>
 800a71c:	2200      	movs	r2, #0
 800a71e:	4b90      	ldr	r3, [pc, #576]	; (800a960 <__kernel_rem_pio2+0x678>)
 800a720:	f7f5 ff2a 	bl	8000578 <__aeabi_dmul>
 800a724:	460b      	mov	r3, r1
 800a726:	4602      	mov	r2, r0
 800a728:	4639      	mov	r1, r7
 800a72a:	4630      	mov	r0, r6
 800a72c:	f7f5 fd6c 	bl	8000208 <__aeabi_dsub>
 800a730:	f7f6 f9d2 	bl	8000ad8 <__aeabi_d2iz>
 800a734:	1c65      	adds	r5, r4, #1
 800a736:	ab0e      	add	r3, sp, #56	; 0x38
 800a738:	f10a 0a18 	add.w	sl, sl, #24
 800a73c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a740:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a744:	e719      	b.n	800a57a <__kernel_rem_pio2+0x292>
 800a746:	4630      	mov	r0, r6
 800a748:	4639      	mov	r1, r7
 800a74a:	f7f6 f9c5 	bl	8000ad8 <__aeabi_d2iz>
 800a74e:	ab0e      	add	r3, sp, #56	; 0x38
 800a750:	4625      	mov	r5, r4
 800a752:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a756:	e710      	b.n	800a57a <__kernel_rem_pio2+0x292>
 800a758:	ab0e      	add	r3, sp, #56	; 0x38
 800a75a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a75e:	f7f5 fea1 	bl	80004a4 <__aeabi_i2d>
 800a762:	4642      	mov	r2, r8
 800a764:	464b      	mov	r3, r9
 800a766:	f7f5 ff07 	bl	8000578 <__aeabi_dmul>
 800a76a:	2200      	movs	r2, #0
 800a76c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a770:	4b7c      	ldr	r3, [pc, #496]	; (800a964 <__kernel_rem_pio2+0x67c>)
 800a772:	4640      	mov	r0, r8
 800a774:	4649      	mov	r1, r9
 800a776:	f7f5 feff 	bl	8000578 <__aeabi_dmul>
 800a77a:	3f01      	subs	r7, #1
 800a77c:	4680      	mov	r8, r0
 800a77e:	4689      	mov	r9, r1
 800a780:	e708      	b.n	800a594 <__kernel_rem_pio2+0x2ac>
 800a782:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800a786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800a78e:	f7f5 fef3 	bl	8000578 <__aeabi_dmul>
 800a792:	4602      	mov	r2, r0
 800a794:	460b      	mov	r3, r1
 800a796:	4640      	mov	r0, r8
 800a798:	4649      	mov	r1, r9
 800a79a:	f7f5 fd37 	bl	800020c <__adddf3>
 800a79e:	3701      	adds	r7, #1
 800a7a0:	4680      	mov	r8, r0
 800a7a2:	4689      	mov	r9, r1
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	429f      	cmp	r7, r3
 800a7a8:	dc01      	bgt.n	800a7ae <__kernel_rem_pio2+0x4c6>
 800a7aa:	45ba      	cmp	sl, r7
 800a7ac:	dae9      	bge.n	800a782 <__kernel_rem_pio2+0x49a>
 800a7ae:	ab4a      	add	r3, sp, #296	; 0x128
 800a7b0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7b4:	e9c3 8900 	strd	r8, r9, [r3]
 800a7b8:	f10a 0a01 	add.w	sl, sl, #1
 800a7bc:	3e08      	subs	r6, #8
 800a7be:	e6f0      	b.n	800a5a2 <__kernel_rem_pio2+0x2ba>
 800a7c0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a7c2:	2b03      	cmp	r3, #3
 800a7c4:	d85b      	bhi.n	800a87e <__kernel_rem_pio2+0x596>
 800a7c6:	e8df f003 	tbb	[pc, r3]
 800a7ca:	264a      	.short	0x264a
 800a7cc:	0226      	.short	0x0226
 800a7ce:	ab9a      	add	r3, sp, #616	; 0x268
 800a7d0:	441c      	add	r4, r3
 800a7d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a7d6:	46a2      	mov	sl, r4
 800a7d8:	46ab      	mov	fp, r5
 800a7da:	f1bb 0f00 	cmp.w	fp, #0
 800a7de:	dc6c      	bgt.n	800a8ba <__kernel_rem_pio2+0x5d2>
 800a7e0:	46a2      	mov	sl, r4
 800a7e2:	46ab      	mov	fp, r5
 800a7e4:	f1bb 0f01 	cmp.w	fp, #1
 800a7e8:	f300 8086 	bgt.w	800a8f8 <__kernel_rem_pio2+0x610>
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	2100      	movs	r1, #0
 800a7f0:	2d01      	cmp	r5, #1
 800a7f2:	f300 80a0 	bgt.w	800a936 <__kernel_rem_pio2+0x64e>
 800a7f6:	9b02      	ldr	r3, [sp, #8]
 800a7f8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a7fc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800a800:	2b00      	cmp	r3, #0
 800a802:	f040 809e 	bne.w	800a942 <__kernel_rem_pio2+0x65a>
 800a806:	9b01      	ldr	r3, [sp, #4]
 800a808:	e9c3 7800 	strd	r7, r8, [r3]
 800a80c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a810:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a814:	e033      	b.n	800a87e <__kernel_rem_pio2+0x596>
 800a816:	3408      	adds	r4, #8
 800a818:	ab4a      	add	r3, sp, #296	; 0x128
 800a81a:	441c      	add	r4, r3
 800a81c:	462e      	mov	r6, r5
 800a81e:	2000      	movs	r0, #0
 800a820:	2100      	movs	r1, #0
 800a822:	2e00      	cmp	r6, #0
 800a824:	da3a      	bge.n	800a89c <__kernel_rem_pio2+0x5b4>
 800a826:	9b02      	ldr	r3, [sp, #8]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d03d      	beq.n	800a8a8 <__kernel_rem_pio2+0x5c0>
 800a82c:	4602      	mov	r2, r0
 800a82e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a832:	9c01      	ldr	r4, [sp, #4]
 800a834:	e9c4 2300 	strd	r2, r3, [r4]
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a840:	f7f5 fce2 	bl	8000208 <__aeabi_dsub>
 800a844:	ae4c      	add	r6, sp, #304	; 0x130
 800a846:	2401      	movs	r4, #1
 800a848:	42a5      	cmp	r5, r4
 800a84a:	da30      	bge.n	800a8ae <__kernel_rem_pio2+0x5c6>
 800a84c:	9b02      	ldr	r3, [sp, #8]
 800a84e:	b113      	cbz	r3, 800a856 <__kernel_rem_pio2+0x56e>
 800a850:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a854:	4619      	mov	r1, r3
 800a856:	9b01      	ldr	r3, [sp, #4]
 800a858:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a85c:	e00f      	b.n	800a87e <__kernel_rem_pio2+0x596>
 800a85e:	ab9a      	add	r3, sp, #616	; 0x268
 800a860:	441c      	add	r4, r3
 800a862:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a866:	2000      	movs	r0, #0
 800a868:	2100      	movs	r1, #0
 800a86a:	2d00      	cmp	r5, #0
 800a86c:	da10      	bge.n	800a890 <__kernel_rem_pio2+0x5a8>
 800a86e:	9b02      	ldr	r3, [sp, #8]
 800a870:	b113      	cbz	r3, 800a878 <__kernel_rem_pio2+0x590>
 800a872:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a876:	4619      	mov	r1, r3
 800a878:	9b01      	ldr	r3, [sp, #4]
 800a87a:	e9c3 0100 	strd	r0, r1, [r3]
 800a87e:	9b06      	ldr	r3, [sp, #24]
 800a880:	f003 0007 	and.w	r0, r3, #7
 800a884:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a888:	ecbd 8b02 	vpop	{d8}
 800a88c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a890:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a894:	f7f5 fcba 	bl	800020c <__adddf3>
 800a898:	3d01      	subs	r5, #1
 800a89a:	e7e6      	b.n	800a86a <__kernel_rem_pio2+0x582>
 800a89c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a8a0:	f7f5 fcb4 	bl	800020c <__adddf3>
 800a8a4:	3e01      	subs	r6, #1
 800a8a6:	e7bc      	b.n	800a822 <__kernel_rem_pio2+0x53a>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	e7c1      	b.n	800a832 <__kernel_rem_pio2+0x54a>
 800a8ae:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a8b2:	f7f5 fcab 	bl	800020c <__adddf3>
 800a8b6:	3401      	adds	r4, #1
 800a8b8:	e7c6      	b.n	800a848 <__kernel_rem_pio2+0x560>
 800a8ba:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800a8be:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a8c2:	4640      	mov	r0, r8
 800a8c4:	ec53 2b17 	vmov	r2, r3, d7
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a8ce:	f7f5 fc9d 	bl	800020c <__adddf3>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	460b      	mov	r3, r1
 800a8d6:	4606      	mov	r6, r0
 800a8d8:	460f      	mov	r7, r1
 800a8da:	4640      	mov	r0, r8
 800a8dc:	4649      	mov	r1, r9
 800a8de:	f7f5 fc93 	bl	8000208 <__aeabi_dsub>
 800a8e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8e6:	f7f5 fc91 	bl	800020c <__adddf3>
 800a8ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8ee:	e9ca 0100 	strd	r0, r1, [sl]
 800a8f2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800a8f6:	e770      	b.n	800a7da <__kernel_rem_pio2+0x4f2>
 800a8f8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800a8fc:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a900:	4630      	mov	r0, r6
 800a902:	ec53 2b17 	vmov	r2, r3, d7
 800a906:	4639      	mov	r1, r7
 800a908:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a90c:	f7f5 fc7e 	bl	800020c <__adddf3>
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4680      	mov	r8, r0
 800a916:	4689      	mov	r9, r1
 800a918:	4630      	mov	r0, r6
 800a91a:	4639      	mov	r1, r7
 800a91c:	f7f5 fc74 	bl	8000208 <__aeabi_dsub>
 800a920:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a924:	f7f5 fc72 	bl	800020c <__adddf3>
 800a928:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a92c:	e9ca 0100 	strd	r0, r1, [sl]
 800a930:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800a934:	e756      	b.n	800a7e4 <__kernel_rem_pio2+0x4fc>
 800a936:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a93a:	f7f5 fc67 	bl	800020c <__adddf3>
 800a93e:	3d01      	subs	r5, #1
 800a940:	e756      	b.n	800a7f0 <__kernel_rem_pio2+0x508>
 800a942:	9b01      	ldr	r3, [sp, #4]
 800a944:	9a01      	ldr	r2, [sp, #4]
 800a946:	601f      	str	r7, [r3, #0]
 800a948:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800a94c:	605c      	str	r4, [r3, #4]
 800a94e:	609d      	str	r5, [r3, #8]
 800a950:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a954:	60d3      	str	r3, [r2, #12]
 800a956:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a95a:	6110      	str	r0, [r2, #16]
 800a95c:	6153      	str	r3, [r2, #20]
 800a95e:	e78e      	b.n	800a87e <__kernel_rem_pio2+0x596>
 800a960:	41700000 	.word	0x41700000
 800a964:	3e700000 	.word	0x3e700000

0800a968 <__kernel_sin>:
 800a968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a96c:	ec55 4b10 	vmov	r4, r5, d0
 800a970:	b085      	sub	sp, #20
 800a972:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a976:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a97a:	ed8d 1b00 	vstr	d1, [sp]
 800a97e:	9002      	str	r0, [sp, #8]
 800a980:	da06      	bge.n	800a990 <__kernel_sin+0x28>
 800a982:	ee10 0a10 	vmov	r0, s0
 800a986:	4629      	mov	r1, r5
 800a988:	f7f6 f8a6 	bl	8000ad8 <__aeabi_d2iz>
 800a98c:	2800      	cmp	r0, #0
 800a98e:	d051      	beq.n	800aa34 <__kernel_sin+0xcc>
 800a990:	4622      	mov	r2, r4
 800a992:	462b      	mov	r3, r5
 800a994:	4620      	mov	r0, r4
 800a996:	4629      	mov	r1, r5
 800a998:	f7f5 fdee 	bl	8000578 <__aeabi_dmul>
 800a99c:	4682      	mov	sl, r0
 800a99e:	468b      	mov	fp, r1
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	f7f5 fde6 	bl	8000578 <__aeabi_dmul>
 800a9ac:	a341      	add	r3, pc, #260	; (adr r3, 800aab4 <__kernel_sin+0x14c>)
 800a9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b2:	4680      	mov	r8, r0
 800a9b4:	4689      	mov	r9, r1
 800a9b6:	4650      	mov	r0, sl
 800a9b8:	4659      	mov	r1, fp
 800a9ba:	f7f5 fddd 	bl	8000578 <__aeabi_dmul>
 800a9be:	a33f      	add	r3, pc, #252	; (adr r3, 800aabc <__kernel_sin+0x154>)
 800a9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c4:	f7f5 fc20 	bl	8000208 <__aeabi_dsub>
 800a9c8:	4652      	mov	r2, sl
 800a9ca:	465b      	mov	r3, fp
 800a9cc:	f7f5 fdd4 	bl	8000578 <__aeabi_dmul>
 800a9d0:	a33c      	add	r3, pc, #240	; (adr r3, 800aac4 <__kernel_sin+0x15c>)
 800a9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d6:	f7f5 fc19 	bl	800020c <__adddf3>
 800a9da:	4652      	mov	r2, sl
 800a9dc:	465b      	mov	r3, fp
 800a9de:	f7f5 fdcb 	bl	8000578 <__aeabi_dmul>
 800a9e2:	a33a      	add	r3, pc, #232	; (adr r3, 800aacc <__kernel_sin+0x164>)
 800a9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e8:	f7f5 fc0e 	bl	8000208 <__aeabi_dsub>
 800a9ec:	4652      	mov	r2, sl
 800a9ee:	465b      	mov	r3, fp
 800a9f0:	f7f5 fdc2 	bl	8000578 <__aeabi_dmul>
 800a9f4:	a337      	add	r3, pc, #220	; (adr r3, 800aad4 <__kernel_sin+0x16c>)
 800a9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9fa:	f7f5 fc07 	bl	800020c <__adddf3>
 800a9fe:	9b02      	ldr	r3, [sp, #8]
 800aa00:	4606      	mov	r6, r0
 800aa02:	460f      	mov	r7, r1
 800aa04:	b9db      	cbnz	r3, 800aa3e <__kernel_sin+0xd6>
 800aa06:	4602      	mov	r2, r0
 800aa08:	460b      	mov	r3, r1
 800aa0a:	4650      	mov	r0, sl
 800aa0c:	4659      	mov	r1, fp
 800aa0e:	f7f5 fdb3 	bl	8000578 <__aeabi_dmul>
 800aa12:	a325      	add	r3, pc, #148	; (adr r3, 800aaa8 <__kernel_sin+0x140>)
 800aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa18:	f7f5 fbf6 	bl	8000208 <__aeabi_dsub>
 800aa1c:	4642      	mov	r2, r8
 800aa1e:	464b      	mov	r3, r9
 800aa20:	f7f5 fdaa 	bl	8000578 <__aeabi_dmul>
 800aa24:	4602      	mov	r2, r0
 800aa26:	460b      	mov	r3, r1
 800aa28:	4620      	mov	r0, r4
 800aa2a:	4629      	mov	r1, r5
 800aa2c:	f7f5 fbee 	bl	800020c <__adddf3>
 800aa30:	4604      	mov	r4, r0
 800aa32:	460d      	mov	r5, r1
 800aa34:	ec45 4b10 	vmov	d0, r4, r5
 800aa38:	b005      	add	sp, #20
 800aa3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa3e:	2200      	movs	r2, #0
 800aa40:	4b1b      	ldr	r3, [pc, #108]	; (800aab0 <__kernel_sin+0x148>)
 800aa42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa46:	f7f5 fd97 	bl	8000578 <__aeabi_dmul>
 800aa4a:	4632      	mov	r2, r6
 800aa4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa50:	463b      	mov	r3, r7
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f5 fd8f 	bl	8000578 <__aeabi_dmul>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa62:	f7f5 fbd1 	bl	8000208 <__aeabi_dsub>
 800aa66:	4652      	mov	r2, sl
 800aa68:	465b      	mov	r3, fp
 800aa6a:	f7f5 fd85 	bl	8000578 <__aeabi_dmul>
 800aa6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa72:	f7f5 fbc9 	bl	8000208 <__aeabi_dsub>
 800aa76:	a30c      	add	r3, pc, #48	; (adr r3, 800aaa8 <__kernel_sin+0x140>)
 800aa78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa7c:	4606      	mov	r6, r0
 800aa7e:	460f      	mov	r7, r1
 800aa80:	4640      	mov	r0, r8
 800aa82:	4649      	mov	r1, r9
 800aa84:	f7f5 fd78 	bl	8000578 <__aeabi_dmul>
 800aa88:	4602      	mov	r2, r0
 800aa8a:	460b      	mov	r3, r1
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	4639      	mov	r1, r7
 800aa90:	f7f5 fbbc 	bl	800020c <__adddf3>
 800aa94:	4602      	mov	r2, r0
 800aa96:	460b      	mov	r3, r1
 800aa98:	4620      	mov	r0, r4
 800aa9a:	4629      	mov	r1, r5
 800aa9c:	f7f5 fbb4 	bl	8000208 <__aeabi_dsub>
 800aaa0:	e7c6      	b.n	800aa30 <__kernel_sin+0xc8>
 800aaa2:	bf00      	nop
 800aaa4:	f3af 8000 	nop.w
 800aaa8:	55555549 	.word	0x55555549
 800aaac:	3fc55555 	.word	0x3fc55555
 800aab0:	3fe00000 	.word	0x3fe00000
 800aab4:	5acfd57c 	.word	0x5acfd57c
 800aab8:	3de5d93a 	.word	0x3de5d93a
 800aabc:	8a2b9ceb 	.word	0x8a2b9ceb
 800aac0:	3e5ae5e6 	.word	0x3e5ae5e6
 800aac4:	57b1fe7d 	.word	0x57b1fe7d
 800aac8:	3ec71de3 	.word	0x3ec71de3
 800aacc:	19c161d5 	.word	0x19c161d5
 800aad0:	3f2a01a0 	.word	0x3f2a01a0
 800aad4:	1110f8a6 	.word	0x1110f8a6
 800aad8:	3f811111 	.word	0x3f811111
 800aadc:	00000000 	.word	0x00000000

0800aae0 <atan>:
 800aae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	ec55 4b10 	vmov	r4, r5, d0
 800aae8:	4bc3      	ldr	r3, [pc, #780]	; (800adf8 <atan+0x318>)
 800aaea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800aaee:	429e      	cmp	r6, r3
 800aaf0:	46ab      	mov	fp, r5
 800aaf2:	dd18      	ble.n	800ab26 <atan+0x46>
 800aaf4:	4bc1      	ldr	r3, [pc, #772]	; (800adfc <atan+0x31c>)
 800aaf6:	429e      	cmp	r6, r3
 800aaf8:	dc01      	bgt.n	800aafe <atan+0x1e>
 800aafa:	d109      	bne.n	800ab10 <atan+0x30>
 800aafc:	b144      	cbz	r4, 800ab10 <atan+0x30>
 800aafe:	4622      	mov	r2, r4
 800ab00:	462b      	mov	r3, r5
 800ab02:	4620      	mov	r0, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	f7f5 fb81 	bl	800020c <__adddf3>
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	460d      	mov	r5, r1
 800ab0e:	e006      	b.n	800ab1e <atan+0x3e>
 800ab10:	f1bb 0f00 	cmp.w	fp, #0
 800ab14:	f340 8131 	ble.w	800ad7a <atan+0x29a>
 800ab18:	a59b      	add	r5, pc, #620	; (adr r5, 800ad88 <atan+0x2a8>)
 800ab1a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ab1e:	ec45 4b10 	vmov	d0, r4, r5
 800ab22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab26:	4bb6      	ldr	r3, [pc, #728]	; (800ae00 <atan+0x320>)
 800ab28:	429e      	cmp	r6, r3
 800ab2a:	dc14      	bgt.n	800ab56 <atan+0x76>
 800ab2c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ab30:	429e      	cmp	r6, r3
 800ab32:	dc0d      	bgt.n	800ab50 <atan+0x70>
 800ab34:	a396      	add	r3, pc, #600	; (adr r3, 800ad90 <atan+0x2b0>)
 800ab36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3a:	ee10 0a10 	vmov	r0, s0
 800ab3e:	4629      	mov	r1, r5
 800ab40:	f7f5 fb64 	bl	800020c <__adddf3>
 800ab44:	2200      	movs	r2, #0
 800ab46:	4baf      	ldr	r3, [pc, #700]	; (800ae04 <atan+0x324>)
 800ab48:	f7f5 ffa6 	bl	8000a98 <__aeabi_dcmpgt>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	d1e6      	bne.n	800ab1e <atan+0x3e>
 800ab50:	f04f 3aff 	mov.w	sl, #4294967295
 800ab54:	e02b      	b.n	800abae <atan+0xce>
 800ab56:	f000 f963 	bl	800ae20 <fabs>
 800ab5a:	4bab      	ldr	r3, [pc, #684]	; (800ae08 <atan+0x328>)
 800ab5c:	429e      	cmp	r6, r3
 800ab5e:	ec55 4b10 	vmov	r4, r5, d0
 800ab62:	f300 80bf 	bgt.w	800ace4 <atan+0x204>
 800ab66:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ab6a:	429e      	cmp	r6, r3
 800ab6c:	f300 80a0 	bgt.w	800acb0 <atan+0x1d0>
 800ab70:	ee10 2a10 	vmov	r2, s0
 800ab74:	ee10 0a10 	vmov	r0, s0
 800ab78:	462b      	mov	r3, r5
 800ab7a:	4629      	mov	r1, r5
 800ab7c:	f7f5 fb46 	bl	800020c <__adddf3>
 800ab80:	2200      	movs	r2, #0
 800ab82:	4ba0      	ldr	r3, [pc, #640]	; (800ae04 <atan+0x324>)
 800ab84:	f7f5 fb40 	bl	8000208 <__aeabi_dsub>
 800ab88:	2200      	movs	r2, #0
 800ab8a:	4606      	mov	r6, r0
 800ab8c:	460f      	mov	r7, r1
 800ab8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab92:	4620      	mov	r0, r4
 800ab94:	4629      	mov	r1, r5
 800ab96:	f7f5 fb39 	bl	800020c <__adddf3>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	4630      	mov	r0, r6
 800aba0:	4639      	mov	r1, r7
 800aba2:	f7f5 fe13 	bl	80007cc <__aeabi_ddiv>
 800aba6:	f04f 0a00 	mov.w	sl, #0
 800abaa:	4604      	mov	r4, r0
 800abac:	460d      	mov	r5, r1
 800abae:	4622      	mov	r2, r4
 800abb0:	462b      	mov	r3, r5
 800abb2:	4620      	mov	r0, r4
 800abb4:	4629      	mov	r1, r5
 800abb6:	f7f5 fcdf 	bl	8000578 <__aeabi_dmul>
 800abba:	4602      	mov	r2, r0
 800abbc:	460b      	mov	r3, r1
 800abbe:	4680      	mov	r8, r0
 800abc0:	4689      	mov	r9, r1
 800abc2:	f7f5 fcd9 	bl	8000578 <__aeabi_dmul>
 800abc6:	a374      	add	r3, pc, #464	; (adr r3, 800ad98 <atan+0x2b8>)
 800abc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abcc:	4606      	mov	r6, r0
 800abce:	460f      	mov	r7, r1
 800abd0:	f7f5 fcd2 	bl	8000578 <__aeabi_dmul>
 800abd4:	a372      	add	r3, pc, #456	; (adr r3, 800ada0 <atan+0x2c0>)
 800abd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abda:	f7f5 fb17 	bl	800020c <__adddf3>
 800abde:	4632      	mov	r2, r6
 800abe0:	463b      	mov	r3, r7
 800abe2:	f7f5 fcc9 	bl	8000578 <__aeabi_dmul>
 800abe6:	a370      	add	r3, pc, #448	; (adr r3, 800ada8 <atan+0x2c8>)
 800abe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abec:	f7f5 fb0e 	bl	800020c <__adddf3>
 800abf0:	4632      	mov	r2, r6
 800abf2:	463b      	mov	r3, r7
 800abf4:	f7f5 fcc0 	bl	8000578 <__aeabi_dmul>
 800abf8:	a36d      	add	r3, pc, #436	; (adr r3, 800adb0 <atan+0x2d0>)
 800abfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abfe:	f7f5 fb05 	bl	800020c <__adddf3>
 800ac02:	4632      	mov	r2, r6
 800ac04:	463b      	mov	r3, r7
 800ac06:	f7f5 fcb7 	bl	8000578 <__aeabi_dmul>
 800ac0a:	a36b      	add	r3, pc, #428	; (adr r3, 800adb8 <atan+0x2d8>)
 800ac0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac10:	f7f5 fafc 	bl	800020c <__adddf3>
 800ac14:	4632      	mov	r2, r6
 800ac16:	463b      	mov	r3, r7
 800ac18:	f7f5 fcae 	bl	8000578 <__aeabi_dmul>
 800ac1c:	a368      	add	r3, pc, #416	; (adr r3, 800adc0 <atan+0x2e0>)
 800ac1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac22:	f7f5 faf3 	bl	800020c <__adddf3>
 800ac26:	4642      	mov	r2, r8
 800ac28:	464b      	mov	r3, r9
 800ac2a:	f7f5 fca5 	bl	8000578 <__aeabi_dmul>
 800ac2e:	a366      	add	r3, pc, #408	; (adr r3, 800adc8 <atan+0x2e8>)
 800ac30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac34:	4680      	mov	r8, r0
 800ac36:	4689      	mov	r9, r1
 800ac38:	4630      	mov	r0, r6
 800ac3a:	4639      	mov	r1, r7
 800ac3c:	f7f5 fc9c 	bl	8000578 <__aeabi_dmul>
 800ac40:	a363      	add	r3, pc, #396	; (adr r3, 800add0 <atan+0x2f0>)
 800ac42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac46:	f7f5 fadf 	bl	8000208 <__aeabi_dsub>
 800ac4a:	4632      	mov	r2, r6
 800ac4c:	463b      	mov	r3, r7
 800ac4e:	f7f5 fc93 	bl	8000578 <__aeabi_dmul>
 800ac52:	a361      	add	r3, pc, #388	; (adr r3, 800add8 <atan+0x2f8>)
 800ac54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac58:	f7f5 fad6 	bl	8000208 <__aeabi_dsub>
 800ac5c:	4632      	mov	r2, r6
 800ac5e:	463b      	mov	r3, r7
 800ac60:	f7f5 fc8a 	bl	8000578 <__aeabi_dmul>
 800ac64:	a35e      	add	r3, pc, #376	; (adr r3, 800ade0 <atan+0x300>)
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f7f5 facd 	bl	8000208 <__aeabi_dsub>
 800ac6e:	4632      	mov	r2, r6
 800ac70:	463b      	mov	r3, r7
 800ac72:	f7f5 fc81 	bl	8000578 <__aeabi_dmul>
 800ac76:	a35c      	add	r3, pc, #368	; (adr r3, 800ade8 <atan+0x308>)
 800ac78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7c:	f7f5 fac4 	bl	8000208 <__aeabi_dsub>
 800ac80:	4632      	mov	r2, r6
 800ac82:	463b      	mov	r3, r7
 800ac84:	f7f5 fc78 	bl	8000578 <__aeabi_dmul>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	4640      	mov	r0, r8
 800ac8e:	4649      	mov	r1, r9
 800ac90:	f7f5 fabc 	bl	800020c <__adddf3>
 800ac94:	4622      	mov	r2, r4
 800ac96:	462b      	mov	r3, r5
 800ac98:	f7f5 fc6e 	bl	8000578 <__aeabi_dmul>
 800ac9c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800aca0:	4602      	mov	r2, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	d14b      	bne.n	800ad3e <atan+0x25e>
 800aca6:	4620      	mov	r0, r4
 800aca8:	4629      	mov	r1, r5
 800acaa:	f7f5 faad 	bl	8000208 <__aeabi_dsub>
 800acae:	e72c      	b.n	800ab0a <atan+0x2a>
 800acb0:	ee10 0a10 	vmov	r0, s0
 800acb4:	2200      	movs	r2, #0
 800acb6:	4b53      	ldr	r3, [pc, #332]	; (800ae04 <atan+0x324>)
 800acb8:	4629      	mov	r1, r5
 800acba:	f7f5 faa5 	bl	8000208 <__aeabi_dsub>
 800acbe:	2200      	movs	r2, #0
 800acc0:	4606      	mov	r6, r0
 800acc2:	460f      	mov	r7, r1
 800acc4:	4b4f      	ldr	r3, [pc, #316]	; (800ae04 <atan+0x324>)
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	f7f5 fa9f 	bl	800020c <__adddf3>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	4630      	mov	r0, r6
 800acd4:	4639      	mov	r1, r7
 800acd6:	f7f5 fd79 	bl	80007cc <__aeabi_ddiv>
 800acda:	f04f 0a01 	mov.w	sl, #1
 800acde:	4604      	mov	r4, r0
 800ace0:	460d      	mov	r5, r1
 800ace2:	e764      	b.n	800abae <atan+0xce>
 800ace4:	4b49      	ldr	r3, [pc, #292]	; (800ae0c <atan+0x32c>)
 800ace6:	429e      	cmp	r6, r3
 800ace8:	dc1d      	bgt.n	800ad26 <atan+0x246>
 800acea:	ee10 0a10 	vmov	r0, s0
 800acee:	2200      	movs	r2, #0
 800acf0:	4b47      	ldr	r3, [pc, #284]	; (800ae10 <atan+0x330>)
 800acf2:	4629      	mov	r1, r5
 800acf4:	f7f5 fa88 	bl	8000208 <__aeabi_dsub>
 800acf8:	2200      	movs	r2, #0
 800acfa:	4606      	mov	r6, r0
 800acfc:	460f      	mov	r7, r1
 800acfe:	4b44      	ldr	r3, [pc, #272]	; (800ae10 <atan+0x330>)
 800ad00:	4620      	mov	r0, r4
 800ad02:	4629      	mov	r1, r5
 800ad04:	f7f5 fc38 	bl	8000578 <__aeabi_dmul>
 800ad08:	2200      	movs	r2, #0
 800ad0a:	4b3e      	ldr	r3, [pc, #248]	; (800ae04 <atan+0x324>)
 800ad0c:	f7f5 fa7e 	bl	800020c <__adddf3>
 800ad10:	4602      	mov	r2, r0
 800ad12:	460b      	mov	r3, r1
 800ad14:	4630      	mov	r0, r6
 800ad16:	4639      	mov	r1, r7
 800ad18:	f7f5 fd58 	bl	80007cc <__aeabi_ddiv>
 800ad1c:	f04f 0a02 	mov.w	sl, #2
 800ad20:	4604      	mov	r4, r0
 800ad22:	460d      	mov	r5, r1
 800ad24:	e743      	b.n	800abae <atan+0xce>
 800ad26:	462b      	mov	r3, r5
 800ad28:	ee10 2a10 	vmov	r2, s0
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	4939      	ldr	r1, [pc, #228]	; (800ae14 <atan+0x334>)
 800ad30:	f7f5 fd4c 	bl	80007cc <__aeabi_ddiv>
 800ad34:	f04f 0a03 	mov.w	sl, #3
 800ad38:	4604      	mov	r4, r0
 800ad3a:	460d      	mov	r5, r1
 800ad3c:	e737      	b.n	800abae <atan+0xce>
 800ad3e:	4b36      	ldr	r3, [pc, #216]	; (800ae18 <atan+0x338>)
 800ad40:	4e36      	ldr	r6, [pc, #216]	; (800ae1c <atan+0x33c>)
 800ad42:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800ad46:	4456      	add	r6, sl
 800ad48:	449a      	add	sl, r3
 800ad4a:	e9da 2300 	ldrd	r2, r3, [sl]
 800ad4e:	f7f5 fa5b 	bl	8000208 <__aeabi_dsub>
 800ad52:	4622      	mov	r2, r4
 800ad54:	462b      	mov	r3, r5
 800ad56:	f7f5 fa57 	bl	8000208 <__aeabi_dsub>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ad62:	f7f5 fa51 	bl	8000208 <__aeabi_dsub>
 800ad66:	f1bb 0f00 	cmp.w	fp, #0
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	460d      	mov	r5, r1
 800ad6e:	f6bf aed6 	bge.w	800ab1e <atan+0x3e>
 800ad72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad76:	461d      	mov	r5, r3
 800ad78:	e6d1      	b.n	800ab1e <atan+0x3e>
 800ad7a:	a51d      	add	r5, pc, #116	; (adr r5, 800adf0 <atan+0x310>)
 800ad7c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ad80:	e6cd      	b.n	800ab1e <atan+0x3e>
 800ad82:	bf00      	nop
 800ad84:	f3af 8000 	nop.w
 800ad88:	54442d18 	.word	0x54442d18
 800ad8c:	3ff921fb 	.word	0x3ff921fb
 800ad90:	8800759c 	.word	0x8800759c
 800ad94:	7e37e43c 	.word	0x7e37e43c
 800ad98:	e322da11 	.word	0xe322da11
 800ad9c:	3f90ad3a 	.word	0x3f90ad3a
 800ada0:	24760deb 	.word	0x24760deb
 800ada4:	3fa97b4b 	.word	0x3fa97b4b
 800ada8:	a0d03d51 	.word	0xa0d03d51
 800adac:	3fb10d66 	.word	0x3fb10d66
 800adb0:	c54c206e 	.word	0xc54c206e
 800adb4:	3fb745cd 	.word	0x3fb745cd
 800adb8:	920083ff 	.word	0x920083ff
 800adbc:	3fc24924 	.word	0x3fc24924
 800adc0:	5555550d 	.word	0x5555550d
 800adc4:	3fd55555 	.word	0x3fd55555
 800adc8:	2c6a6c2f 	.word	0x2c6a6c2f
 800adcc:	bfa2b444 	.word	0xbfa2b444
 800add0:	52defd9a 	.word	0x52defd9a
 800add4:	3fadde2d 	.word	0x3fadde2d
 800add8:	af749a6d 	.word	0xaf749a6d
 800addc:	3fb3b0f2 	.word	0x3fb3b0f2
 800ade0:	fe231671 	.word	0xfe231671
 800ade4:	3fbc71c6 	.word	0x3fbc71c6
 800ade8:	9998ebc4 	.word	0x9998ebc4
 800adec:	3fc99999 	.word	0x3fc99999
 800adf0:	54442d18 	.word	0x54442d18
 800adf4:	bff921fb 	.word	0xbff921fb
 800adf8:	440fffff 	.word	0x440fffff
 800adfc:	7ff00000 	.word	0x7ff00000
 800ae00:	3fdbffff 	.word	0x3fdbffff
 800ae04:	3ff00000 	.word	0x3ff00000
 800ae08:	3ff2ffff 	.word	0x3ff2ffff
 800ae0c:	40037fff 	.word	0x40037fff
 800ae10:	3ff80000 	.word	0x3ff80000
 800ae14:	bff00000 	.word	0xbff00000
 800ae18:	0800b538 	.word	0x0800b538
 800ae1c:	0800b518 	.word	0x0800b518

0800ae20 <fabs>:
 800ae20:	ec51 0b10 	vmov	r0, r1, d0
 800ae24:	ee10 2a10 	vmov	r2, s0
 800ae28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae2c:	ec43 2b10 	vmov	d0, r2, r3
 800ae30:	4770      	bx	lr
 800ae32:	0000      	movs	r0, r0
 800ae34:	0000      	movs	r0, r0
	...

0800ae38 <floor>:
 800ae38:	ec51 0b10 	vmov	r0, r1, d0
 800ae3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae40:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ae44:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ae48:	2e13      	cmp	r6, #19
 800ae4a:	460c      	mov	r4, r1
 800ae4c:	ee10 5a10 	vmov	r5, s0
 800ae50:	4680      	mov	r8, r0
 800ae52:	dc34      	bgt.n	800aebe <floor+0x86>
 800ae54:	2e00      	cmp	r6, #0
 800ae56:	da16      	bge.n	800ae86 <floor+0x4e>
 800ae58:	a335      	add	r3, pc, #212	; (adr r3, 800af30 <floor+0xf8>)
 800ae5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5e:	f7f5 f9d5 	bl	800020c <__adddf3>
 800ae62:	2200      	movs	r2, #0
 800ae64:	2300      	movs	r3, #0
 800ae66:	f7f5 fe17 	bl	8000a98 <__aeabi_dcmpgt>
 800ae6a:	b148      	cbz	r0, 800ae80 <floor+0x48>
 800ae6c:	2c00      	cmp	r4, #0
 800ae6e:	da59      	bge.n	800af24 <floor+0xec>
 800ae70:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ae74:	4a30      	ldr	r2, [pc, #192]	; (800af38 <floor+0x100>)
 800ae76:	432b      	orrs	r3, r5
 800ae78:	2500      	movs	r5, #0
 800ae7a:	42ab      	cmp	r3, r5
 800ae7c:	bf18      	it	ne
 800ae7e:	4614      	movne	r4, r2
 800ae80:	4621      	mov	r1, r4
 800ae82:	4628      	mov	r0, r5
 800ae84:	e025      	b.n	800aed2 <floor+0x9a>
 800ae86:	4f2d      	ldr	r7, [pc, #180]	; (800af3c <floor+0x104>)
 800ae88:	4137      	asrs	r7, r6
 800ae8a:	ea01 0307 	and.w	r3, r1, r7
 800ae8e:	4303      	orrs	r3, r0
 800ae90:	d01f      	beq.n	800aed2 <floor+0x9a>
 800ae92:	a327      	add	r3, pc, #156	; (adr r3, 800af30 <floor+0xf8>)
 800ae94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae98:	f7f5 f9b8 	bl	800020c <__adddf3>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f7f5 fdfa 	bl	8000a98 <__aeabi_dcmpgt>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d0eb      	beq.n	800ae80 <floor+0x48>
 800aea8:	2c00      	cmp	r4, #0
 800aeaa:	bfbe      	ittt	lt
 800aeac:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800aeb0:	fa43 f606 	asrlt.w	r6, r3, r6
 800aeb4:	19a4      	addlt	r4, r4, r6
 800aeb6:	ea24 0407 	bic.w	r4, r4, r7
 800aeba:	2500      	movs	r5, #0
 800aebc:	e7e0      	b.n	800ae80 <floor+0x48>
 800aebe:	2e33      	cmp	r6, #51	; 0x33
 800aec0:	dd0b      	ble.n	800aeda <floor+0xa2>
 800aec2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800aec6:	d104      	bne.n	800aed2 <floor+0x9a>
 800aec8:	ee10 2a10 	vmov	r2, s0
 800aecc:	460b      	mov	r3, r1
 800aece:	f7f5 f99d 	bl	800020c <__adddf3>
 800aed2:	ec41 0b10 	vmov	d0, r0, r1
 800aed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeda:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800aede:	f04f 33ff 	mov.w	r3, #4294967295
 800aee2:	fa23 f707 	lsr.w	r7, r3, r7
 800aee6:	4207      	tst	r7, r0
 800aee8:	d0f3      	beq.n	800aed2 <floor+0x9a>
 800aeea:	a311      	add	r3, pc, #68	; (adr r3, 800af30 <floor+0xf8>)
 800aeec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef0:	f7f5 f98c 	bl	800020c <__adddf3>
 800aef4:	2200      	movs	r2, #0
 800aef6:	2300      	movs	r3, #0
 800aef8:	f7f5 fdce 	bl	8000a98 <__aeabi_dcmpgt>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	d0bf      	beq.n	800ae80 <floor+0x48>
 800af00:	2c00      	cmp	r4, #0
 800af02:	da02      	bge.n	800af0a <floor+0xd2>
 800af04:	2e14      	cmp	r6, #20
 800af06:	d103      	bne.n	800af10 <floor+0xd8>
 800af08:	3401      	adds	r4, #1
 800af0a:	ea25 0507 	bic.w	r5, r5, r7
 800af0e:	e7b7      	b.n	800ae80 <floor+0x48>
 800af10:	2301      	movs	r3, #1
 800af12:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800af16:	fa03 f606 	lsl.w	r6, r3, r6
 800af1a:	4435      	add	r5, r6
 800af1c:	4545      	cmp	r5, r8
 800af1e:	bf38      	it	cc
 800af20:	18e4      	addcc	r4, r4, r3
 800af22:	e7f2      	b.n	800af0a <floor+0xd2>
 800af24:	2500      	movs	r5, #0
 800af26:	462c      	mov	r4, r5
 800af28:	e7aa      	b.n	800ae80 <floor+0x48>
 800af2a:	bf00      	nop
 800af2c:	f3af 8000 	nop.w
 800af30:	8800759c 	.word	0x8800759c
 800af34:	7e37e43c 	.word	0x7e37e43c
 800af38:	bff00000 	.word	0xbff00000
 800af3c:	000fffff 	.word	0x000fffff

0800af40 <matherr>:
 800af40:	2000      	movs	r0, #0
 800af42:	4770      	bx	lr
 800af44:	0000      	movs	r0, r0
	...

0800af48 <nan>:
 800af48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800af50 <nan+0x8>
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	00000000 	.word	0x00000000
 800af54:	7ff80000 	.word	0x7ff80000

0800af58 <scalbn>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	ec55 4b10 	vmov	r4, r5, d0
 800af5e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800af62:	4606      	mov	r6, r0
 800af64:	462b      	mov	r3, r5
 800af66:	b9aa      	cbnz	r2, 800af94 <scalbn+0x3c>
 800af68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800af6c:	4323      	orrs	r3, r4
 800af6e:	d03b      	beq.n	800afe8 <scalbn+0x90>
 800af70:	4b31      	ldr	r3, [pc, #196]	; (800b038 <scalbn+0xe0>)
 800af72:	4629      	mov	r1, r5
 800af74:	2200      	movs	r2, #0
 800af76:	ee10 0a10 	vmov	r0, s0
 800af7a:	f7f5 fafd 	bl	8000578 <__aeabi_dmul>
 800af7e:	4b2f      	ldr	r3, [pc, #188]	; (800b03c <scalbn+0xe4>)
 800af80:	429e      	cmp	r6, r3
 800af82:	4604      	mov	r4, r0
 800af84:	460d      	mov	r5, r1
 800af86:	da12      	bge.n	800afae <scalbn+0x56>
 800af88:	a327      	add	r3, pc, #156	; (adr r3, 800b028 <scalbn+0xd0>)
 800af8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8e:	f7f5 faf3 	bl	8000578 <__aeabi_dmul>
 800af92:	e009      	b.n	800afa8 <scalbn+0x50>
 800af94:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800af98:	428a      	cmp	r2, r1
 800af9a:	d10c      	bne.n	800afb6 <scalbn+0x5e>
 800af9c:	ee10 2a10 	vmov	r2, s0
 800afa0:	4620      	mov	r0, r4
 800afa2:	4629      	mov	r1, r5
 800afa4:	f7f5 f932 	bl	800020c <__adddf3>
 800afa8:	4604      	mov	r4, r0
 800afaa:	460d      	mov	r5, r1
 800afac:	e01c      	b.n	800afe8 <scalbn+0x90>
 800afae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800afb2:	460b      	mov	r3, r1
 800afb4:	3a36      	subs	r2, #54	; 0x36
 800afb6:	4432      	add	r2, r6
 800afb8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800afbc:	428a      	cmp	r2, r1
 800afbe:	dd0b      	ble.n	800afd8 <scalbn+0x80>
 800afc0:	ec45 4b11 	vmov	d1, r4, r5
 800afc4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800b030 <scalbn+0xd8>
 800afc8:	f000 f83c 	bl	800b044 <copysign>
 800afcc:	a318      	add	r3, pc, #96	; (adr r3, 800b030 <scalbn+0xd8>)
 800afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd2:	ec51 0b10 	vmov	r0, r1, d0
 800afd6:	e7da      	b.n	800af8e <scalbn+0x36>
 800afd8:	2a00      	cmp	r2, #0
 800afda:	dd08      	ble.n	800afee <scalbn+0x96>
 800afdc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800afe0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800afe4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800afe8:	ec45 4b10 	vmov	d0, r4, r5
 800afec:	bd70      	pop	{r4, r5, r6, pc}
 800afee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800aff2:	da0d      	bge.n	800b010 <scalbn+0xb8>
 800aff4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800aff8:	429e      	cmp	r6, r3
 800affa:	ec45 4b11 	vmov	d1, r4, r5
 800affe:	dce1      	bgt.n	800afc4 <scalbn+0x6c>
 800b000:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800b028 <scalbn+0xd0>
 800b004:	f000 f81e 	bl	800b044 <copysign>
 800b008:	a307      	add	r3, pc, #28	; (adr r3, 800b028 <scalbn+0xd0>)
 800b00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00e:	e7e0      	b.n	800afd2 <scalbn+0x7a>
 800b010:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b014:	3236      	adds	r2, #54	; 0x36
 800b016:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b01a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b01e:	4620      	mov	r0, r4
 800b020:	4629      	mov	r1, r5
 800b022:	2200      	movs	r2, #0
 800b024:	4b06      	ldr	r3, [pc, #24]	; (800b040 <scalbn+0xe8>)
 800b026:	e7b2      	b.n	800af8e <scalbn+0x36>
 800b028:	c2f8f359 	.word	0xc2f8f359
 800b02c:	01a56e1f 	.word	0x01a56e1f
 800b030:	8800759c 	.word	0x8800759c
 800b034:	7e37e43c 	.word	0x7e37e43c
 800b038:	43500000 	.word	0x43500000
 800b03c:	ffff3cb0 	.word	0xffff3cb0
 800b040:	3c900000 	.word	0x3c900000

0800b044 <copysign>:
 800b044:	ec51 0b10 	vmov	r0, r1, d0
 800b048:	ee11 0a90 	vmov	r0, s3
 800b04c:	ee10 2a10 	vmov	r2, s0
 800b050:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b054:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800b058:	ea41 0300 	orr.w	r3, r1, r0
 800b05c:	ec43 2b10 	vmov	d0, r2, r3
 800b060:	4770      	bx	lr
	...

0800b064 <_init>:
 800b064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b066:	bf00      	nop
 800b068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b06a:	bc08      	pop	{r3}
 800b06c:	469e      	mov	lr, r3
 800b06e:	4770      	bx	lr

0800b070 <_fini>:
 800b070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b072:	bf00      	nop
 800b074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b076:	bc08      	pop	{r3}
 800b078:	469e      	mov	lr, r3
 800b07a:	4770      	bx	lr
