Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 30 21:18:32 2024
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_Pipe_control_sets_placed.rpt
| Design       : CSSTE_Pipe
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    85 |
|    Minimum number of control sets                        |    85 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    85 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |             389 |          116 |
| No           | Yes                   | No                     |              31 |           12 |
| Yes          | No                    | No                     |              56 |           33 |
| Yes          | No                    | Yes                    |             190 |           71 |
| Yes          | Yes                   | No                     |              42 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                 Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[9]    |                                               |                                                |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                               |                                                |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                               |                                                |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                               | U9/rst                                         |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[1]    |                                               | U9/rst                                         |                2 |              2 |         1.00 |
| ~U8/Clk_CPU_BUFG      |                                               |                                                |                2 |              3 |         1.50 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_2   |                                                |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_2   |                                                |                2 |              8 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_10 |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_1   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_5   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_2   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_1   |                                                |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]    |                                               | U11/inst/vga_controller/h_count[9]_i_1_n_0     |                4 |             10 |         2.50 |
|  U8/clkdiv_BUFG[1]    | U11/inst/vga_controller/v_count               | U9/rst                                         |                5 |             10 |         2.00 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_8  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_4   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_5   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_6   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_3   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_0  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_11 |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_12 |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_2  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_1  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_3   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_1   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_6   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_13  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_5  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_4  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_0  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_2  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_4   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_3  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_7  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_7  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_9  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_4   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_6   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_5   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_2   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_5  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_4   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_7   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_3   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_6  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_5   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_8   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_1  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_0   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_4  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_9   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_11 |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_8  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_3   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_0   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_9   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_7   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_12  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_9  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_6  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[10]_3  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_6   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[6]_7   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_8   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[11]_10 |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[7]_1   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_0   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_10  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[8]_11  |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/inst/vga_debugger/display_addr_reg[9]_0   |                                                |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG |                                               |                                                |                4 |             16 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/u1/sw[15]_i_1_n_0                          |                                                |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG |                                               | U11/inst/vga_debugger/display_addr[11]_i_1_n_0 |                6 |             19 |         3.17 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                            | U9/rst                                         |               18 |             30 |         1.67 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                             | U9/rst                                         |                9 |             31 |         3.44 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                             | U9/rst                                         |               12 |             31 |         2.58 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                              | U9/rst                                         |               11 |             32 |         2.91 |
|  clk_100mhz_IBUF_BUFG |                                               | U9/rst                                         |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/u1/sw_counter[0]_i_1_n_0                   | U9/u1/sw_counter0_carry__0_n_2                 |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0                      | U9/rst                                         |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0                      | U9/rst                                         |               11 |             33 |         3.00 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                            |                                                |               28 |             40 |         1.43 |
|  U8/Clk_CPU_BUFG      |                                               | U9/rst                                         |              107 |            356 |         3.33 |
+-----------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


