// Seed: 1433650055
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply1 id_11
);
  assign id_1 = id_2;
  initial
  `define pp_13 0
endmodule
module module_1 (
    input wor id_0
    , id_9,
    output wor id_1,
    input supply0 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_10,
    input tri0 id_6,
    input supply1 id_7
);
  assign id_1 = 1;
  wire id_11;
  module_0(
      id_0, id_5, id_6, id_6, id_6, id_2, id_7, id_7, id_2, id_7, id_2, id_7
  );
  assign id_1 = 1;
endmodule
