Analysis & Synthesis report for PSTR4R70
Mon Apr 06 21:09:14 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|fsm_load2_state
 11. State Machine - |top|fsm_load1_state
 12. State Machine - |top|fsm_state
 13. State Machine - |top|adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state
 14. State Machine - |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 15. State Machine - |top|adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state
 16. State Machine - |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 17. State Machine - |top|adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state
 18. State Machine - |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 19. State Machine - |top|adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state
 20. State Machine - |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 21. State Machine - |top|adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state
 22. State Machine - |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 23. State Machine - |top|adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state
 24. State Machine - |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state
 25. State Machine - |top|master_spi:master_spi_inst|fsm_write_state
 26. State Machine - |top|master_spi:master_spi_inst|fsm_read_state
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for sld_signaltap:auto_signaltap_0
 33. Parameter Settings for User Entity Instance: mypll1:mypll1_inst|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: pwr_rst:pwr_rst_inst
 35. Parameter Settings for User Entity Instance: master_spi:master_spi_inst
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. altpll Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "adf4159:adf4159_module_instanced[5].adf4159_inst"
 39. Port Connectivity Checks: "adf4159:adf4159_module_instanced[4].adf4159_inst"
 40. Port Connectivity Checks: "adf4159:adf4159_module_instanced[3].adf4159_inst"
 41. Port Connectivity Checks: "adf4159:adf4159_module_instanced[2].adf4159_inst"
 42. Port Connectivity Checks: "adf4159:adf4159_module_instanced[1].adf4159_inst"
 43. Port Connectivity Checks: "adf4159:adf4159_module_instanced[0].adf4159_inst"
 44. Port Connectivity Checks: "mypll1:mypll1_inst"
 45. Signal Tap Logic Analyzer Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_signaltap_0"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 06 21:09:14 2020           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; PSTR4R70                                        ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,033                                           ;
;     Total combinational functions  ; 4,510                                           ;
;     Dedicated logic registers      ; 4,789                                           ;
; Total registers                    ; 4789                                            ;
; Total pins                         ; 53                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 466,944                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15E22I7       ;                    ;
; Top-level entity name                                            ; top                ; PSTR4R70           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+
; pwr_rst.v                                                          ; yes             ; User Verilog HDL File                        ; F:/PSTR4R70(A)/pwr_rst.v                                                            ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File                        ; F:/PSTR4R70(A)/top.v                                                                ;             ;
; master_spi.v                                                       ; yes             ; User Verilog HDL File                        ; F:/PSTR4R70(A)/master_spi.v                                                         ;             ;
; adf4159.v                                                          ; yes             ; User Verilog HDL File                        ; F:/PSTR4R70(A)/adf4159.v                                                            ;             ;
; adf4159_spi.v                                                      ; yes             ; User Verilog HDL File                        ; F:/PSTR4R70(A)/adf4159_spi.v                                                        ;             ;
; mypll1.v                                                           ; yes             ; User Wizard-Generated File                   ; F:/PSTR4R70(A)/mypll1.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/mypll1_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/mypll1_altpll.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_ae24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/altsyncram_ae24.tdf                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/mux_tsc.tdf                                                       ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/decode_dvf.tdf                                                    ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cntr_1ii.tdf                                                      ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cmpr_tgc.tdf                                                      ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cntr_m9j.tdf                                                      ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cntr_ggi.tdf                                                      ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cmpr_rgc.tdf                                                      ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cntr_23j.tdf                                                      ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/cmpr_ngc.tdf                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldf2162ca5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_2804.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/altsyncram_2804.tdf                                               ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/decode_msa.tdf                                                    ;             ;
; db/mux_4qb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/PSTR4R70(A)/db/mux_4qb.tdf                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,033                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 4510                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 3270                                                                                     ;
;     -- 3 input functions                    ; 698                                                                                      ;
;     -- <=2 input functions                  ; 542                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 4267                                                                                     ;
;     -- arithmetic mode                      ; 243                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 4789                                                                                     ;
;     -- Dedicated logic registers            ; 4789                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 53                                                                                       ;
; Total memory bits                           ; 466944                                                                                   ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; mypll1:mypll1_inst|altpll:altpll_component|mypll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4482                                                                                     ;
; Total fan-out                               ; 42246                                                                                    ;
; Average fan-out                             ; 4.28                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 4510 (291)          ; 4789 (373)                ; 466944      ; 0            ; 0       ; 0         ; 53   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |adf4159:adf4159_module_instanced[0].adf4159_inst|                                                                                   ; 488 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |adf4159:adf4159_module_instanced[1].adf4159_inst|                                                                                   ; 486 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 78 (78)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |adf4159:adf4159_module_instanced[2].adf4159_inst|                                                                                   ; 488 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |adf4159:adf4159_module_instanced[3].adf4159_inst|                                                                                   ; 488 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |adf4159:adf4159_module_instanced[4].adf4159_inst|                                                                                   ; 488 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |adf4159:adf4159_module_instanced[5].adf4159_inst|                                                                                   ; 488 (408)           ; 409 (355)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst                                                                                                                                                                                                                                                                                           ; adf4159                           ; work         ;
;       |adf4159_spi:adf4159_inst|                                                                                                        ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst                                                                                                                                                                                                                                                                  ; adf4159_spi                       ; work         ;
;    |master_spi:master_spi_inst|                                                                                                         ; 142 (142)           ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|master_spi:master_spi_inst                                                                                                                                                                                                                                                                                                                 ; master_spi                        ; work         ;
;    |mypll1:mypll1_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll1:mypll1_inst                                                                                                                                                                                                                                                                                                                         ; mypll1                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll1:mypll1_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |mypll1_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mypll1:mypll1_inst|altpll:altpll_component|mypll1_altpll:auto_generated                                                                                                                                                                                                                                                                    ; mypll1_altpll                     ; work         ;
;    |pwr_rst:pwr_rst_inst|                                                                                                               ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pwr_rst:pwr_rst_inst                                                                                                                                                                                                                                                                                                                       ; pwr_rst                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (89)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 977 (2)             ; 1740 (228)                ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 975 (0)             ; 1512 (0)                  ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 975 (88)            ; 1512 (540)                ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 4 (0)               ; 2 (0)                     ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ae24:auto_generated|                                                                                         ; 4 (0)               ; 2 (0)                     ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ae24:auto_generated                                                                                                                                                 ; altsyncram_ae24                   ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                             ; 4 (0)               ; 2 (0)                     ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ae24:auto_generated|altsyncram:ram_block1a0                                                                                                                         ; altsyncram                        ; work         ;
;                      |altsyncram_2804:auto_generated|                                                                                   ; 4 (0)               ; 2 (2)                     ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ae24:auto_generated|altsyncram:ram_block1a0|altsyncram_2804:auto_generated                                                                                          ; altsyncram_2804                   ; work         ;
;                         |decode_msa:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ae24:auto_generated|altsyncram:ram_block1a0|altsyncram_2804:auto_generated|decode_msa:decode2                                                                       ; decode_msa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 269 (1)             ; 586 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 228 (0)             ; 570 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 342 (342)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 228 (0)             ; 228 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 40 (40)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 433 (10)            ; 189 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 342 (342)           ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ae24:auto_generated|altsyncram:ram_block1a0|altsyncram_2804:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 114          ; 4096         ; 114          ; 466944 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |top|mypll1:mypll1_inst                                                                                                                                                                                                                                                  ; mypll1.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fsm_load2_state                                                                                       ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; fsm_load2_state.000011 ; fsm_load2_state.000010 ; fsm_load2_state.000001 ; fsm_load2_state.000000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; fsm_load2_state.000000 ; 0                      ; 0                      ; 0                      ; 0                      ;
; fsm_load2_state.000001 ; 0                      ; 0                      ; 1                      ; 1                      ;
; fsm_load2_state.000010 ; 0                      ; 1                      ; 0                      ; 1                      ;
; fsm_load2_state.000011 ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fsm_load1_state                                                                                       ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; fsm_load1_state.000011 ; fsm_load1_state.000010 ; fsm_load1_state.000001 ; fsm_load1_state.000000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; fsm_load1_state.000000 ; 0                      ; 0                      ; 0                      ; 0                      ;
; fsm_load1_state.000001 ; 0                      ; 0                      ; 1                      ; 1                      ;
; fsm_load1_state.000010 ; 0                      ; 1                      ; 0                      ; 1                      ;
; fsm_load1_state.000011 ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|fsm_state                                                               ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state                                                                                                                                                                      ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.001011 ; fsm_state.001010 ; fsm_state.001001 ; fsm_state.001000 ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000101 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000110 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.000111 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001001 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001010 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fsm_state.001011 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fsm_state.000111 ; fsm_state.000110 ; fsm_state.000101 ; fsm_state.000100 ; fsm_state.000011 ; fsm_state.000010 ; fsm_state.000001 ; fsm_state.000000 ; fsm_state.001000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fsm_state.000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fsm_state.000001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
; fsm_state.000010 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ; 0                ;
; fsm_state.000011 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000100 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000101 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000110 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.000111 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ;
; fsm_state.001000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master_spi:master_spi_inst|fsm_write_state                                                            ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; fsm_write_state.000011 ; fsm_write_state.000010 ; fsm_write_state.000001 ; fsm_write_state.000000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; fsm_write_state.000000 ; 0                      ; 0                      ; 0                      ; 0                      ;
; fsm_write_state.000001 ; 0                      ; 0                      ; 1                      ; 1                      ;
; fsm_write_state.000010 ; 0                      ; 1                      ; 0                      ; 1                      ;
; fsm_write_state.000011 ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|master_spi:master_spi_inst|fsm_read_state                                                                                                        ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; fsm_read_state.000101 ; fsm_read_state.000100 ; fsm_read_state.000011 ; fsm_read_state.000010 ; fsm_read_state.000001 ; fsm_read_state.000000 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; fsm_read_state.000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; fsm_read_state.000001 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; fsm_read_state.000010 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; fsm_read_state.000011 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; fsm_read_state.000100 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; fsm_read_state.000101 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                               ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; adf4159_tx_load_temp_reg[5]                                                            ; Stuck at GND due to stuck port data_in                                           ;
; adf4159_rx_load_temp_reg[4]                                                            ; Stuck at GND due to stuck port data_in                                           ;
; freq_level_1_sum[5..7]                                                                 ; Stuck at GND due to stuck port data_in                                           ;
; freq_level_2_sum[5..7]                                                                 ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[31]                   ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[30] ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[351]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[94,95]                   ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[66]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[34,62,63]                ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[33]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[29]                   ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[28] ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[93]                      ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[92]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[61]                      ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[29]                      ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[191]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[190]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[159]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[158]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[98,127]                  ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[126]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[189]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[188]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[157]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[156]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[125]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[124]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[223]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[222]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[221]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[220]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[255]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[254]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[253]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[252]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[287]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[286]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[285]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[284]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[319]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[318]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[317]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[316]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[349]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[348]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[1,2,27,30,31]            ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[0]     ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[0]                       ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[33]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[66]                      ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[126]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[158]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[190]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[222]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[254]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[286]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[318]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[350]                     ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[65,130]                  ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[32]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[162]                     ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[97]    ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[30]                   ; Stuck at GND due to stuck port data_in                                           ;
; adf4159_rx_load_reg[4]                                                                 ; Stuck at GND due to stuck port data_in                                           ;
; adf4159_tx_load_reg[5]                                                                 ; Stuck at GND due to stuck port data_in                                           ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[28]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[32]                      ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[28]    ;
; fsm_load2_state~6                                                                      ; Lost fanout                                                                      ;
; fsm_load2_state~7                                                                      ; Lost fanout                                                                      ;
; fsm_load2_state~8                                                                      ; Lost fanout                                                                      ;
; fsm_load2_state~9                                                                      ; Lost fanout                                                                      ;
; fsm_load2_state~10                                                                     ; Lost fanout                                                                      ;
; fsm_load2_state~11                                                                     ; Lost fanout                                                                      ;
; fsm_load1_state~6                                                                      ; Lost fanout                                                                      ;
; fsm_load1_state~7                                                                      ; Lost fanout                                                                      ;
; fsm_load1_state~8                                                                      ; Lost fanout                                                                      ;
; fsm_load1_state~9                                                                      ; Lost fanout                                                                      ;
; fsm_load1_state~10                                                                     ; Lost fanout                                                                      ;
; fsm_load1_state~11                                                                     ; Lost fanout                                                                      ;
; fsm_state~6                                                                            ; Lost fanout                                                                      ;
; fsm_state~7                                                                            ; Lost fanout                                                                      ;
; fsm_state~8                                                                            ; Lost fanout                                                                      ;
; fsm_state~9                                                                            ; Lost fanout                                                                      ;
; fsm_state~10                                                                           ; Lost fanout                                                                      ;
; fsm_state~11                                                                           ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~14                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~15                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~16                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~17                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~18                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state~19                          ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~11 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~12 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~13 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~15 ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state~16 ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~7                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~8                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~9                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~10                                          ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~11                                          ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_write_state~12                                          ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~8                                            ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~9                                            ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~10                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~11                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~12                                           ; Lost fanout                                                                      ;
; master_spi:master_spi_inst|fsm_read_state~13                                           ; Lost fanout                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[60]    ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[64]                      ; Merged with adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[60]    ;
; Total Number of Removed Registers = 400                                                ;                                                                                  ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[350]   ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[66] ; Stuck at GND              ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[126],  ;
;                                                                   ; due to stuck port data_in ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[158],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[190],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[222],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[254],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[286],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[318],  ;
;                                                                   ;                           ; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[350]   ;
; adf4159_tx_load_temp_reg[5]                                       ; Stuck at GND              ; adf4159_tx_load_reg[5]                                               ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159_rx_load_temp_reg[4]                                       ; Stuck at GND              ; adf4159_rx_load_reg[4]                                               ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
; adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[0]  ; Stuck at GND              ; adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[30] ;
;                                                                   ; due to stuck port data_in ;                                                                      ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4789  ;
; Number of registers using Synchronous Clear  ; 1922  ;
; Number of registers using Synchronous Load   ; 132   ;
; Number of registers using Asynchronous Clear ; 630   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1804  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; freq_trig1_dege[0]                                                                                                                                                                                                                                                                                                              ; 5       ;
; freq_trig1_dege[1]                                                                                                                                                                                                                                                                                                              ; 4       ;
; freq_trig2_dege[0]                                                                                                                                                                                                                                                                                                              ; 5       ;
; freq_trig2_dege[1]                                                                                                                                                                                                                                                                                                              ; 4       ;
; master_spi:master_spi_inst|spi_cs_level                                                                                                                                                                                                                                                                                         ; 12      ;
; master_spi:master_spi_inst|spi_clk_level                                                                                                                                                                                                                                                                                        ; 10      ;
; freq_level_sample_1                                                                                                                                                                                                                                                                                                             ; 1       ;
; freq_level_sample_2                                                                                                                                                                                                                                                                                                             ; 1       ;
; master_spi:master_spi_inst|spi_cs_sample_sum[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; master_spi:master_spi_inst|spi_cs_sample_sum[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; master_spi:master_spi_inst|spi_cs_sample_sum[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; master_spi:master_spi_inst|spi_cs_sample_sum[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; freq_trig1_dege_samples[6]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig1_dege_samples[3]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig1_dege_samples[5]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig1_dege_samples[4]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig1_dege_samples[0]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig1_dege_samples[2]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig1_dege_samples[1]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig1_dege_samples[8]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig1_dege_samples[7]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig1_dege_samples[10]                                                                                                                                                                                                                                                                                                     ; 4       ;
; freq_trig1_dege_samples[9]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig1_dege_samples[12]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[11]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[14]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[13]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[16]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[15]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[18]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[17]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig1_dege_samples[19]                                                                                                                                                                                                                                                                                                     ; 1       ;
; freq_trig2_dege_samples[6]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig2_dege_samples[3]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig2_dege_samples[5]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig2_dege_samples[4]                                                                                                                                                                                                                                                                                                      ; 3       ;
; freq_trig2_dege_samples[1]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig2_dege_samples[2]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig2_dege_samples[0]                                                                                                                                                                                                                                                                                                      ; 5       ;
; freq_trig2_dege_samples[8]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig2_dege_samples[7]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig2_dege_samples[10]                                                                                                                                                                                                                                                                                                     ; 4       ;
; freq_trig2_dege_samples[9]                                                                                                                                                                                                                                                                                                      ; 4       ;
; freq_trig2_dege_samples[12]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[11]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[14]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[13]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[16]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[15]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[18]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[17]                                                                                                                                                                                                                                                                                                     ; 3       ;
; freq_trig2_dege_samples[19]                                                                                                                                                                                                                                                                                                     ; 1       ;
; adf4159_r_counter_reg[0]                                                                                                                                                                                                                                                                                                        ; 1       ;
; adf4159_r_counter_reg[5]                                                                                                                                                                                                                                                                                                        ; 1       ;
; adf4159_r_counter_reg[10]                                                                                                                                                                                                                                                                                                       ; 1       ;
; adf4159_r_counter_reg[15]                                                                                                                                                                                                                                                                                                       ; 1       ;
; adf4159_r_counter_reg[20]                                                                                                                                                                                                                                                                                                       ; 1       ;
; adf4159_r_counter_reg[25]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 73                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|reg_count[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|reg_count[5]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|reg_count[0]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|reg_count[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|reg_count[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|reg_count[1]                               ;
; 3:1                ; 238 bits  ; 476 LEs       ; 238 LEs              ; 238 LEs                ; Yes        ; |top|adf4159_int_reg[55]                                                                         ;
; 3:1                ; 51 bits   ; 102 LEs       ; 51 LEs               ; 51 LEs                 ; Yes        ; |top|master_spi:master_spi_inst|data[16]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|master_spi:master_spi_inst|sample_count[3]                                                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[120]                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[226]                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[97]                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[258]                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[136]                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[321]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|adf4159_no[3]                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[31]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[11]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[31]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[27]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[31]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[31]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[10]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[30]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[24]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[30]  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|reg_var_temp[1]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|master_spi:master_spi_inst|pll_lock_state[2]                                                ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[54]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[20]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|reg_var_temp[52]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[84]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[8]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|reg_var_temp[50]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[81]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[20]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|reg_var_temp[47]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[84]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[20]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|reg_var_temp[51]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[82]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[21]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|reg_var_temp[47]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[53]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[10]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|reg_var_temp[79]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[1] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[0] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[4] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[0] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[2] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|load_bit_count[2] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|adf4159_rx_load_reg[3]                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|adf4159_tx_load_reg[3]                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|master_spi:master_spi_inst|miso_bit_count[2]                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|master_spi:master_spi_inst|data_num[6]                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[2]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[0]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[1]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[0]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[0]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|delay_count[1]    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[27]                        ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|spi_reg_var_reg[16]                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[0]                         ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|spi_reg_var_reg[13]                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[0]                         ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|spi_reg_var_reg[15]                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[0]                         ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|spi_reg_var_reg[3]                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[27]                        ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|spi_reg_var_reg[15]                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[27]                        ;
; 10:1               ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|spi_reg_var_reg[21]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|master_spi:master_spi_inst|spi_clk_level                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|master_spi:master_spi_inst|spi_cs_sample_sum[0]                                             ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; No         ; |top|Mux3                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|fsm_load2_state                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|fsm_load1_state                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst|fsm_state         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|master_spi:master_spi_inst|fsm_write_state                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|master_spi:master_spi_inst|fsm_write_state                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[5].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[4].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[3].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[2].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[1].adf4159_inst|fsm_state                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|adf4159:adf4159_module_instanced[0].adf4159_inst|fsm_state                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll1:mypll1_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll1 ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 30141                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 100000                   ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 33177                    ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; mypll1_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwr_rst:pwr_rst_inst ;
+----------------------+---------+----------------------------------+
; Parameter Name       ; Value   ; Type                             ;
+----------------------+---------+----------------------------------+
; MAIN_CLOCK_PERIOD    ; 30      ; Signed Integer                   ;
; PWR_RST_DELAY        ; 1000000 ; Signed Integer                   ;
; PWR_RST_ACTIVE_LEVEL ; 0       ; Signed Integer                   ;
+----------------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_spi:master_spi_inst ;
+-------------------------+-------+---------------------------------------+
; Parameter Name          ; Value ; Type                                  ;
+-------------------------+-------+---------------------------------------+
; MASTER_CMD_BIT_NUM      ; 51    ; Signed Integer                        ;
; MASTER_REPLY_BIT_NUM    ; 6     ; Signed Integer                        ;
; MASTER_CMD_SAMPLE_LEVEL ; 1     ; Signed Integer                        ;
+-------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 114                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 114                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 368                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 114                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; mypll1:mypll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 30141                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[5].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[4].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[3].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[2].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[1].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "adf4159:adf4159_module_instanced[0].adf4159_inst" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; prescaler ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mypll1:mypll1_inst"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 114                 ; 114              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 145                         ;
; cycloneiii_ff         ; 2958                        ;
;     ENA               ; 839                         ;
;     ENA SCLR          ; 240                         ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 1633                        ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 12                          ;
;     plain             ; 185                         ;
; cycloneiii_lcell_comb ; 3409                        ;
;     arith             ; 146                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 32                          ;
;     normal            ; 3263                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 510                         ;
;         4 data inputs ; 2492                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 1.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                        ; Details                                                                                                                                                        ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adf4159_load[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[0]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[0]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[1]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[1]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[2]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[2]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[3]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_load[3]                                                                          ; N/A                                                                                                                                                            ;
; adf4159_load[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[4]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_load[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[4]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_load[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[5]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_load[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[5]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[0]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[0]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[1]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[1]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[2]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[2]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[3]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[3]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[5]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_rx_load_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_rx_load_reg[5]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[0]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[0]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[1]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[1]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[2]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[2]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[3]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[3]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[4]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adf4159_tx_load_reg[4]                                                                   ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; adf4159_tx_load_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                            ;
; freq_trig1_dege[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig1_dege[0]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig1_dege[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig1_dege[0]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig1_dege[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig1_dege[1]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig1_dege[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig1_dege[1]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig2_dege[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig2_dege[0]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig2_dege[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig2_dege[0]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig2_dege[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig2_dege[1]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; freq_trig2_dege[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; freq_trig2_dege[1]~_wirecell                                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[0]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[0]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[10]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[10]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[11]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[11]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[12]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[12]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[13]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[13]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[14]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[14]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[15]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[15]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[16]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[16]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[17]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[17]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[18]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[18]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[19]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[19]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[1]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[1]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[20]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[20]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[21]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[21]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[22]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[22]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[23]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[23]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[24]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[24]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[25]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[25]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[26]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[26]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[27]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[27]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[28]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[28]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[29]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[29]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[2]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[2]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[30]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[30]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[31]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[31]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[32]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[32]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[32]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[32]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[33]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[33]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[33]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[33]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[34]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[34]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[34]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[34]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[35]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[35]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[35]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[35]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[36]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[36]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[36]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[36]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[37]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[37]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[37]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[37]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[38]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[38]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[38]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[38]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[39]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[39]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[39]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[39]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[3]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[3]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[40]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[40]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[40]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[40]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[41]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[41]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[41]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[41]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[42]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[42]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[42]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[42]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[43]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[43]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[43]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[43]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[44]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[44]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[44]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[44]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[45]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[45]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[45]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[45]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[46]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[46]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[46]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[46]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[47]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[47]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[47]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[47]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[48]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[48]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[48]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[48]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[49]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[49]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[49]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[49]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[4]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[4]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[50]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[50]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[50]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[50]                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[5]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[5]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[6]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[6]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[7]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[7]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[8]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[8]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[9]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data[9]                                                       ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[0]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[0]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[1]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[1]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[2]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[2]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[3]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[3]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[4]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[4]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[5]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[5]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[6]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|data_num[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|data_num[6]                                                   ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|dready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|dready                                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|dready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|dready                                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000000  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000000~_wirecell                               ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000000  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000000~_wirecell                               ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000001  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000001                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000001  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000001                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000010  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000010                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000010  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000010                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000011  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000011                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000011  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000011                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000100  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000100                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000100  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000100                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000101  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000101                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000101  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_read_state.000101                                         ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_read_state.000110  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; master_spi:master_spi_inst|fsm_read_state.000110  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; master_spi:master_spi_inst|fsm_write_state.000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000000~_wirecell                              ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000000 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000000~_wirecell                              ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000001                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000001 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000001                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000010                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000010 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000010                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000011                                        ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|fsm_write_state.000011 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|fsm_write_state.000011                                        ; N/A                                                                                                                                                            ;
; mypll1:mypll1_inst|c0                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mypll1:mypll1_inst|altpll:altpll_component|mypll1_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A                                                                                                                                                            ;
; freq_trig1                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; freq_trig1                                                                               ; N/A                                                                                                                                                            ;
; freq_trig1                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; freq_trig1                                                                               ; N/A                                                                                                                                                            ;
; freq_trig2                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; freq_trig2                                                                               ; N/A                                                                                                                                                            ;
; freq_trig2                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; freq_trig2                                                                               ; N/A                                                                                                                                                            ;
; load_trig                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; load_trig                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; master_ack_reg                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_ack_reg                                                                           ; N/A                                                                                                                                                            ;
; master_ack_reg                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_ack_reg                                                                           ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[0]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[0]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[1]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[1]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[2]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[2]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[3]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[3]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[4]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[4]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[4]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[4]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[5]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[5]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[5]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[5]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[6]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[6]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|miso_bit_count[6]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|miso_bit_count[6]                                             ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|slave_write_trig       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|slave_write_trig                                              ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|slave_write_trig       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|slave_write_trig                                              ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|spi_miso               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|spi_miso                                                      ; N/A                                                                                                                                                            ;
; master_spi:master_spi_inst|spi_miso               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; master_spi:master_spi_inst|spi_miso                                                      ; N/A                                                                                                                                                            ;
; pll_lock_i[0]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[0]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[0]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[0]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[1]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[1]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[1]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[1]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[2]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[2]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[2]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[2]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[3]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[3]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[3]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[3]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[4]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[4]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[4]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[4]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[5]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[5]                                                                            ; N/A                                                                                                                                                            ;
; pll_lock_i[5]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_lock_i[5]                                                                            ; N/A                                                                                                                                                            ;
; spi_clk                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_clk                                                                                  ; N/A                                                                                                                                                            ;
; spi_clk                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_clk                                                                                  ; N/A                                                                                                                                                            ;
; spi_cs                                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_cs                                                                                   ; N/A                                                                                                                                                            ;
; spi_cs                                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_cs                                                                                   ; N/A                                                                                                                                                            ;
; spi_mosi                                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_mosi                                                                                 ; N/A                                                                                                                                                            ;
; spi_mosi                                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; spi_mosi                                                                                 ; N/A                                                                                                                                                            ;
+---------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Apr 06 21:08:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PSTR4R70 -c PSTR4R70
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pwr_rst.v
    Info (12023): Found entity 1: pwr_rst File: F:/PSTR4R70(A)/pwr_rst.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: F:/PSTR4R70(A)/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_spi.v
    Info (12023): Found entity 1: master_spi File: F:/PSTR4R70(A)/master_spi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adf4159.v
    Info (12023): Found entity 1: adf4159 File: F:/PSTR4R70(A)/adf4159.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adf4159_spi.v
    Info (12023): Found entity 1: adf4159_spi File: F:/PSTR4R70(A)/adf4159_spi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.v
    Info (12023): Found entity 1: top_tb File: F:/PSTR4R70(A)/top_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll File: F:/PSTR4R70(A)/mypll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mypll1.v
    Info (12023): Found entity 1: mypll1 File: F:/PSTR4R70(A)/mypll1.v Line: 39
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "mypll1" for hierarchy "mypll1:mypll1_inst" File: F:/PSTR4R70(A)/top.v Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "mypll1:mypll1_inst|altpll:altpll_component" File: F:/PSTR4R70(A)/mypll1.v Line: 94
Info (12130): Elaborated megafunction instantiation "mypll1:mypll1_inst|altpll:altpll_component" File: F:/PSTR4R70(A)/mypll1.v Line: 94
Info (12133): Instantiated megafunction "mypll1:mypll1_inst|altpll:altpll_component" with the following parameter: File: F:/PSTR4R70(A)/mypll1.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "33177"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100000"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "30141"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll1_altpll.v
    Info (12023): Found entity 1: mypll1_altpll File: F:/PSTR4R70(A)/db/mypll1_altpll.v Line: 29
Info (12128): Elaborating entity "mypll1_altpll" for hierarchy "mypll1:mypll1_inst|altpll:altpll_component|mypll1_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pwr_rst" for hierarchy "pwr_rst:pwr_rst_inst" File: F:/PSTR4R70(A)/top.v Line: 47
Info (12128): Elaborating entity "master_spi" for hierarchy "master_spi:master_spi_inst" File: F:/PSTR4R70(A)/top.v Line: 74
Warning (10230): Verilog HDL assignment warning at master_spi.v(57): truncated value with size 32 to match size of target (4) File: F:/PSTR4R70(A)/master_spi.v Line: 57
Warning (10230): Verilog HDL assignment warning at master_spi.v(64): truncated value with size 32 to match size of target (1) File: F:/PSTR4R70(A)/master_spi.v Line: 64
Warning (10230): Verilog HDL assignment warning at master_spi.v(107): truncated value with size 32 to match size of target (7) File: F:/PSTR4R70(A)/master_spi.v Line: 107
Warning (10230): Verilog HDL assignment warning at master_spi.v(160): truncated value with size 32 to match size of target (7) File: F:/PSTR4R70(A)/master_spi.v Line: 160
Info (12128): Elaborating entity "adf4159" for hierarchy "adf4159:adf4159_module_instanced[0].adf4159_inst" File: F:/PSTR4R70(A)/top.v Line: 114
Info (12128): Elaborating entity "adf4159_spi" for hierarchy "adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst" File: F:/PSTR4R70(A)/adf4159.v Line: 39
Warning (10230): Verilog HDL assignment warning at adf4159_spi.v(51): truncated value with size 32 to match size of target (3) File: F:/PSTR4R70(A)/adf4159_spi.v Line: 51
Warning (10230): Verilog HDL assignment warning at adf4159_spi.v(57): truncated value with size 32 to match size of target (6) File: F:/PSTR4R70(A)/adf4159_spi.v Line: 57
Warning (10230): Verilog HDL assignment warning at adf4159_spi.v(63): truncated value with size 32 to match size of target (3) File: F:/PSTR4R70(A)/adf4159_spi.v Line: 63
Warning (10230): Verilog HDL assignment warning at adf4159_spi.v(74): truncated value with size 32 to match size of target (3) File: F:/PSTR4R70(A)/adf4159_spi.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ae24.tdf
    Info (12023): Found entity 1: altsyncram_ae24 File: F:/PSTR4R70(A)/db/altsyncram_ae24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: F:/PSTR4R70(A)/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/PSTR4R70(A)/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: F:/PSTR4R70(A)/db/cntr_1ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: F:/PSTR4R70(A)/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: F:/PSTR4R70(A)/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: F:/PSTR4R70(A)/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/PSTR4R70(A)/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/PSTR4R70(A)/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/PSTR4R70(A)/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.04.06.21:08:44 Progress: Loading sldf2162ca5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2162ca5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/PSTR4R70(A)/db/ip/sldf2162ca5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fs[0]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[1]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[2]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[3]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[4]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[5]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[6]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
    Warning (13410): Pin "fs[7]" is stuck at GND File: F:/PSTR4R70(A)/top.v Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/PSTR4R70(A)/output_files/PSTR4R70.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 257 of its 261 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6624 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 6109 logic cells
    Info (21064): Implemented 456 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Mon Apr 06 21:09:14 2020
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/PSTR4R70(A)/output_files/PSTR4R70.map.smsg.


