Classic Timing Analyzer report for Ozy_Janus
Thu Sep 27 21:48:49 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'PCLK_12MHZ'
  7. Clock Setup: 'SPI_SCK'
  8. Clock Setup: 'FX2_CLK'
  9. Clock Hold: 'IFCLK'
 10. Clock Hold: 'PCLK_12MHZ'
 11. Clock Hold: 'SPI_SCK'
 12. Clock Hold: 'FX2_CLK'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.210 ns                         ; GPIO[22]                                                                                        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                 ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 18.553 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3] ; DEBUG_LED3                                                                                                                                              ; PCLK_12MHZ ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.467 ns                        ; PCLK_12MHZ                                                                                      ; CLK_MCLK                                                                                                                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.303 ns                        ; DOUT                                                                                            ; q[0]                                                                                                                                                    ; --         ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 6.389 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 124.16 MHz ( period = 8.054 ns ) ; Rx_fifo_enable                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg11 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.906 ns ; 48.00 MHz ( period = 20.833 ns ) ; 168.72 MHz ( period = 5.927 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                 ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.417 ns ; 48.00 MHz ( period = 20.833 ns ) ; 292.74 MHz ( period = 3.416 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 31.801 ns ; 12.50 MHz ( period = 80.000 ns ) ; 60.98 MHz ( period = 16.398 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; FIFO_ADR[1]~reg0                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK      ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; 0.499 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; CCcount[6]                                                                                      ; CCcount[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                                                 ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.255 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                 ;                                                                                                                                                         ;            ;            ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.155 ns                 ; 3.766 ns                ;
; 6.389 ns                                ; 124.16 MHz ( period = 8.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.175 ns                 ; 3.786 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.174 ns                 ; 3.738 ns                ;
; 6.436 ns                                ; 125.63 MHz ( period = 7.960 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 3.758 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 3.728 ns                ;
; 6.454 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 3.748 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.757 ns                ;
; 6.456 ns                                ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.233 ns                 ; 3.777 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 3.752 ns                ;
; 6.460 ns                                ; 126.39 MHz ( period = 7.912 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 3.772 ns                ;
; 6.471 ns                                ; 126.74 MHz ( period = 7.890 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.680 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.208 ns                 ; 3.725 ns                ;
; 6.483 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 3.745 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 3.716 ns                ;
; 6.488 ns                                ; 127.29 MHz ( period = 7.856 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.224 ns                 ; 3.736 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.662 ns                ;
; 6.529 ns                                ; 128.63 MHz ( period = 7.774 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.211 ns                 ; 3.682 ns                ;
; 6.557 ns                                ; 129.57 MHz ( period = 7.718 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.594 ns                ;
; 6.643 ns                                ; 132.52 MHz ( period = 7.546 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.508 ns                ;
; 6.729 ns                                ; 135.61 MHz ( period = 7.374 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.422 ns                ;
; 6.815 ns                                ; 138.85 MHz ( period = 7.202 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.336 ns                ;
; 6.901 ns                                ; 142.25 MHz ( period = 7.030 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.250 ns                ;
; 6.987 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 3.144 ns                ;
; 7.066 ns                                ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.164 ns                ;
; 7.177 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 2.974 ns                ;
; 7.263 ns                                ; 158.58 MHz ( period = 6.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 2.888 ns                ;
; 7.349 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 2.802 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.161 ns                 ; 2.760 ns                ;
; 7.401 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.181 ns                 ; 2.780 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.209 ns                 ; 2.784 ns                ;
; 7.425 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 2.804 ns                ;
; 7.435 ns                                ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.151 ns                 ; 2.716 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.206 ns                 ; 2.768 ns                ;
; 7.438 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 2.788 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.180 ns                 ; 2.737 ns                ;
; 7.443 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.200 ns                 ; 2.757 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; 7.445 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 2.776 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 31.801 ns                               ; 60.98 MHz ( period = 16.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 8.094 ns                ;
; 31.830 ns                               ; 61.20 MHz ( period = 16.340 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 10.237 ns               ;
; 31.885 ns                               ; 61.61 MHz ( period = 16.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 7.975 ns                ;
; 31.914 ns                               ; 61.84 MHz ( period = 16.172 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 10.118 ns               ;
; 31.961 ns                               ; 62.20 MHz ( period = 16.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 7.899 ns                ;
; 31.963 ns                               ; 62.21 MHz ( period = 16.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 7.932 ns                ;
; 31.990 ns                               ; 62.42 MHz ( period = 16.020 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 10.042 ns               ;
; 31.992 ns                               ; 62.44 MHz ( period = 16.016 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 10.075 ns               ;
; 32.048 ns                               ; 62.88 MHz ( period = 15.904 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 7.812 ns                ;
; 32.077 ns                               ; 63.11 MHz ( period = 15.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 9.955 ns                ;
; 32.097 ns                               ; 63.27 MHz ( period = 15.806 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 7.763 ns                ;
; 32.126 ns                               ; 63.50 MHz ( period = 15.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 9.906 ns                ;
; 32.165 ns                               ; 63.82 MHz ( period = 15.670 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 7.575 ns                ;
; 32.195 ns                               ; 64.06 MHz ( period = 15.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 7.554 ns                ;
; 32.279 ns                               ; 64.76 MHz ( period = 15.442 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 7.435 ns                ;
; 32.316 ns                               ; 65.07 MHz ( period = 15.368 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 7.547 ns                ;
; 32.325 ns                               ; 65.15 MHz ( period = 15.350 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 7.415 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.690 ns                ;
; 32.355 ns                               ; 65.40 MHz ( period = 15.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 7.359 ns                ;
; 32.357 ns                               ; 65.42 MHz ( period = 15.286 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 7.392 ns                ;
; 32.442 ns                               ; 66.16 MHz ( period = 15.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 7.272 ns                ;
; 32.445 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 7.450 ns                ;
; 32.474 ns                               ; 66.44 MHz ( period = 15.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 9.593 ns                ;
; 32.476 ns                               ; 66.45 MHz ( period = 15.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 7.387 ns                ;
; 32.491 ns                               ; 66.59 MHz ( period = 15.018 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 7.223 ns                ;
; 32.505 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.530 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 7.356 ns                ;
; 32.520 ns                               ; 66.84 MHz ( period = 14.960 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 7.375 ns                ;
; 32.536 ns                               ; 66.99 MHz ( period = 14.928 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.499 ns                ;
; 32.549 ns                               ; 67.11 MHz ( period = 14.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 9.518 ns                ;
; 32.596 ns                               ; 67.53 MHz ( period = 14.808 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 7.267 ns                ;
; 32.612 ns                               ; 67.68 MHz ( period = 14.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 7.283 ns                ;
; 32.625 ns                               ; 67.80 MHz ( period = 14.750 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.410 ns                ;
; 32.641 ns                               ; 67.94 MHz ( period = 14.718 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 9.426 ns                ;
; 32.661 ns                               ; 68.13 MHz ( period = 14.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 7.202 ns                ;
; 32.690 ns                               ; 68.40 MHz ( period = 14.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.345 ns                ;
; 32.701 ns                               ; 68.50 MHz ( period = 14.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 7.194 ns                ;
; 32.710 ns                               ; 68.59 MHz ( period = 14.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 7.007 ns                ;
; 32.730 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 9.337 ns                ;
; 32.839 ns                               ; 69.82 MHz ( period = 14.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.910 ns                ;
; 32.870 ns                               ; 70.13 MHz ( period = 14.260 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.847 ns                ;
; 32.901 ns                               ; 70.43 MHz ( period = 14.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.816 ns                ;
; 32.914 ns                               ; 70.56 MHz ( period = 14.172 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.835 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 6.810 ns                ;
; 32.940 ns                               ; 70.82 MHz ( period = 14.120 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.906 ns                 ; 4.966 ns                ;
; 32.942 ns                               ; 70.84 MHz ( period = 14.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 6.921 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 9.064 ns                ;
; 32.990 ns                               ; 71.33 MHz ( period = 14.020 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.727 ns                ;
; 33.006 ns                               ; 71.49 MHz ( period = 13.988 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.743 ns                ;
; 33.017 ns                               ; 71.60 MHz ( period = 13.966 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 6.846 ns                ;
; 33.042 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 6.853 ns                ;
; 33.046 ns                               ; 71.90 MHz ( period = 13.908 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 8.989 ns                ;
; 33.055 ns                               ; 71.99 MHz ( period = 13.890 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.662 ns                ;
; 33.071 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 8.996 ns                ;
; 33.072 ns                               ; 72.17 MHz ( period = 13.856 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.644 ns                ;
; 33.095 ns                               ; 72.41 MHz ( period = 13.810 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.654 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 6.755 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.906 ns                 ; 4.798 ns                ;
; 33.109 ns                               ; 72.56 MHz ( period = 13.782 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 6.751 ns                ;
; 33.113 ns                               ; 72.60 MHz ( period = 13.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.895 ns                 ; 6.782 ns                ;
; 33.137 ns                               ; 72.85 MHz ( period = 13.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 8.898 ns                ;
; 33.138 ns                               ; 72.87 MHz ( period = 13.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 8.894 ns                ;
; 33.142 ns                               ; 72.91 MHz ( period = 13.716 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.067 ns                 ; 8.925 ns                ;
; 33.158 ns                               ; 73.08 MHz ( period = 13.684 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.558 ns                ;
; 33.174 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.906 ns                 ; 4.732 ns                ;
; 33.177 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.891 ns                 ; 4.714 ns                ;
; 33.244 ns                               ; 74.01 MHz ( period = 13.512 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.472 ns                ;
; 33.330 ns                               ; 74.96 MHz ( period = 13.340 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.386 ns                ;
; 33.336 ns                               ; 75.03 MHz ( period = 13.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.381 ns                ;
; 33.396 ns                               ; 75.71 MHz ( period = 13.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.899 ns                 ; 4.503 ns                ;
; 33.411 ns                               ; 75.88 MHz ( period = 13.178 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.306 ns                ;
; 33.416 ns                               ; 75.94 MHz ( period = 13.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.300 ns                ;
; 33.428 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.863 ns                 ; 6.435 ns                ;
; 33.436 ns                               ; 76.17 MHz ( period = 13.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.313 ns                ;
; 33.457 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.035 ns                 ; 8.578 ns                ;
; 33.473 ns                               ; 76.60 MHz ( period = 13.054 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.891 ns                 ; 4.418 ns                ;
; 33.493 ns                               ; 76.84 MHz ( period = 13.014 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Q_PWM[11]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.286 ns                 ; 4.793 ns                ;
; 33.502 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 6.215 ns                ;
; 33.502 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.214 ns                ;
; 33.503 ns                               ; 76.96 MHz ( period = 12.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.211 ns                ;
; 33.504 ns                               ; 76.97 MHz ( period = 12.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.907 ns                 ; 4.403 ns                ;
; 33.507 ns                               ; 77.01 MHz ( period = 12.986 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 6.242 ns                ;
; 33.526 ns                               ; 77.23 MHz ( period = 12.948 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.906 ns                 ; 4.380 ns                ;
; 33.597 ns                               ; 78.09 MHz ( period = 12.806 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; I_PWM[11]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.244 ns                 ; 4.647 ns                ;
; 33.619 ns                               ; 78.36 MHz ( period = 12.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 6.241 ns                ;
; 33.648 ns                               ; 78.72 MHz ( period = 12.704 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 8.384 ns                ;
; 33.692 ns                               ; 79.26 MHz ( period = 12.616 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 6.024 ns                ;
; 33.722 ns                               ; 79.64 MHz ( period = 12.556 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.740 ns                 ; 6.018 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Right_Data[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.235 ns                 ; 4.491 ns                ;
; 33.755 ns                               ; 80.06 MHz ( period = 12.490 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 5.986 ns                ;
; 33.778 ns                               ; 80.36 MHz ( period = 12.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.938 ns                ;
; 33.792 ns                               ; 80.54 MHz ( period = 12.416 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.731 ns                 ; 5.939 ns                ;
; 33.815 ns                               ; 80.84 MHz ( period = 12.370 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.906 ns                 ; 4.091 ns                ;
; 33.822 ns                               ; 80.93 MHz ( period = 12.356 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 5.895 ns                ;
; 33.838 ns                               ; 81.14 MHz ( period = 12.324 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.917 ns                 ; 4.079 ns                ;
; 33.864 ns                               ; 81.49 MHz ( period = 12.272 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.852 ns                ;
; 33.881 ns                               ; 81.71 MHz ( period = 12.238 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]  ; Left_Data[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.300 ns                 ; 4.419 ns                ;
; 33.915 ns                               ; 82.17 MHz ( period = 12.170 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.907 ns                 ; 3.992 ns                ;
; 33.943 ns                               ; 82.55 MHz ( period = 12.114 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Q_PWM[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.253 ns                 ; 4.310 ns                ;
; 33.950 ns                               ; 82.64 MHz ( period = 12.100 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.766 ns                ;
; 33.975 ns                               ; 82.99 MHz ( period = 12.050 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]  ; Right_Data[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.218 ns                 ; 4.243 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.731 ns                 ; 5.755 ns                ;
; 34.013 ns                               ; 83.51 MHz ( period = 11.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 5.701 ns                ;
; 34.032 ns                               ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.860 ns                 ; 5.828 ns                ;
; 34.036 ns                               ; 83.84 MHz ( period = 11.928 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.680 ns                ;
; 34.046 ns                               ; 83.98 MHz ( period = 11.908 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; Right_Data[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.886 ns                 ; 3.840 ns                ;
; 34.054 ns                               ; 84.09 MHz ( period = 11.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]  ; I_PWM[7]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.634 ns                 ; 4.580 ns                ;
; 34.061 ns                               ; 84.19 MHz ( period = 11.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 42.032 ns                 ; 7.971 ns                ;
; 34.089 ns                               ; 84.59 MHz ( period = 11.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Q_PWM[13]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.317 ns                 ; 4.228 ns                ;
; 34.092 ns                               ; 84.63 MHz ( period = 11.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Right_Data[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.848 ns                 ; 3.756 ns                ;
; 34.101 ns                               ; 84.76 MHz ( period = 11.798 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Left_Data[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.284 ns                 ; 4.183 ns                ;
; 34.122 ns                               ; 85.06 MHz ( period = 11.756 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 5.614 ns                ;
; 34.122 ns                               ; 85.06 MHz ( period = 11.756 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.594 ns                ;
; 34.172 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]  ; Right_Data[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.859 ns                 ; 3.687 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.203 ns                               ; 86.25 MHz ( period = 11.594 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.763 ns                 ; 6.560 ns                ;
; 34.208 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.508 ns                ;
; 34.256 ns                               ; 87.05 MHz ( period = 11.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Left_Data[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.317 ns                 ; 4.061 ns                ;
; 34.292 ns                               ; 87.60 MHz ( period = 11.416 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Left_Data[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.713 ns                 ; 4.421 ns                ;
; 34.297 ns                               ; 87.67 MHz ( period = 11.406 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.907 ns                 ; 3.610 ns                ;
; 34.332 ns                               ; 88.21 MHz ( period = 11.336 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.731 ns                 ; 5.399 ns                ;
; 34.341 ns                               ; 88.35 MHz ( period = 11.318 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.915 ns                 ; 3.574 ns                ;
; 34.394 ns                               ; 89.19 MHz ( period = 11.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; I_PWM[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.296 ns                 ; 3.902 ns                ;
; 34.406 ns                               ; 89.38 MHz ( period = 11.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; I_PWM[9]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.249 ns                 ; 3.843 ns                ;
; 34.425 ns                               ; 89.69 MHz ( period = 11.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]  ; Q_PWM[4]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.264 ns                 ; 3.839 ns                ;
; 34.426 ns                               ; 89.70 MHz ( period = 11.148 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 5.288 ns                ;
; 34.485 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.731 ns                 ; 5.246 ns                ;
; 34.509 ns                               ; 91.06 MHz ( period = 10.982 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; Left_Data[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.322 ns                 ; 3.813 ns                ;
; 34.545 ns                               ; 91.66 MHz ( period = 10.910 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]  ; I_PWM[4]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.222 ns                 ; 3.677 ns                ;
; 34.595 ns                               ; 92.51 MHz ( period = 10.810 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]  ; Q_PWM[7]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.269 ns                 ; 3.674 ns                ;
; 34.598 ns                               ; 92.56 MHz ( period = 10.804 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Right_Data[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.258 ns                 ; 3.660 ns                ;
; 34.602 ns                               ; 92.63 MHz ( period = 10.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; I_PWM[13]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.267 ns                 ; 3.665 ns                ;
; 34.627 ns                               ; 93.06 MHz ( period = 10.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]  ; Left_Data[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.295 ns                 ; 3.668 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.647 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.786 ns                 ; 6.139 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.662 ns                               ; 93.67 MHz ( period = 10.676 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.819 ns                 ; 6.157 ns                ;
; 34.686 ns                               ; 94.09 MHz ( period = 10.628 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.716 ns                 ; 5.030 ns                ;
; 34.705 ns                               ; 94.43 MHz ( period = 10.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; Right_Data[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.891 ns                 ; 3.186 ns                ;
; 34.710 ns                               ; 94.52 MHz ( period = 10.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; Q_PWM[1]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.304 ns                 ; 3.594 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.794 ns                               ; 96.04 MHz ( period = 10.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.200 ns                 ; 5.406 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.824 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.218 ns                 ; 5.394 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; 34.866 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.225 ns                 ; 5.359 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.906 ns                               ; 168.72 MHz ( period = 5.927 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 5.608 ns                ;
; 15.034 ns                               ; 172.44 MHz ( period = 5.799 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.759 ns                ;
; 15.042 ns                               ; 172.68 MHz ( period = 5.791 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.751 ns                ;
; 15.213 ns                               ; 177.94 MHz ( period = 5.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.290 ns                 ; 4.077 ns                ;
; 15.224 ns                               ; 178.28 MHz ( period = 5.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 5.290 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.410 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.715 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.676 ns                ;
; 15.462 ns                               ; 186.19 MHz ( period = 5.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.331 ns                ;
; 15.463 ns                               ; 186.22 MHz ( period = 5.370 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.330 ns                ;
; 15.481 ns                               ; 186.85 MHz ( period = 5.352 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.312 ns                ;
; 15.483 ns                               ; 186.92 MHz ( period = 5.350 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.310 ns                ;
; 15.485 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.308 ns                ;
; 15.499 ns                               ; 187.48 MHz ( period = 5.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.793 ns                 ; 6.294 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.523 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.602 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.568 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.557 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.582 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.582 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.582 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.582 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.582 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.613 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.512 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.637 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.488 ns                ;
; 15.688 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.492 ns                ;
; 15.688 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.492 ns                ;
; 15.688 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.492 ns                ;
; 15.688 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.492 ns                ;
; 15.688 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.492 ns                ;
; 15.712 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.468 ns                ;
; 15.712 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.468 ns                ;
; 15.712 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.468 ns                ;
; 15.712 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.468 ns                ;
; 15.712 ns                               ; 195.27 MHz ( period = 5.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.468 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.719 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.406 ns                ;
; 15.911 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.269 ns                ;
; 15.911 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.269 ns                ;
; 15.911 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.269 ns                ;
; 15.911 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.269 ns                ;
; 15.911 ns                               ; 203.17 MHz ( period = 4.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.269 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.230 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.230 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.230 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.230 ns                ;
; 15.950 ns                               ; 204.79 MHz ( period = 4.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.230 ns                ;
; 15.956 ns                               ; 205.04 MHz ( period = 4.877 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.558 ns                ;
; 15.966 ns                               ; 205.47 MHz ( period = 4.867 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.548 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 6.140 ns                ;
; 15.986 ns                               ; 206.31 MHz ( period = 4.847 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.528 ns                ;
; 15.994 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.520 ns                ;
; 16.022 ns                               ; 207.86 MHz ( period = 4.811 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.492 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.120 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.120 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.120 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.120 ns                ;
; 16.060 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.120 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.111 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.111 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.111 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.111 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 6.111 ns                ;
; 16.220 ns                               ; 216.78 MHz ( period = 4.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.960 ns                ;
; 16.220 ns                               ; 216.78 MHz ( period = 4.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.960 ns                ;
; 16.220 ns                               ; 216.78 MHz ( period = 4.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.960 ns                ;
; 16.220 ns                               ; 216.78 MHz ( period = 4.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.960 ns                ;
; 16.220 ns                               ; 216.78 MHz ( period = 4.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.960 ns                ;
; 16.272 ns                               ; 219.25 MHz ( period = 4.561 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.242 ns                ;
; 16.274 ns                               ; 219.35 MHz ( period = 4.559 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.240 ns                ;
; 16.278 ns                               ; 219.54 MHz ( period = 4.555 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.236 ns                ;
; 16.288 ns                               ; 220.02 MHz ( period = 4.545 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.226 ns                ;
; 16.299 ns                               ; 220.56 MHz ( period = 4.534 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.215 ns                ;
; 16.311 ns                               ; 221.14 MHz ( period = 4.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.203 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.843 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.843 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.843 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.843 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.180 ns                 ; 5.843 ns                ;
; 16.340 ns                               ; 222.57 MHz ( period = 4.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 4.174 ns                ;
; 16.672 ns                               ; 240.33 MHz ( period = 4.161 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.842 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.742 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.125 ns                 ; 5.383 ns                ;
; 16.904 ns                               ; 254.52 MHz ( period = 3.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.610 ns                ;
; 16.941 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.573 ns                ;
; 16.949 ns                               ; 257.47 MHz ( period = 3.884 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.565 ns                ;
; 16.974 ns                               ; 259.13 MHz ( period = 3.859 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.540 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.532 ns                ;
; 17.369 ns                               ; 288.68 MHz ( period = 3.464 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.145 ns                ;
; 17.370 ns                               ; 288.77 MHz ( period = 3.463 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.144 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.126 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.124 ns                ;
; 17.392 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.122 ns                ;
; 17.402 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.112 ns                ;
; 17.403 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.111 ns                ;
; 17.406 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.108 ns                ;
; 17.421 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.093 ns                ;
; 17.423 ns                               ; 293.26 MHz ( period = 3.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.091 ns                ;
; 17.425 ns                               ; 293.43 MHz ( period = 3.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.089 ns                ;
; 17.439 ns                               ; 294.64 MHz ( period = 3.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 3.075 ns                ;
; 17.545 ns                               ; 304.14 MHz ( period = 3.288 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.356 ns                ;
; 17.545 ns                               ; 304.14 MHz ( period = 3.288 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.356 ns                ;
; 17.556 ns                               ; 305.16 MHz ( period = 3.277 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.958 ns                ;
; 17.564 ns                               ; 305.90 MHz ( period = 3.269 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.950 ns                ;
; 17.635 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.266 ns                ;
; 17.635 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.266 ns                ;
; 17.659 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.242 ns                ;
; 17.659 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.242 ns                ;
; 17.724 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.845 ns                ;
; 17.747 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.822 ns                ;
; 17.747 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.822 ns                ;
; 17.837 ns                               ; 333.78 MHz ( period = 2.996 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.732 ns                ;
; 17.837 ns                               ; 333.78 MHz ( period = 2.996 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.732 ns                ;
; 17.858 ns                               ; 336.13 MHz ( period = 2.975 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.043 ns                ;
; 17.858 ns                               ; 336.13 MHz ( period = 2.975 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.043 ns                ;
; 17.861 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.708 ns                ;
; 17.861 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.708 ns                ;
; 17.864 ns                               ; 336.81 MHz ( period = 2.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.705 ns                ;
; 17.897 ns                               ; 340.60 MHz ( period = 2.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.004 ns                ;
; 17.897 ns                               ; 340.60 MHz ( period = 2.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 3.004 ns                ;
; 17.984 ns                               ; 351.00 MHz ( period = 2.849 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.530 ns                ;
; 17.985 ns                               ; 351.12 MHz ( period = 2.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.529 ns                ;
; 18.003 ns                               ; 353.36 MHz ( period = 2.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.511 ns                ;
; 18.003 ns                               ; 353.36 MHz ( period = 2.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.566 ns                ;
; 18.005 ns                               ; 353.61 MHz ( period = 2.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.509 ns                ;
; 18.007 ns                               ; 353.86 MHz ( period = 2.826 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.507 ns                ;
; 18.007 ns                               ; 353.86 MHz ( period = 2.826 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.894 ns                ;
; 18.007 ns                               ; 353.86 MHz ( period = 2.826 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.894 ns                ;
; 18.016 ns                               ; 354.99 MHz ( period = 2.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.885 ns                ;
; 18.016 ns                               ; 354.99 MHz ( period = 2.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.885 ns                ;
; 18.021 ns                               ; 355.62 MHz ( period = 2.812 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.514 ns                 ; 2.493 ns                ;
; 18.122 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.447 ns                ;
; 18.167 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.734 ns                ;
; 18.167 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.734 ns                ;
; 18.209 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.360 ns                ;
; 18.209 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.360 ns                ;
; 18.227 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.342 ns                ;
; 18.284 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.617 ns                ;
; 18.284 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.901 ns                 ; 2.617 ns                ;
; 18.313 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.256 ns                ;
; 18.367 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.202 ns                ;
; 18.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.237 ns                 ; 1.865 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.417 ns ; 292.74 MHz ( period = 3.416 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.152 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 17.499 ns ; 299.94 MHz ( period = 3.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 3.071 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.005 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.564 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 18.087 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.483 ns                ;
; 19.312 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.257 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                         ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                             ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                    ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                               ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                     ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                     ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                    ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                         ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                              ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                    ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                  ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                  ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                  ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                  ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                    ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.790 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.795 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.858 ns                                ; Rx_control_4[0]                                                                                                              ; frequency[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.860 ns                 ;
; 0.865 ns                                ; debounce:de_dash|pb_history[1]                                                                                               ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.867 ns                                ; Rx_control_1[3]                                                                                                              ; clock_s[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.867 ns                                ; debounce:de_dash|pb_history[0]                                                                                               ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.875 ns                                ; debounce:de_dot|pb_history[2]                                                                                                ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.877 ns                 ;
; 0.890 ns                                ; Rx_control_3[6]                                                                                                              ; frequency[14]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.891 ns                                ; Rx_control_3[3]                                                                                                              ; frequency[11]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.892 ns                                ; Rx_control_4[4]                                                                                                              ; frequency[4]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.893 ns                                ; Rx_control_4[2]                                                                                                              ; frequency[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.893 ns                                ; Rx_control_2[6]                                                                                                              ; frequency[22]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.894 ns                                ; Rx_control_2[3]                                                                                                              ; frequency[19]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.895 ns                                ; debounce:de_dot|pb_history[1]                                                                                                ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.897 ns                 ;
; 0.896 ns                                ; Rx_control_1[6]                                                                                                              ; frequency[30]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.901 ns                                ; Rx_control_1[2]                                                                                                              ; clock_s[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.947 ns                                ; state_sync.0000                                                                                                              ; state_sync.0001                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.949 ns                 ;
; 0.950 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[2] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 0.953 ns                 ;
; 0.956 ns                                ; Rx_control_4[5]                                                                                                              ; frequency[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 0.957 ns                 ;
; 1.027 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.060 ns                   ; 1.087 ns                 ;
; 1.037 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.060 ns                   ; 1.097 ns                 ;
; 1.038 ns                                ; Rx_control_2[5]                                                                                                              ; frequency[21]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.040 ns                 ;
; 1.041 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.060 ns                   ; 1.101 ns                 ;
; 1.042 ns                                ; Rx_control_1[2]                                                                                                              ; frequency[26]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.043 ns                 ;
; 1.043 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.060 ns                   ; 1.103 ns                 ;
; 1.045 ns                                ; Rx_control_4[7]                                                                                                              ; frequency[7]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.046 ns                 ;
; 1.054 ns                                ; debounce:de_dot|pb_history[3]                                                                                                ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.057 ns                 ;
; 1.105 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[8] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.108 ns                 ;
; 1.120 ns                                ; state_sync.0010                                                                                                              ; state_sync.0011                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.122 ns                 ;
; 1.125 ns                                ; Rx_control_2[0]                                                                                                              ; frequency[16]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.127 ns                 ;
; 1.146 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[5]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.147 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                     ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                     ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                    ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                     ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                     ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                    ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.162 ns                                ; Rx_control_4[3]                                                                                                              ; frequency[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.163 ns                                ; Rx_control_2[2]                                                                                                              ; frequency[18]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                    ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                    ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                   ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                     ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                    ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                     ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                    ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; CC_sync_count[8]                                                                                                             ; CC_sync_count[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.166 ns                                ; Rx_control_4[1]                                                                                                              ; frequency[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Rx_control_3[7]                                                                                                              ; frequency[15]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Rx_control_2[7]                                                                                                              ; frequency[23]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[2]                                                                                                     ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                    ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                    ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                   ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|pb_history[3]                                                                                               ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[4]                                                                                                     ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                     ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                     ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                    ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                     ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                     ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                    ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                     ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                     ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                    ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                    ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                    ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                   ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                    ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                    ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                   ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; Rx_control_3[0]                                                                                                              ; frequency[8]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; Rx_control_3[1]                                                                                                              ; frequency[9]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                    ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[18]                                                                                                    ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                   ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.178 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; state_sync.0011                                                                                                              ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; CC_sync_count[1]                                                                                                             ; CC_sync_count[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.189 ns                                ; Rx_control_2[4]                                                                                                              ; frequency[20]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.189 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; Rx_control_3[5]                                                                                                              ; frequency[13]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.191 ns                 ;
; 1.191 ns                                ; Rx_control_3[2]                                                                                                              ; frequency[10]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; state_sync.0000                                                                                                              ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; debounce:de_dash|pb_history[2]                                                                                               ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                    ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                    ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                   ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; Rx_control_2[1]                                                                                                              ; frequency[17]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_control_1[0]                                                                                                              ; frequency[24]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.207 ns                 ;
; 1.207 ns                                ; Rx_control_1[3]                                                                                                              ; frequency[27]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; debounce:de_dot|pb_history[0]                                                                                                ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.209 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; Rx_control_1[4]                                                                                                              ; clock_s[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.016 ns                  ; 1.200 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                     ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                     ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                    ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                     ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                     ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                    ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                    ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                    ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                   ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; Rx_control_1[7]                                                                                                              ; frequency[31]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                     ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                     ; debounce:de_dot|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                    ; debounce:de_dash|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                    ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                    ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                   ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                    ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                    ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                   ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; Rx_control_4[6]                                                                                                              ; frequency[6]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Rx_control_3[4]                                                                                                              ; frequency[12]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                ; debounce:de_PTT|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.221 ns                 ;
; 1.223 ns                                ; Rx_control_1[5]                                                                                                              ; frequency[29]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.224 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.227 ns                                ; Rx_control_1[7]                                                                                                              ; mic                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.227 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.231 ns                 ;
; 1.228 ns                                ; Rx_control_1[0]                                                                                                              ; Speed[0]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.230 ns                                ; state_FX[1]                                                                                                                  ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.234 ns                                ; debounce:de_dash|pb_history[2]                                                                                               ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.236 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[3]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; state_FX[0]                                                                                                                  ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.255 ns                 ;
; 1.255 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.258 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.259 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.261 ns                 ;
; 1.267 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.269 ns                 ;
; 1.267 ns                                ; CC_sync_count[0]                                                                                                             ; CC_sync_count[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.269 ns                 ;
; 1.373 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.479 ns                 ;
; 1.398 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.504 ns                 ;
; 1.400 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.506 ns                 ;
; 1.401 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.507 ns                 ;
; 1.401 ns                                ; CC_sync_count[3]                                                                                                             ; CC_sync_count[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.508 ns                 ;
; 1.407 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.513 ns                 ;
; 1.410 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.060 ns                   ; 1.470 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[0] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.417 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.520 ns                 ;
; 1.416 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.420 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                          ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[6]                                                                                                                                             ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                                             ; CCcount[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                                             ; CCcount[2]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                                        ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                                            ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.106 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.807 ns                   ; 2.913 ns                 ;
; 1.180 ns                                ; state_PWM.00011                                                                                                                                        ; state_PWM.00100                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.205 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.358 ns                   ; 1.563 ns                 ;
; 1.205 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.358 ns                   ; 1.563 ns                 ;
; 1.205 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.358 ns                   ; 1.563 ns                 ;
; 1.207 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_data[2]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.636 ns                 ;
; 1.219 ns                                ; state_PWM.00100                                                                                                                                        ; state_PWM.00101                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.613 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.621 ns                 ;
; 1.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.231 ns                 ;
; 1.253 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.945 ns                   ; 3.198 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[15]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.254 ns                                ; state_PWM.00011                                                                                                                                        ; Right_Data[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.258 ns                 ;
; 1.269 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.939 ns                   ; 3.208 ns                 ;
; 1.286 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.837 ns                 ;
; 1.290 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.841 ns                 ;
; 1.294 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.845 ns                 ;
; 1.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.852 ns                 ;
; 1.303 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.533 ns                   ; 1.836 ns                 ;
; 1.303 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.923 ns                   ; 3.226 ns                 ;
; 1.304 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.855 ns                 ;
; 1.322 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.873 ns                 ;
; 1.323 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.533 ns                   ; 1.856 ns                 ;
; 1.345 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.506 ns                   ; 1.851 ns                 ;
; 1.352 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.551 ns                   ; 1.903 ns                 ;
; 1.355 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.533 ns                   ; 1.888 ns                 ;
; 1.376 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.506 ns                   ; 1.882 ns                 ;
; 1.377 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.379 ns                 ;
; 1.379 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.381 ns                 ;
; 1.382 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.506 ns                   ; 1.888 ns                 ;
; 1.383 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.385 ns                 ;
; 1.385 ns                                ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.387 ns                 ;
; 1.387 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.506 ns                   ; 1.893 ns                 ;
; 1.391 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.008 ns                   ; 1.399 ns                 ;
; 1.399 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.489 ns                   ; 1.888 ns                 ;
; 1.399 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.489 ns                   ; 1.888 ns                 ;
; 1.411 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.858 ns                   ; 3.269 ns                 ;
; 1.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.844 ns                 ;
; 1.420 ns                                ; TX_state[4]                                                                                                                                            ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.422 ns                 ;
; 1.420 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.840 ns                   ; 3.260 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.489 ns                   ; 1.910 ns                 ;
; 1.426 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.430 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.489 ns                   ; 1.919 ns                 ;
; 1.432 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.489 ns                   ; 1.921 ns                 ;
; 1.433 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.505 ns                   ; 1.938 ns                 ;
; 1.439 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.441 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.442 ns                 ;
; 1.444 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.871 ns                 ;
; 1.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.840 ns                 ;
; 1.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.451 ns                 ;
; 1.451 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.878 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 1.452 ns                 ;
; 1.457 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.850 ns                 ;
; 1.458 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.460 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.460 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.464 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.466 ns                 ;
; 1.466 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 1.464 ns                 ;
; 1.466 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.467 ns                                ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.467 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.467 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.467 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.469 ns                                ; state_PWM.00010                                                                                                                                        ; Left_Data[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.432 ns                   ; 1.901 ns                 ;
; 1.469 ns                                ; state_PWM.00010                                                                                                                                        ; Left_Data[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.432 ns                   ; 1.901 ns                 ;
; 1.469 ns                                ; state_PWM.00010                                                                                                                                        ; Left_Data[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.432 ns                   ; 1.901 ns                 ;
; 1.469 ns                                ; state_PWM.00010                                                                                                                                        ; Left_Data[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.432 ns                   ; 1.901 ns                 ;
; 1.469 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.002 ns                  ; 1.467 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.353 ns                   ; 1.823 ns                 ;
; 1.470 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.471 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.471 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.472 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.474 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.478 ns                                ; I2SAudioOut:I2SAO|local_right_sample[8]                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.480 ns                 ;
; 1.478 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.027 ns                  ; 1.451 ns                 ;
; 1.482 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.482 ns                 ;
; 1.485 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[7]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.774 ns                   ; 2.259 ns                 ;
; 1.485 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[14]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.774 ns                   ; 2.259 ns                 ;
; 1.485 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[15]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.774 ns                   ; 2.259 ns                 ;
; 1.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.487 ns                 ;
; 1.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.487 ns                                ; CCstate.10                                                                                                                                             ; CCcount[4]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.489 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.338 ns                   ; 1.826 ns                 ;
; 1.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[10]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.839 ns                   ; 3.328 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.490 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.493 ns                 ;
; 1.492 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.954 ns                   ; 3.446 ns                 ;
; 1.494 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.493 ns                 ;
; 1.497 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.891 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.506 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.508 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.935 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.935 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.427 ns                   ; 1.935 ns                 ;
; 1.508 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.511 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.512 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.512 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_q[15]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.514 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.033 ns                  ; 1.481 ns                 ;
; 1.514 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.515 ns                                ; Tx_q[14]                                                                                                                                               ; Tx_data[14]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.515 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.516 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.452 ns                   ; 1.968 ns                 ;
; 1.516 ns                                ; state_PWM.00100                                                                                                                                        ; I_PWM[12]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.452 ns                   ; 1.968 ns                 ;
; 1.516 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.923 ns                   ; 3.439 ns                 ;
; 1.517 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.518 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.048 ns                  ; 1.470 ns                 ;
; 1.518 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.520 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.522 ns                 ;
; 1.520 ns                                ; I2SAudioOut:I2SAO|local_right_sample[14]                                                                                                               ; I2SAudioOut:I2SAO|data[14]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.522 ns                 ;
; 1.520 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.522 ns                 ;
; 1.520 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.961 ns                   ; 3.481 ns                 ;
; 1.520 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.855 ns                   ; 3.375 ns                 ;
; 1.521 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[9]                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.521 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; I2SAudioOut:I2SIQO|data[14]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.523 ns                 ;
; 1.522 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[8]                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.523 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[10]                                                                                                              ; I2SAudioOut:I2SIQO|data[10]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.525 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[11]                                                                                                              ; I2SAudioOut:I2SIQO|data[11]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_q[3]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.527 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.824 ns                   ; 3.351 ns                 ;
; 1.529 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; CCstate.10                                                                                                                                             ; CCcount[5]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.530 ns                                ; I2SAudioOut:I2SAO|local_right_sample[3]                                                                                                                ; I2SAudioOut:I2SAO|data[3]                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.392 ns                   ; 1.922 ns                 ;
; 1.531 ns                                ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; I2SAudioOut:I2SAO|data[11]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.532 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.532 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.037 ns                   ; 1.570 ns                 ;
; 1.534 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.536 ns                 ;
; 1.534 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.536 ns                 ;
; 1.534 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.536 ns                 ;
; 1.535 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.537 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; I2SAudioOut:I2SIQO|data[15]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.539 ns                 ;
; 1.541 ns                                ; CCstate.00                                                                                                                                             ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.543 ns                 ;
; 1.541 ns                                ; CCstate.00                                                                                                                                             ; CCcount[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.543 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 1.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.205 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.244 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.344 ns                 ;
; 1.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.344 ns                 ;
; 1.403 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.405 ns                 ;
; 1.519 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.578 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.580 ns                 ;
; 1.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.672 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.717 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.719 ns                 ;
; 1.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.722 ns                 ;
; 1.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.758 ns                 ;
; 1.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.772 ns                 ;
; 1.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.772 ns                 ;
; 1.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.858 ns                 ;
; 1.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.858 ns                 ;
; 1.887 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.889 ns                 ;
; 1.889 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.891 ns                 ;
; 1.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.912 ns                 ;
; 1.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.944 ns                 ;
; 1.975 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.977 ns                 ;
; 1.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.998 ns                 ;
; 1.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.998 ns                 ;
; 2.028 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.030 ns                 ;
; 2.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.063 ns                 ;
; 2.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.116 ns                 ;
; 2.145 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.479 ns                 ;
; 2.145 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.479 ns                 ;
; 2.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.170 ns                 ;
; 2.195 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.330 ns                  ; 1.865 ns                 ;
; 2.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.202 ns                 ;
; 2.254 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.256 ns                 ;
; 2.283 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.617 ns                 ;
; 2.283 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.617 ns                 ;
; 2.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.342 ns                 ;
; 2.358 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.360 ns                 ;
; 2.546 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.493 ns                 ;
; 2.551 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.885 ns                 ;
; 2.551 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.885 ns                 ;
; 2.560 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.507 ns                 ;
; 2.560 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.894 ns                 ;
; 2.560 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 2.894 ns                 ;
; 2.562 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.509 ns                 ;
; 2.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.511 ns                 ;
; 2.582 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.529 ns                 ;
; 2.583 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.530 ns                 ;
; 2.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.004 ns                 ;
; 2.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.004 ns                 ;
; 2.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.708 ns                 ;
; 2.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.708 ns                 ;
; 2.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.043 ns                 ;
; 2.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.043 ns                 ;
; 2.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.822 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.822 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.841 ns                 ;
; 2.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.242 ns                 ;
; 2.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.242 ns                 ;
; 2.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.266 ns                 ;
; 2.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.266 ns                 ;
; 2.983 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.930 ns                 ;
; 3.003 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.950 ns                 ;
; 3.011 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 2.958 ns                 ;
; 3.022 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.356 ns                 ;
; 3.022 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.334 ns                   ; 3.356 ns                 ;
; 3.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.075 ns                 ;
; 3.142 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.089 ns                 ;
; 3.144 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.091 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.093 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.108 ns                 ;
; 3.164 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.111 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.112 ns                 ;
; 3.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.122 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.124 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.126 ns                 ;
; 3.197 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.144 ns                 ;
; 3.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.145 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.416 ns                 ;
; 3.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.532 ns                 ;
; 3.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.540 ns                 ;
; 3.618 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.565 ns                 ;
; 3.626 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.573 ns                 ;
; 3.729 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.287 ns                 ;
; 3.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.288 ns                 ;
; 3.731 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.289 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.290 ns                 ;
; 3.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.291 ns                 ;
; 3.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.291 ns                 ;
; 3.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.292 ns                 ;
; 3.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.293 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 5.383 ns                 ;
; 3.879 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.826 ns                 ;
; 3.893 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.840 ns                 ;
; 3.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.845 ns                 ;
; 3.915 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.862 ns                 ;
; 3.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.863 ns                 ;
; 3.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 3.901 ns                 ;
; 4.073 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.020 ns                 ;
; 4.087 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.034 ns                 ;
; 4.089 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.036 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.039 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.705 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.705 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.705 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.705 ns                 ;
; 4.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.705 ns                 ;
; 4.109 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.056 ns                 ;
; 4.110 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.057 ns                 ;
; 4.148 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.053 ns                  ; 4.095 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.843 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.843 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.843 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.843 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 5.843 ns                 ;
; 4.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.046 ns                 ;
; 4.489 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.047 ns                 ;
; 4.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.048 ns                 ;
; 4.491 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.049 ns                 ;
; 4.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.050 ns                 ;
; 4.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.050 ns                 ;
; 4.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.051 ns                 ;
; 4.494 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.052 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.111 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.111 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.111 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.111 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.111 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.120 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.120 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.120 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.120 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.120 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.230 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.230 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.230 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.230 ns                 ;
; 4.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.230 ns                 ;
; 4.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.269 ns                 ;
; 4.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.269 ns                 ;
; 4.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.269 ns                 ;
; 4.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.269 ns                 ;
; 4.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.269 ns                 ;
; 4.836 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.394 ns                 ;
; 4.837 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.395 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.396 ns                 ;
; 4.839 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.397 ns                 ;
; 4.840 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.398 ns                 ;
; 4.840 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.398 ns                 ;
; 4.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.399 ns                 ;
; 4.842 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.400 ns                 ;
; 4.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.468 ns                 ;
; 4.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.468 ns                 ;
; 4.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.468 ns                 ;
; 4.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.468 ns                 ;
; 4.855 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.613 ns                   ; 6.468 ns                 ;
; 4.860 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.418 ns                 ;
; 4.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.419 ns                 ;
; 4.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.420 ns                 ;
; 4.863 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.421 ns                 ;
; 4.864 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.422 ns                 ;
; 4.864 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.558 ns                   ; 6.422 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.255 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.480 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.483 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 2.562 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.564 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 3.071 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
; 3.150 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.152 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.210 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.951 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.749 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.527 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 6.335 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.248 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.203 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.185 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.166 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 6.156 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 5.944 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.890 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.824 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 5.707 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 5.622 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.618 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.542 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.490 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.458 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.453 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.444 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.444 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.443 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.433 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.414 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.377 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.359 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.332 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.327 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.304 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.299 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.292 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.282 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 4.917 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.912 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.908 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.438 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.435 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.406 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 2.090 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.831 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 18.553 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.469 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.393 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.391 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.306 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.257 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.038 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.945 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.909 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.878 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.861 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.847 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.834 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.785 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.783 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.758 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.742 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.698 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.693 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.653 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.649 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.430 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.412 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.337 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.312 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.301 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.270 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.246 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.245 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.241 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.239 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.226 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.150 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.134 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.085 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.045 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.926 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.804 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.735 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.729 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.704 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.638 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.637 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.633 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.322 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.318 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]                                ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.127 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 15.714 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.930 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.896 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 14.541 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 13.425 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; PCLK_12MHZ ;
; N/A   ; None         ; 12.977 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 12.563 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 12.549 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 11.957 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.941 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.839 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.814 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.795 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 11.709 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.665 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.662 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.661 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.183 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.171 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.164 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 11.108 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.103 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.863 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 10.846 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.844 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.841 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.833 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.790 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 9.873 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 8.881 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.737 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.737 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.737 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.717 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.566 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.566 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.566 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.459 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.175 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.175 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.165 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.155 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.106 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.096 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.088 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.077 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.067 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.057 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.047 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.782 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 7.738 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.726 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 7.725 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 7.724 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.714 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.713 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.702 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.693 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 7.692 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 7.691 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 7.691 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 7.683 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 7.664 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.359 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 7.335 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.062 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 10.467 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.781 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; -1.303 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -1.565 ns ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -1.824 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -4.169 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.172 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.642 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.646 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.651 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -5.016 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.026 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.033 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.038 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.061 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.066 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.093 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.111 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.148 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.167 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.177 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.178 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.178 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.187 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.192 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.224 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.276 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.352 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.356 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.441 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -5.558 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.624 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.678 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.890 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.900 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.919 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.937 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.982 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.069 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.212 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.261 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -6.483 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -7.944 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                       ;
+----------------+-----------+------+-----------+-------------+----------------------------------------------------+
; Option         ; Setting   ; From ; To        ; Entity Name ; Help                                               ;
+----------------+-----------+------+-----------+-------------+----------------------------------------------------+
; Clock Settings ; CLK_12MHZ ;      ; CLK_12MHZ ;             ; No timing path applicable to specified destination ;
+----------------+-----------+------+-----------+-------------+----------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Sep 27 21:48:46 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Clock Setting "CLK_12MHZ" is unassigned
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "BCLK~100" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~101" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 6.389 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg11"
    Info: Fmax is 124.16 MHz (period= 8.054 ns)
    Info: + Largest register to memory requirement is 10.175 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.109 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 6.324 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.970 ns) = 3.146 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.504 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G3; Fanout = 403; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.796 ns) + CELL(0.878 ns) = 6.324 ns; Loc. = M4K_X11_Y10; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 47.09 % )
                Info: Total interconnect delay = 3.346 ns ( 52.91 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 6.215 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.970 ns) = 3.146 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.504 ns) + CELL(0.000 ns) = 4.650 ns; Loc. = CLKCTRL_G3; Fanout = 403; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 6.215 ns; Loc. = LCFF_X26_Y12_N23; Fanout = 2; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 44.51 % )
                Info: Total interconnect delay = 3.449 ns ( 55.49 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.786 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N23; Fanout = 2; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(2.317 ns) + CELL(0.825 ns) = 3.786 ns; Loc. = M4K_X11_Y10; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~portb_address_reg11'
        Info: Total cell delay = 1.031 ns ( 27.23 % )
        Info: Total interconnect delay = 2.755 ns ( 72.77 % )
Info: Slack time is 31.801 ns for clock "PCLK_12MHZ" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]" and destination register "state_PWM.00001"
    Info: Fmax is 60.98 MHz (period= 16.398 ns)
    Info: + Largest register to register requirement is 39.895 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.159 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 3.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.977 ns) + CELL(0.666 ns) = 3.638 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 3; REG Node = 'state_PWM.00001'
                Info: Total cell delay = 1.661 ns ( 45.66 % )
                Info: Total interconnect delay = 1.977 ns ( 54.34 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 3.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.818 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]'
                Info: Total cell delay = 1.661 ns ( 47.74 % )
                Info: Total interconnect delay = 1.818 ns ( 52.26 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]'
        Info: 2: + IC(1.522 ns) + CELL(0.621 ns) = 2.143 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~246'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 2.333 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~248'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.419 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~250'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.505 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.591 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.677 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 3.183 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257'
        Info: 9: + IC(1.050 ns) + CELL(0.651 ns) = 4.884 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 1; COMB Node = 'LessThan0~160'
        Info: 10: + IC(0.691 ns) + CELL(0.651 ns) = 6.226 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 5; COMB Node = 'LessThan0~162'
        Info: 11: + IC(1.110 ns) + CELL(0.650 ns) = 7.986 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 1; COMB Node = 'Selector34~120'
        Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.094 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 3; REG Node = 'state_PWM.00001'
        Info: Total cell delay = 3.721 ns ( 45.97 % )
        Info: Total interconnect delay = 4.373 ns ( 54.03 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 14.906 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 168.72 MHz (period= 5.927 ns)
    Info: + Largest register to register requirement is 20.514 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.055 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.516 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 39.77 % )
                Info: Total interconnect delay = 2.516 ns ( 60.23 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.232 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.571 ns) + CELL(0.666 ns) = 4.232 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 39.25 % )
                Info: Total interconnect delay = 2.571 ns ( 60.75 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N17; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.616 ns) = 1.779 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 3: + IC(1.774 ns) + CELL(0.589 ns) = 4.142 ns; Loc. = LCCOMB_X22_Y1_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 4: + IC(1.006 ns) + CELL(0.460 ns) = 5.608 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.665 ns ( 29.69 % )
        Info: Total interconnect delay = 3.943 ns ( 70.31 % )
Info: Slack time is 17.417 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 292.74 MHz (period= 3.416 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X21_Y1_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.437 ns) + CELL(0.544 ns) = 0.981 ns; Loc. = LCCOMB_X21_Y1_N10; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.394 ns) + CELL(0.606 ns) = 1.981 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.316 ns) + CELL(0.855 ns) = 3.152 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 2.005 ns ( 63.61 % )
        Info: Total interconnect delay = 1.147 ns ( 36.39 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 1; COMB Node = 'FIFO_ADR[1]~726'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.841 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.22 % )
                Info: Total interconnect delay = 1.045 ns ( 36.78 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.841 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.22 % )
                Info: Total interconnect delay = 1.045 ns ( 36.78 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "PCLK_12MHZ" between source register "CCcount[6]" and destination register "CCcount[6]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = 'CCcount[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 1; COMB Node = 'Add6~780'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = 'CCcount[6]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 5.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.494 ns) + CELL(0.970 ns) = 3.459 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 4.274 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.866 ns) + CELL(0.666 ns) = 5.806 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.631 ns ( 45.32 % )
                Info: Total interconnect delay = 3.175 ns ( 54.68 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 5.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.494 ns) + CELL(0.970 ns) = 3.459 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 4.274 ns; Loc. = CLKCTRL_G4; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.866 ns) + CELL(0.666 ns) = 5.806 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.631 ns ( 45.32 % )
                Info: Total interconnect delay = 3.175 ns ( 54.68 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.516 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.77 % )
                Info: Total interconnect delay = 2.516 ns ( 60.23 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.516 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.77 % )
                Info: Total interconnect delay = 2.516 ns ( 60.23 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.255 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.797 ns) + CELL(0.460 ns) = 1.257 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 36.60 % )
        Info: Total interconnect delay = 0.797 ns ( 63.40 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X21_Y1_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 8.210 ns
    Info: + Longest pin to register delay is 12.427 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.398 ns) + CELL(0.206 ns) = 8.598 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(1.774 ns) + CELL(0.589 ns) = 10.961 ns; Loc. = LCCOMB_X22_Y1_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(1.006 ns) + CELL(0.460 ns) = 12.427 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.249 ns ( 18.10 % )
        Info: Total interconnect delay = 10.178 ns ( 81.90 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 4.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(2.516 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 39.77 % )
        Info: Total interconnect delay = 2.516 ns ( 60.23 % )
Info: tco from clock "PCLK_12MHZ" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]" is 18.553 ns
    Info: + Longest clock path from clock "PCLK_12MHZ" to source register is 3.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
        Info: 2: + IC(1.818 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]'
        Info: Total cell delay = 1.661 ns ( 47.74 % )
        Info: Total interconnect delay = 1.818 ns ( 52.26 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]'
        Info: 2: + IC(1.522 ns) + CELL(0.621 ns) = 2.143 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~246'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 2.333 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~248'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.419 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~250'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.505 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.591 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.677 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 3.183 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257'
        Info: 9: + IC(1.050 ns) + CELL(0.651 ns) = 4.884 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 1; COMB Node = 'LessThan0~160'
        Info: 10: + IC(0.691 ns) + CELL(0.651 ns) = 6.226 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 5; COMB Node = 'LessThan0~162'
        Info: 11: + IC(1.491 ns) + CELL(0.651 ns) = 8.368 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 12: + IC(3.286 ns) + CELL(3.116 ns) = 14.770 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 6.730 ns ( 45.57 % )
        Info: Total interconnect delay = 8.040 ns ( 54.43 % )
Info: Longest tpd from source pin "PCLK_12MHZ" to destination pin "CLK_MCLK" is 10.467 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
    Info: 2: + IC(6.216 ns) + CELL(3.256 ns) = 10.467 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.251 ns ( 40.61 % )
    Info: Total interconnect delay = 6.216 ns ( 59.39 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "PCLK_12MHZ") is -1.303 ns
    Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 6.835 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 395; CLK Node = 'PCLK_12MHZ'
        Info: 2: + IC(1.494 ns) + CELL(0.970 ns) = 3.459 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 3: + IC(0.466 ns) + CELL(0.651 ns) = 4.576 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 2; COMB Node = 'BCLK~101'
        Info: 4: + IC(0.700 ns) + CELL(0.000 ns) = 5.276 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~101clkctrl'
        Info: 5: + IC(0.893 ns) + CELL(0.666 ns) = 6.835 ns; Loc. = LCFF_X14_Y11_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 3.282 ns ( 48.02 % )
        Info: Total interconnect delay = 3.553 ns ( 51.98 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.444 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(6.990 ns) + CELL(0.460 ns) = 8.444 ns; Loc. = LCFF_X14_Y11_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 17.22 % )
        Info: Total interconnect delay = 6.990 ns ( 82.78 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Allocated 108 megabytes of memory during processing
    Info: Processing ended: Thu Sep 27 21:48:49 2007
    Info: Elapsed time: 00:00:03


