
---------- Begin Simulation Statistics ----------
final_tick                                  391460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     71                       # Simulator instruction rate (inst/s)
host_mem_usage                                5149356                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.13                       # Real time elapsed on the host
host_tick_rate                                1566835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       17747                       # Number of instructions simulated
sim_ops                                         18133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000390                       # Number of seconds simulated
sim_ticks                                   390351000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.795712                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6102                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6437                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6889                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    264512                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11428                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3938                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6111                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17711                       # Number of instructions committed
system.cpu.commit.committedOps                  18089                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       478971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.037766                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.262682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       465497     97.19%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10787      2.25%     99.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1305      0.27%     99.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.25%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       478971                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     14277                       # Number of committed integer instructions.
system.cpu.commit.loads                          3395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9832     54.35%     54.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.01%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3395     18.77%     73.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     26.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             18089                       # Class of committed instruction
system.cpu.commit.refs                           8255                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17711                       # Number of Instructions Simulated
system.cpu.committedOps                         18089                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              44.080063                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        44.080063                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                350350                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 5770                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  24444                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   123032                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5271                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1000                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        6889                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3358                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        338982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          24817                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3849                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008824                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             136774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6371                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.031788                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             479809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.053605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.474900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   470776     98.12%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2989      0.62%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1772      0.37%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2037      0.42%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      268      0.06%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1120      0.23%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      108      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      607      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               479809                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          300893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5980                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.108596                       # Inst execution rate
system.cpu.iew.exec_refs                        72236                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5088                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  269751                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4468                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5427                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               24231                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 67148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 84781                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35373                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        63753                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1073                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          567                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     10662                       # num instructions consuming a value
system.cpu.iew.wb_count                         21028                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.866066                       # average fanout of values written-back
system.cpu.iew.wb_producers                      9234                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.026935                       # insts written-back per cycle
system.cpu.iew.wb_sent                          84781                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82440                       # number of integer regfile reads
system.cpu.int_regfile_writes                    6366                       # number of integer regfile writes
system.cpu.ipc                               0.022686                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.022686                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12561     14.81%     14.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67150     79.18%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5092      6.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  84807                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14328                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168948                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       8      0.06%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14242     99.40%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    78      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  99135                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             663769                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        21028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             30369                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      24224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     84807                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        479809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.176752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.743799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              446264     93.01%     93.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13459      2.81%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3918      0.82%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1414      0.29%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14590      3.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  52      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          479809                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.108629                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5427                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  745159                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           780702                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  315788                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 16960                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  21942                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123436                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  29010                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                108042                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  24278                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               21177                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5837                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 31660                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4214                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            25146                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2932                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7418                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       503100                       # The number of ROB reads
system.cpu.rob.rob_writes                       49241                       # The number of ROB writes
system.cpu.timesIdled                            5536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              6746                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       214912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        32150                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 247062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11627                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11627    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11627                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8253300                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5814000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                7010                       # Transaction distribution
system.membus.trans_dist::ReadResp               7010                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        30840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       246998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  313050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14167                       # Request fanout histogram
system.membus.reqLayer6.occupancy            21397110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              326000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4161469                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2935500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28422000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.3                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3971                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3971    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3971                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7955000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    125917444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    293807368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           419724812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     43294368                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    125917444                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          169211812                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    169211812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    419724812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          588936624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4502                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       289500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       214848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       214848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       214848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3357                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3685                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    550396950                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2008449                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      552405399                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    550396950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    550396950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    550396950                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2008449                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     552405399                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3358                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         8240                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11598                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170017999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    142254500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    312272499                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50630.732281                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 17263.895631                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26924.685204                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3358                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         3388                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6746                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170017999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    142254500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    312272499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50630.732281                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 41987.750885                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 46290.023570                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       43294368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30741563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74035932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     125917444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         48264254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174181698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     169211812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79005818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            248217630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000425938000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2419                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32723000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53623000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31313.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51313.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       688                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  2817                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.655738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.933947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.582047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.82%      0.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.93%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            9      3.69%     18.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            9      3.69%     22.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            7      2.87%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            3      1.23%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            5      2.05%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           15      6.15%     34.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          160     65.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.354839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.851323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    274.425163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     390245500                       # Total gap between requests
system.mem_ctrls.avgGap                      41330.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 43284121.213984340429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6025346.418992137536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 69906315.085653677583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 5851144.226606311277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12629500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    620981000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   8900610326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      4303.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    269523.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1887321.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         229555.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1954368                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2418000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8066259                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     6811233.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       21151015.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         54.184608                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    206114500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    172345500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       391460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3358                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3358                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222111000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222111000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66143.835616                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66143.835616                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3358                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3358                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66143.835616                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66143.835616                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8240                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8240                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    184606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    184606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22403.640777                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22403.640777                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    184606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    184606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 54488.193625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 54488.193625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    391460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  391463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     71                       # Simulator instruction rate (inst/s)
host_mem_usage                                5149356                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.20                       # Real time elapsed on the host
host_tick_rate                                1566411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       17749                       # Number of instructions simulated
sim_ops                                         18135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000390                       # Number of seconds simulated
sim_ticks                                   390354000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.795712                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6102                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6437                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6889                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    264515                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11428                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3938                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6111                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17713                       # Number of instructions committed
system.cpu.commit.committedOps                  18091                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       478977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.037770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.262696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       465502     97.19%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10787      2.25%     99.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1306      0.27%     99.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.25%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       478977                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     14279                       # Number of committed integer instructions.
system.cpu.commit.loads                          3395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9834     54.36%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.01%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3395     18.77%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     26.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             18091                       # Class of committed instruction
system.cpu.commit.refs                           8255                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17713                       # Number of Instructions Simulated
system.cpu.committedOps                         18091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              44.075425                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        44.075425                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                350350                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 5770                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  24444                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   123038                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5271                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1000                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        6889                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3358                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        338982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          24817                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3849                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008824                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             136780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6371                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.031788                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             479815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.053604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.474897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   470782     98.12%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2989      0.62%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1772      0.37%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2037      0.42%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      268      0.06%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1120      0.23%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      108      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      607      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               479815                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          300893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5980                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.108596                       # Inst execution rate
system.cpu.iew.exec_refs                        72236                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5088                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  269751                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4468                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5427                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               24231                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 67148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 84782                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35373                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        63753                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1073                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          567                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     10662                       # num instructions consuming a value
system.cpu.iew.wb_count                         21029                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.866066                       # average fanout of values written-back
system.cpu.iew.wb_producers                      9234                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.026936                       # insts written-back per cycle
system.cpu.iew.wb_sent                          84782                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82442                       # number of integer regfile reads
system.cpu.int_regfile_writes                    6366                       # number of integer regfile writes
system.cpu.ipc                               0.022688                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.022688                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12561     14.81%     14.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     14.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67150     79.18%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5092      6.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  84808                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14328                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168946                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       8      0.06%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14242     99.40%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    78      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  99135                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             663777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        21029                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             30369                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      24224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     84808                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        479815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.176751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.743795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              446269     93.01%     93.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13460      2.81%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3918      0.82%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1414      0.29%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14590      3.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  52      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          479815                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.108630                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5427                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  745165                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           780708                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  315788                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 16961                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  21942                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123442                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  29010                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                108042                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  24278                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               21177                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5837                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 31660                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4214                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            25146                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2932                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7418                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       503108                       # The number of ROB reads
system.cpu.rob.rob_writes                       49243                       # The number of ROB writes
system.cpu.timesIdled                            5536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              6746                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       214912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        32150                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 247062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11627                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11627    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11627                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8253300                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5814000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                7010                       # Transaction distribution
system.membus.trans_dist::ReadResp               7010                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        30840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       246998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  313050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14167                       # Request fanout histogram
system.membus.reqLayer6.occupancy            21397110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              326000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4161469                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2935500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28422000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.3                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3971                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3971    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3971                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7955000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    125916476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    293805110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           419721586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     43294036                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    125916476                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          169210511                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    169210511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    419721586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          588932098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4502                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       289500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       214848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       214848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       214848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3357                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3685                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    550392720                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2008433                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      552401154                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    550392720                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    550392720                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    550392720                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2008433                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     552401154                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3358                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         8240                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11598                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170017999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    142254500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    312272499                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50630.732281                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 17263.895631                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26924.685204                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3358                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         3388                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6746                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170017999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    142254500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    312272499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50630.732281                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 41987.750885                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 46290.023570                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       43294036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30741327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74035363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     125916476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         48263884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174180359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     169210511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79005211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            248215722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000425938000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2419                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32723000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53623000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31313.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51313.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       688                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  2817                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.655738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.933947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.582047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.82%      0.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.93%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            9      3.69%     18.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            9      3.69%     22.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            7      2.87%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            3      1.23%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            5      2.05%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           15      6.15%     34.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          160     65.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.354839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.851323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    274.425163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     390245500                       # Total gap between requests
system.mem_ctrls.avgGap                      41330.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 43283788.561152189970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6025300.112205844373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 69905777.832429021597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 5851099.258621661924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12629500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    620981000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   8900610326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      4303.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    269523.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1887321.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         229555.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1954368                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2418000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     8066425.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     6811233.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       21151182.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         54.184618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    206114500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    172348500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       391463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3358                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3358                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222111000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222111000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66143.835616                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66143.835616                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3358                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3358                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222111000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66143.835616                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66143.835616                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8240                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8240                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    184606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    184606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22403.640777                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22403.640777                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    184606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    184606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 54488.193625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 54488.193625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    391463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
