INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reest_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reest_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmit_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmitter_WR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_WR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/trasmitter_baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trasmitter_baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2458] undeclared symbol Rx_sample_ENABLE, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transceiver
INFO: [VRFC 10-2458] undeclared symbol reset_clean, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v:15]
INFO: [VRFC 10-2458] undeclared symbol TxD, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2458] undeclared symbol baud_tick, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:16]
INFO: [VRFC 10-2458] undeclared symbol Tx_sample_ENABLE, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transceiver_tb
INFO: [VRFC 10-2458] undeclared symbol Tx_BUSY, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_FERROR, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_PERROR, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_VALID, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
