<stg><name>atax_Pipeline_lprd_2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln5 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln15 = br i1 %tmp, void %for.inc.split, void %for.inc18.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:3 %lshr_ln5_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc.split:4 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln5_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:5 %zext_ln16 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:10 %A_0_load = load i11 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:12 %A_1_load = load i11 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:16 %add_ln15 = add i7 %j_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln5 = store i7 %add_ln15, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.inc18.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:10 %A_0_load = load i11 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %bitcast_ln16 = bitcast i32 %A_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:12 %A_1_load = load i11 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:13 %bitcast_ln16_1 = bitcast i32 %A_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.split:14 %store_ln16 = store i32 %bitcast_ln16, i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.split:15 %store_ln16 = store i32 %bitcast_ln16_1, i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="46" name="A_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="buff_A" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="buff_A_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="j" fromId="50" toId="5">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="A_1" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="56" from="empty" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="77" from="A_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="95" toId="8">
</dataflow>
<dataflow id="97" from="i" to="i_read" fromId="45" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_98" to="store_ln5" fromId="98" toId="9">
</dataflow>
<dataflow id="100" from="j" to="store_ln5" fromId="5" toId="9">
</dataflow>
<dataflow id="101" from="j" to="j_1" fromId="5" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="j_1" to="tmp" fromId="11" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_105" to="tmp" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="tmp" to="br_ln15" fromId="12" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_3" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="j_1" to="lshr_ln5_3" fromId="11" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_50" to="lshr_ln5_3" fromId="50" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_112" to="lshr_ln5_3" fromId="112" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="i_read" to="tmp_s" fromId="8" toId="15">
</dataflow>
<dataflow id="117" from="lshr_ln5_3" to="tmp_s" fromId="14" toId="15">
</dataflow>
<dataflow id="118" from="tmp_s" to="zext_ln16" fromId="15" toId="16">
</dataflow>
<dataflow id="119" from="A_0" to="A_0_addr" fromId="46" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_120" to="A_0_addr" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="zext_ln16" to="A_0_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="123" from="A_1" to="A_1_addr" fromId="47" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_120" to="A_1_addr" fromId="120" toId="18">
</dataflow>
<dataflow id="125" from="zext_ln16" to="A_1_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="126" from="A_0_addr" to="A_0_load" fromId="17" toId="19">
</dataflow>
<dataflow id="127" from="A_1_addr" to="A_1_load" fromId="18" toId="20">
</dataflow>
<dataflow id="128" from="j_1" to="add_ln15" fromId="11" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln15" fromId="129" toId="21">
</dataflow>
<dataflow id="131" from="add_ln15" to="store_ln5" fromId="21" toId="22">
</dataflow>
<dataflow id="132" from="j" to="store_ln5" fromId="5" toId="22">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_62" to="specpipeline_ln4" fromId="62" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_57" to="specpipeline_ln4" fromId="57" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_57" to="specpipeline_ln4" fromId="57" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_57" to="specpipeline_ln4" fromId="57" toId="23">
</dataflow>
<dataflow id="139" from="empty_0" to="specpipeline_ln4" fromId="60" toId="23">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="140" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln5" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln5" fromId="142" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln5" fromId="142" toId="24">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="empty_5" to="specloopname_ln15" fromId="148" toId="25">
</dataflow>
<dataflow id="150" from="buff_A" to="buff_A_addr" fromId="48" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_120" to="buff_A_addr" fromId="120" toId="26">
</dataflow>
<dataflow id="152" from="zext_ln16" to="buff_A_addr" fromId="16" toId="26">
</dataflow>
<dataflow id="153" from="buff_A_1" to="buff_A_1_addr" fromId="49" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_120" to="buff_A_1_addr" fromId="120" toId="27">
</dataflow>
<dataflow id="155" from="zext_ln16" to="buff_A_1_addr" fromId="16" toId="27">
</dataflow>
<dataflow id="156" from="A_0_addr" to="A_0_load" fromId="17" toId="28">
</dataflow>
<dataflow id="157" from="A_0_load" to="bitcast_ln16" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="A_1_addr" to="A_1_load" fromId="18" toId="30">
</dataflow>
<dataflow id="159" from="A_1_load" to="bitcast_ln16_1" fromId="30" toId="31">
</dataflow>
<dataflow id="160" from="bitcast_ln16" to="store_ln16" fromId="29" toId="32">
</dataflow>
<dataflow id="161" from="buff_A_addr" to="store_ln16" fromId="26" toId="32">
</dataflow>
<dataflow id="162" from="bitcast_ln16_1" to="store_ln16" fromId="31" toId="33">
</dataflow>
<dataflow id="163" from="buff_A_1_addr" to="store_ln16" fromId="27" toId="33">
</dataflow>
<dataflow id="164" from="tmp" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
