INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:07:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 buffer30/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.465ns period=6.930ns})
  Destination:            buffer31/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.465ns period=6.930ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.930ns  (clk rise@6.930ns - clk rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 1.299ns (18.525%)  route 5.713ns (81.475%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.413 - 6.930 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1850, unset)         0.508     0.508    buffer30/clk
                         FDRE                                         r  buffer30/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer30/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer31/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer31/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer31_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/minusOp_carry_i_54/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/minusOp_carry_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/minusOp_carry_i_35/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/minusOp_carry_i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=69, unplaced)        0.678     3.253    buffer64/fifo/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.296 f  buffer64/fifo/i___0_i_8/O
                         net (fo=11, unplaced)        0.423     3.719    buffer97/fifo/cond_br44_trueOut_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     3.762 f  buffer97/fifo/i___0_i_17/O
                         net (fo=2, unplaced)         0.388     4.150    buffer97/fifo/i___0_i_17_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.193 f  buffer97/fifo/Head[0]_i_2__0/O
                         net (fo=6, unplaced)         0.254     4.447    buffer97/fifo/buffer100_outs_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     4.490 r  buffer97/fifo/i___0_i_9/O
                         net (fo=6, unplaced)         0.409     4.899    fork28/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     4.942 r  fork28/control/generateBlocks[1].regblock/i___0_i_2/O
                         net (fo=1, unplaced)         0.244     5.186    fork27/control/generateBlocks[0].regblock/Full_reg
                         LUT6 (Prop_lut6_I4_O)        0.043     5.229 f  fork27/control/generateBlocks[0].regblock/join_inputs//i___0/O
                         net (fo=4, unplaced)         0.268     5.497    fork16/control/generateBlocks[3].regblock/buffer91_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     5.540 r  fork16/control/generateBlocks[3].regblock/transmitValue_i_2__21/O
                         net (fo=2, unplaced)         0.233     5.773    fork16/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     5.816 f  fork16/control/generateBlocks[0].regblock/transmitValue_i_2__73/O
                         net (fo=10, unplaced)        0.287     6.103    control_merge2/fork_valid/generateBlocks[1].regblock/outs_reg[31]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.146 r  control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_10__0/O
                         net (fo=1, unplaced)         0.244     6.390    fork15/control/generateBlocks[13].regblock/fullReg_i_2__6
                         LUT6 (Prop_lut6_I0_O)        0.043     6.433 r  fork15/control/generateBlocks[13].regblock/fullReg_i_5__2/O
                         net (fo=1, unplaced)         0.377     6.810    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__6/O
                         net (fo=23, unplaced)        0.307     7.160    buffer30/control/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     7.203 r  buffer30/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.520    buffer31/E[0]
                         FDRE                                         r  buffer31/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.930     6.930 r  
                                                      0.000     6.930 r  clk (IN)
                         net (fo=1850, unset)         0.483     7.413    buffer31/clk
                         FDRE                                         r  buffer31/dataReg_reg[0]/C
                         clock pessimism              0.000     7.413    
                         clock uncertainty           -0.035     7.377    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.185    buffer31/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 -0.335    




