<dec f='llvm/llvm/include/llvm/DebugInfo/CodeView/CodeViewRegisters.def' l='682' type='180'/>
<doc f='llvm/llvm/include/llvm/DebugInfo/CodeView/CodeViewRegisters.def' l='680'>// 128-bit SIMD registers</doc>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='199' u='r' c='_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
