

================================================================
== Vitis HLS Report for 'hard_tanh_array_array_ap_fixed_8_1_4_0_0_6u_hard_tanh_config4_s'
================================================================
* Date:           Tue Nov  4 16:13:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.226 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      580|      580|  2.900 us|  2.900 us|  580|  580|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HardSigmoidActLoop  |      578|      578|         4|          1|          1|   576|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i132 %layer2_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln476 = store i10 0, i10 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 10 'store' 'store_ln476' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln476 = br void %HardSigmoidPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 11 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln476 = icmp_eq  i10 %i_1, i10 576" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 13 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%i_2 = add i10 %i_1, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln476, void %HardSigmoidPackLoop.split_ifconv, void %for.end17" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 15 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln476 = store i10 %i_2, i10 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 16 'store' 'store_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%layer2_out_read = read i132 @_ssdm_op_Read.ap_fifo.volatile.i132P0A, i132 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:479]   --->   Operation 17 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.78> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 132> <Depth = 576> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln486 = trunc i132 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 18 'trunc' 'trunc_ln486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 22, i32 43" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 44, i32 65" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 20 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 66, i32 87" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 21 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 88, i32 109" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 22 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 110, i32 131" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 23 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln486, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln486 = sext i23 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 25 'sext' 'sext_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.92ns)   --->   "%sigmoid = add i24 %sext_ln486, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 26 'add' 'sigmoid' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.93ns)   --->   "%icmp_ln487 = icmp_sgt  i24 %sigmoid, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 27 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%or_ln487 = or i1 %icmp_ln487, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 29 'or' 'or_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487 = select i1 %icmp_ln487, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 30 'select' 'select_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%trunc_ln491 = trunc i24 %sigmoid" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 31 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487_1 = select i1 %or_ln487, i11 %select_ln487, i11 %trunc_ln491" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 32 'select' 'select_ln487_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_1, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 33 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491 = add i12 %shl_ln1, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 34 'add' 'add_ln491' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 35 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln491_1 = trunc i12 %add_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 36 'trunc' 'trunc_ln491_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.54ns)   --->   "%icmp_ln491 = icmp_ne  i2 %trunc_ln491_1, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 37 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 38 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_s, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 39 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln486_1 = sext i23 %and_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 40 'sext' 'sext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.92ns)   --->   "%sigmoid_1 = add i24 %sext_ln486_1, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 41 'add' 'sigmoid_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.93ns)   --->   "%icmp_ln487_1 = icmp_sgt  i24 %sigmoid_1, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 42 'icmp' 'icmp_ln487_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_1, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 43 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%or_ln487_1 = or i1 %icmp_ln487_1, i1 %tmp_51" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 44 'or' 'or_ln487_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%select_ln487_2 = select i1 %icmp_ln487_1, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 45 'select' 'select_ln487_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%trunc_ln491_2 = trunc i24 %sigmoid_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 46 'trunc' 'trunc_ln491_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%select_ln487_3 = select i1 %or_ln487_1, i11 %select_ln487_2, i11 %trunc_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 47 'select' 'select_ln487_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%shl_ln491_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_3, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 48 'bitconcatenate' 'shl_ln491_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491_2 = add i12 %shl_ln491_s, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 49 'add' 'add_ln491_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 50 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln491_4 = trunc i12 %add_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 51 'trunc' 'trunc_ln491_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.54ns)   --->   "%icmp_ln491_1 = icmp_ne  i2 %trunc_ln491_4, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 52 'icmp' 'icmp_ln491_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 53 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%and_ln486_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_11, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 54 'bitconcatenate' 'and_ln486_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln486_2 = sext i23 %and_ln486_s" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 55 'sext' 'sext_ln486_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.92ns)   --->   "%sigmoid_2 = add i24 %sext_ln486_2, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 56 'add' 'sigmoid_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.93ns)   --->   "%icmp_ln487_2 = icmp_sgt  i24 %sigmoid_2, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 57 'icmp' 'icmp_ln487_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_2, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 58 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%or_ln487_2 = or i1 %icmp_ln487_2, i1 %tmp_57" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 59 'or' 'or_ln487_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%select_ln487_4 = select i1 %icmp_ln487_2, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 60 'select' 'select_ln487_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%trunc_ln491_5 = trunc i24 %sigmoid_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 61 'trunc' 'trunc_ln491_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%select_ln487_5 = select i1 %or_ln487_2, i11 %select_ln487_4, i11 %trunc_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 62 'select' 'select_ln487_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%shl_ln491_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_5, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 63 'bitconcatenate' 'shl_ln491_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491_4 = add i12 %shl_ln491_1, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 64 'add' 'add_ln491_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 65 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln491_7 = trunc i12 %add_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 66 'trunc' 'trunc_ln491_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.54ns)   --->   "%icmp_ln491_2 = icmp_ne  i2 %trunc_ln491_7, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 67 'icmp' 'icmp_ln491_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 68 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%and_ln486_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_12, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 69 'bitconcatenate' 'and_ln486_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln486_3 = sext i23 %and_ln486_1" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 70 'sext' 'sext_ln486_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.92ns)   --->   "%sigmoid_3 = add i24 %sext_ln486_3, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 71 'add' 'sigmoid_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.93ns)   --->   "%icmp_ln487_3 = icmp_sgt  i24 %sigmoid_3, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 72 'icmp' 'icmp_ln487_3' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_3, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 73 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%or_ln487_3 = or i1 %icmp_ln487_3, i1 %tmp_63" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 74 'or' 'or_ln487_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%select_ln487_6 = select i1 %icmp_ln487_3, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 75 'select' 'select_ln487_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%trunc_ln491_8 = trunc i24 %sigmoid_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 76 'trunc' 'trunc_ln491_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%select_ln487_7 = select i1 %or_ln487_3, i11 %select_ln487_6, i11 %trunc_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 77 'select' 'select_ln487_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%shl_ln491_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_7, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 78 'bitconcatenate' 'shl_ln491_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491_6 = add i12 %shl_ln491_2, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 79 'add' 'add_ln491_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 80 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln491_10 = trunc i12 %add_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 81 'trunc' 'trunc_ln491_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.54ns)   --->   "%icmp_ln491_3 = icmp_ne  i2 %trunc_ln491_10, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 82 'icmp' 'icmp_ln491_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 83 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%and_ln486_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_13, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 84 'bitconcatenate' 'and_ln486_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln486_4 = sext i23 %and_ln486_2" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 85 'sext' 'sext_ln486_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.92ns)   --->   "%sigmoid_4 = add i24 %sext_ln486_4, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 86 'add' 'sigmoid_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.93ns)   --->   "%icmp_ln487_4 = icmp_sgt  i24 %sigmoid_4, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 87 'icmp' 'icmp_ln487_4' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_4, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 88 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%or_ln487_4 = or i1 %icmp_ln487_4, i1 %tmp_69" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 89 'or' 'or_ln487_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%select_ln487_8 = select i1 %icmp_ln487_4, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 90 'select' 'select_ln487_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%trunc_ln491_11 = trunc i24 %sigmoid_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 91 'trunc' 'trunc_ln491_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%select_ln487_9 = select i1 %or_ln487_4, i11 %select_ln487_8, i11 %trunc_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 92 'select' 'select_ln487_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%shl_ln491_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_9, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 93 'bitconcatenate' 'shl_ln491_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491_8 = add i12 %shl_ln491_3, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 94 'add' 'add_ln491_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 95 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln491_12 = trunc i12 %add_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 96 'trunc' 'trunc_ln491_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.54ns)   --->   "%icmp_ln491_4 = icmp_ne  i2 %trunc_ln491_12, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 97 'icmp' 'icmp_ln491_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 98 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln486_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_14, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 99 'bitconcatenate' 'and_ln486_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln486_5 = sext i23 %and_ln486_3" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 100 'sext' 'sext_ln486_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.92ns)   --->   "%sigmoid_5 = add i24 %sext_ln486_5, i24 512" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 101 'add' 'sigmoid_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.93ns)   --->   "%icmp_ln487_5 = icmp_sgt  i24 %sigmoid_5, i24 1024" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 102 'icmp' 'icmp_ln487_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_5, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 103 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%or_ln487_5 = or i1 %icmp_ln487_5, i1 %tmp_75" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 104 'or' 'or_ln487_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%select_ln487_10 = select i1 %icmp_ln487_5, i11 1024, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 105 'select' 'select_ln487_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%trunc_ln491_13 = trunc i24 %sigmoid_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 106 'trunc' 'trunc_ln491_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%select_ln487_11 = select i1 %or_ln487_5, i11 %select_ln487_10, i11 %trunc_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 107 'select' 'select_ln487_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%shl_ln491_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_11, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 108 'bitconcatenate' 'shl_ln491_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln491_10 = add i12 %shl_ln491_4, i12 3072" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 109 'add' 'add_ln491_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 110 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln491_15 = trunc i12 %add_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 111 'trunc' 'trunc_ln491_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.54ns)   --->   "%icmp_ln491_5 = icmp_ne  i2 %trunc_ln491_15, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 112 'icmp' 'icmp_ln491_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 113 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [firmware/nnet_utils/nnet_activation_stream.h:496]   --->   Operation 264 'ret' 'ret_ln496' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln477 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:477]   --->   Operation 114 'specpipeline' 'specpipeline_ln477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln476 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 116 'specloopname' 'specloopname_ln476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 117 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 118 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 119 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%or_ln491 = or i1 %tmp_46, i1 %icmp_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 120 'or' 'or_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%and_ln491 = and i1 %or_ln491, i1 %tmp_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 121 'and' 'and_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%zext_ln491 = zext i1 %and_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 122 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_1 = add i8 %trunc_ln, i8 %zext_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 123 'add' 'add_ln491_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_1, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 124 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_5)   --->   "%xor_ln491 = xor i1 %tmp_50, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 125 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_1 = xor i1 %tmp_49, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 126 'xor' 'xor_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%or_ln491_1 = or i1 %tmp_50, i1 %xor_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 127 'or' 'or_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_5)   --->   "%and_ln491_1 = and i1 %tmp_44, i1 %xor_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 128 'and' 'and_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_5)   --->   "%and_ln491_2 = and i1 %and_ln491_1, i1 %tmp_49" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 129 'and' 'and_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_2 = xor i1 %tmp_44, i1 %or_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 130 'xor' 'xor_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_3 = xor i1 %xor_ln491_2, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 131 'xor' 'xor_ln491_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%or_ln491_2 = or i1 %tmp_50, i1 %xor_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 132 'or' 'or_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_4 = xor i1 %tmp_44, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 133 'xor' 'xor_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_3 = and i1 %or_ln491_2, i1 %xor_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 134 'and' 'and_ln491_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_5)   --->   "%and_ln491_4 = and i1 %tmp_50, i1 %tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 135 'and' 'and_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_5)   --->   "%or_ln491_3 = or i1 %and_ln491_2, i1 %and_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 136 'or' 'or_ln491_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_5 = xor i1 %or_ln491_3, i1 %tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 137 'xor' 'xor_ln491_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln491 = select i1 %and_ln491_3, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 138 'select' 'select_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln491_4 = or i1 %and_ln491_3, i1 %xor_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 139 'or' 'or_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data = select i1 %or_ln491_4, i8 %select_ln491, i8 %add_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 140 'select' 'out_data' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%trunc_ln491_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_2, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 141 'partselect' 'trunc_ln491_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 142 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 143 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%or_ln491_5 = or i1 %tmp_53, i1 %icmp_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 144 'or' 'or_ln491_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%and_ln491_5 = and i1 %or_ln491_5, i1 %tmp_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 145 'and' 'and_ln491_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%zext_ln491_1 = zext i1 %and_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 146 'zext' 'zext_ln491_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_3 = add i8 %trunc_ln491_3, i8 %zext_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 147 'add' 'add_ln491_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_3, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 148 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_11)   --->   "%xor_ln491_6 = xor i1 %tmp_56, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 149 'xor' 'xor_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%xor_ln491_7 = xor i1 %tmp_55, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 150 'xor' 'xor_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%or_ln491_6 = or i1 %tmp_56, i1 %xor_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 151 'or' 'or_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_11)   --->   "%and_ln491_6 = and i1 %tmp_52, i1 %xor_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 152 'and' 'and_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_11)   --->   "%and_ln491_7 = and i1 %and_ln491_6, i1 %tmp_55" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 153 'and' 'and_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%xor_ln491_8 = xor i1 %tmp_52, i1 %or_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 154 'xor' 'xor_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%xor_ln491_9 = xor i1 %xor_ln491_8, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 155 'xor' 'xor_ln491_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%or_ln491_7 = or i1 %tmp_56, i1 %xor_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 156 'or' 'or_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_8)   --->   "%xor_ln491_10 = xor i1 %tmp_52, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 157 'xor' 'xor_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_8 = and i1 %or_ln491_7, i1 %xor_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 158 'and' 'and_ln491_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_11)   --->   "%and_ln491_9 = and i1 %tmp_56, i1 %tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 159 'and' 'and_ln491_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_11)   --->   "%or_ln491_8 = or i1 %and_ln491_7, i1 %and_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 160 'or' 'or_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_11 = xor i1 %or_ln491_8, i1 %tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 161 'xor' 'xor_ln491_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%select_ln491_2 = select i1 %and_ln491_8, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 162 'select' 'select_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%or_ln491_9 = or i1 %and_ln491_8, i1 %xor_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 163 'or' 'or_ln491_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_1 = select i1 %or_ln491_9, i8 %select_ln491_2, i8 %add_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 164 'select' 'out_data_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%trunc_ln491_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_4, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 165 'partselect' 'trunc_ln491_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 166 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 167 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%or_ln491_10 = or i1 %tmp_59, i1 %icmp_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 168 'or' 'or_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%and_ln491_10 = and i1 %or_ln491_10, i1 %tmp_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 169 'and' 'and_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%zext_ln491_2 = zext i1 %and_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 170 'zext' 'zext_ln491_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_5 = add i8 %trunc_ln491_6, i8 %zext_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 171 'add' 'add_ln491_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_5, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 172 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_17)   --->   "%xor_ln491_12 = xor i1 %tmp_62, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 173 'xor' 'xor_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%xor_ln491_13 = xor i1 %tmp_61, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 174 'xor' 'xor_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%or_ln491_11 = or i1 %tmp_62, i1 %xor_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 175 'or' 'or_ln491_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_17)   --->   "%and_ln491_11 = and i1 %tmp_58, i1 %xor_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 176 'and' 'and_ln491_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_17)   --->   "%and_ln491_12 = and i1 %and_ln491_11, i1 %tmp_61" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 177 'and' 'and_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%xor_ln491_14 = xor i1 %tmp_58, i1 %or_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 178 'xor' 'xor_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%xor_ln491_15 = xor i1 %xor_ln491_14, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 179 'xor' 'xor_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%or_ln491_12 = or i1 %tmp_62, i1 %xor_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 180 'or' 'or_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_13)   --->   "%xor_ln491_16 = xor i1 %tmp_58, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 181 'xor' 'xor_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_13 = and i1 %or_ln491_12, i1 %xor_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 182 'and' 'and_ln491_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_17)   --->   "%and_ln491_14 = and i1 %tmp_62, i1 %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 183 'and' 'and_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_17)   --->   "%or_ln491_13 = or i1 %and_ln491_12, i1 %and_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 184 'or' 'or_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_17 = xor i1 %or_ln491_13, i1 %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 185 'xor' 'xor_ln491_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%select_ln491_4 = select i1 %and_ln491_13, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 186 'select' 'select_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%or_ln491_14 = or i1 %and_ln491_13, i1 %xor_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 187 'or' 'or_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_2 = select i1 %or_ln491_14, i8 %select_ln491_4, i8 %add_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 188 'select' 'out_data_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%trunc_ln491_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_6, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 189 'partselect' 'trunc_ln491_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 190 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 191 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%or_ln491_15 = or i1 %tmp_65, i1 %icmp_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 192 'or' 'or_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%and_ln491_15 = and i1 %or_ln491_15, i1 %tmp_66" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 193 'and' 'and_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%zext_ln491_3 = zext i1 %and_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 194 'zext' 'zext_ln491_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_7 = add i8 %trunc_ln491_9, i8 %zext_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 195 'add' 'add_ln491_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_7, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 196 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_23)   --->   "%xor_ln491_18 = xor i1 %tmp_68, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 197 'xor' 'xor_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%xor_ln491_19 = xor i1 %tmp_67, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 198 'xor' 'xor_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%or_ln491_16 = or i1 %tmp_68, i1 %xor_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 199 'or' 'or_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_23)   --->   "%and_ln491_16 = and i1 %tmp_64, i1 %xor_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 200 'and' 'and_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_23)   --->   "%and_ln491_17 = and i1 %and_ln491_16, i1 %tmp_67" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 201 'and' 'and_ln491_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%xor_ln491_20 = xor i1 %tmp_64, i1 %or_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 202 'xor' 'xor_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%xor_ln491_21 = xor i1 %xor_ln491_20, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 203 'xor' 'xor_ln491_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%or_ln491_17 = or i1 %tmp_68, i1 %xor_ln491_21" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 204 'or' 'or_ln491_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_18)   --->   "%xor_ln491_22 = xor i1 %tmp_64, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 205 'xor' 'xor_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_18 = and i1 %or_ln491_17, i1 %xor_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 206 'and' 'and_ln491_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_23)   --->   "%and_ln491_19 = and i1 %tmp_68, i1 %tmp_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 207 'and' 'and_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_23)   --->   "%or_ln491_18 = or i1 %and_ln491_17, i1 %and_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 208 'or' 'or_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_23 = xor i1 %or_ln491_18, i1 %tmp_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 209 'xor' 'xor_ln491_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%select_ln491_6 = select i1 %and_ln491_18, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 210 'select' 'select_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%or_ln491_19 = or i1 %and_ln491_18, i1 %xor_ln491_23" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 211 'or' 'or_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_3 = select i1 %or_ln491_19, i8 %select_ln491_6, i8 %add_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 212 'select' 'out_data_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%trunc_ln491_s = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_8, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 213 'partselect' 'trunc_ln491_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 214 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 215 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%or_ln491_20 = or i1 %tmp_71, i1 %icmp_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 216 'or' 'or_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%and_ln491_20 = and i1 %or_ln491_20, i1 %tmp_72" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 217 'and' 'and_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%zext_ln491_4 = zext i1 %and_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 218 'zext' 'zext_ln491_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_9 = add i8 %trunc_ln491_s, i8 %zext_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 219 'add' 'add_ln491_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_9, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 220 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_29)   --->   "%xor_ln491_24 = xor i1 %tmp_74, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 221 'xor' 'xor_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%xor_ln491_25 = xor i1 %tmp_73, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 222 'xor' 'xor_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%or_ln491_21 = or i1 %tmp_74, i1 %xor_ln491_25" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 223 'or' 'or_ln491_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_29)   --->   "%and_ln491_21 = and i1 %tmp_70, i1 %xor_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 224 'and' 'and_ln491_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_29)   --->   "%and_ln491_22 = and i1 %and_ln491_21, i1 %tmp_73" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 225 'and' 'and_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%xor_ln491_26 = xor i1 %tmp_70, i1 %or_ln491_21" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 226 'xor' 'xor_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%xor_ln491_27 = xor i1 %xor_ln491_26, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 227 'xor' 'xor_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%or_ln491_22 = or i1 %tmp_74, i1 %xor_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 228 'or' 'or_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_23)   --->   "%xor_ln491_28 = xor i1 %tmp_70, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 229 'xor' 'xor_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_23 = and i1 %or_ln491_22, i1 %xor_ln491_28" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 230 'and' 'and_ln491_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_29)   --->   "%and_ln491_24 = and i1 %tmp_74, i1 %tmp_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 231 'and' 'and_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_29)   --->   "%or_ln491_23 = or i1 %and_ln491_22, i1 %and_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 232 'or' 'or_ln491_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_29 = xor i1 %or_ln491_23, i1 %tmp_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 233 'xor' 'xor_ln491_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%select_ln491_8 = select i1 %and_ln491_23, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 234 'select' 'select_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%or_ln491_24 = or i1 %and_ln491_23, i1 %xor_ln491_29" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 235 'or' 'or_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_4 = select i1 %or_ln491_24, i8 %select_ln491_8, i8 %add_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 236 'select' 'out_data_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%trunc_ln491_14 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_10, i32 3, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 237 'partselect' 'trunc_ln491_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 238 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 239 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%or_ln491_25 = or i1 %tmp_77, i1 %icmp_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 240 'or' 'or_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%and_ln491_25 = and i1 %or_ln491_25, i1 %tmp_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 241 'and' 'and_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%zext_ln491_5 = zext i1 %and_ln491_25" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 242 'zext' 'zext_ln491_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_11 = add i8 %trunc_ln491_14, i8 %zext_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 243 'add' 'add_ln491_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_11, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 244 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_35)   --->   "%xor_ln491_30 = xor i1 %tmp_80, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 245 'xor' 'xor_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%xor_ln491_31 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 246 'xor' 'xor_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%or_ln491_26 = or i1 %tmp_80, i1 %xor_ln491_31" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 247 'or' 'or_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_35)   --->   "%and_ln491_26 = and i1 %tmp_76, i1 %xor_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 248 'and' 'and_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_35)   --->   "%and_ln491_27 = and i1 %and_ln491_26, i1 %tmp_79" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 249 'and' 'and_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%xor_ln491_32 = xor i1 %tmp_76, i1 %or_ln491_26" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 250 'xor' 'xor_ln491_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%xor_ln491_33 = xor i1 %xor_ln491_32, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 251 'xor' 'xor_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%or_ln491_27 = or i1 %tmp_80, i1 %xor_ln491_33" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 252 'or' 'or_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_28)   --->   "%xor_ln491_34 = xor i1 %tmp_76, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 253 'xor' 'xor_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_28 = and i1 %or_ln491_27, i1 %xor_ln491_34" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 254 'and' 'and_ln491_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_35)   --->   "%and_ln491_29 = and i1 %tmp_80, i1 %tmp_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 255 'and' 'and_ln491_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_35)   --->   "%or_ln491_28 = or i1 %and_ln491_27, i1 %and_ln491_29" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 256 'or' 'or_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_35 = xor i1 %or_ln491_28, i1 %tmp_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 257 'xor' 'xor_ln491_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_11)   --->   "%select_ln491_10 = select i1 %and_ln491_28, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 258 'select' 'select_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_11)   --->   "%or_ln491_29 = or i1 %and_ln491_28, i1 %xor_ln491_35" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 259 'or' 'or_ln491_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_11 = select i1 %or_ln491_29, i8 %select_ln491_10, i8 %add_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 260 'select' 'select_ln491_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln494_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %select_ln491_11, i8 %out_data_4, i8 %out_data_3, i8 %out_data_2, i8 %out_data_1, i8 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 261 'bitconcatenate' 'or_ln494_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.78ns)   --->   "%write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer4_out, i48 %or_ln494_s" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 262 'write' 'write_ln494' <Predicate = true> <Delay = 1.78> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 576> <FIFO>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln476 = br void %HardSigmoidPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 263 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.641ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln476', firmware/nnet_utils/nnet_activation_stream.h:476) of constant 0 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [6]  (0.427 ns)
	'load' operation 10 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:476) on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [9]  (0.000 ns)
	'add' operation 10 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:476) [11]  (0.787 ns)
	'store' operation 0 bit ('store_ln476', firmware/nnet_utils/nnet_activation_stream.h:476) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [260]  (0.427 ns)

 <State 2>: 1.781ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_activation_stream.h:479) on port 'layer2_out' (firmware/nnet_utils/nnet_activation_stream.h:479) [17]  (1.781 ns)

 <State 3>: 3.216ns
The critical path consists of the following:
	'add' operation 24 bit ('sigmoid', firmware/nnet_utils/nnet_activation_stream.h:486) [21]  (0.924 ns)
	'icmp' operation 1 bit ('icmp_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [22]  (0.934 ns)
	'select' operation 11 bit ('select_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [25]  (0.000 ns)
	'select' operation 11 bit ('select_ln487_1', firmware/nnet_utils/nnet_activation_stream.h:487) [27]  (0.000 ns)
	'add' operation 12 bit ('add_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [29]  (0.809 ns)
	'icmp' operation 1 bit ('icmp_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [35]  (0.548 ns)

 <State 4>: 3.226ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln491_1', firmware/nnet_utils/nnet_activation_stream.h:491) [40]  (0.765 ns)
	'and' operation 1 bit ('and_ln491_4', firmware/nnet_utils/nnet_activation_stream.h:491) [52]  (0.000 ns)
	'or' operation 1 bit ('or_ln491_3', firmware/nnet_utils/nnet_activation_stream.h:491) [53]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln491_5', firmware/nnet_utils/nnet_activation_stream.h:491) [54]  (0.287 ns)
	'or' operation 1 bit ('or_ln491_4', firmware/nnet_utils/nnet_activation_stream.h:491) [56]  (0.000 ns)
	'select' operation 8 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:491) [57]  (0.393 ns)
	fifo write operation ('write_ln494', firmware/nnet_utils/nnet_activation_stream.h:494) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:494) [259]  (1.781 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
