

================================================================
== Vitis HLS Report for 'mp_mul_143_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:06 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1256|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1181|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1181|   1420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_444_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_374_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_183_fu_420_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_184_fu_430_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_416_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_494_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_250_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln158_fu_228_p2      |         +|   0|  0|  14|           7|           7|
    |t_fu_660_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_565_p2        |         +|   0|  0|  71|          64|          64|
    |temp_77_fu_450_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_384_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_580_p2              |         +|   0|  0|  71|          64|          64|
    |v_187_fu_506_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_239_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln160_fu_632_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_214_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_13_fu_524_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_25_fu_602_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_642_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_63_fu_512_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_64_fu_518_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_65_fu_530_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_37_fu_598_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_39_fu_637_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_47_fu_615_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_594_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1256|        1150|        1150|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_19_fu_92               |   9|          2|    4|          8|
    |t_33_fu_84               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_88               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_813                      |  32|   0|   32|          0|
    |add_ln133_reg_823                      |  32|   0|   64|         32|
    |add_ln133_reg_823_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_726                             |  32|   0|   32|          0|
    |al_reg_716                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_731                             |  32|   0|   32|          0|
    |bl_reg_721                             |  32|   0|   32|          0|
    |icmp_ln157_reg_702                     |   1|   0|    1|          0|
    |j_19_fu_92                             |   4|   0|    4|          0|
    |t_33_fu_84                             |   3|   0|    3|          0|
    |tempReg_reg_828                        |  64|   0|   64|          0|
    |tempReg_reg_828_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_425_reg_802                        |   2|   0|    2|          0|
    |tmp_426_reg_786                        |  32|   0|   32|          0|
    |tmp_426_reg_786_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_427_reg_792                        |  32|   0|   32|          0|
    |tmp_427_reg_792_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_428_reg_797                        |  32|   0|   32|          0|
    |tmp_429_reg_818                        |   2|   0|    2|          0|
    |tmp_s_reg_781                          |  32|   0|   32|          0|
    |trunc_ln106_234_reg_765                |  32|   0|   32|          0|
    |trunc_ln106_235_reg_770                |  32|   0|   32|          0|
    |trunc_ln106_236_reg_775                |  32|   0|   32|          0|
    |trunc_ln106_236_reg_775_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_760                    |  32|   0|   32|          0|
    |trunc_ln125_reg_807                    |  32|   0|   32|          0|
    |trunc_ln125_reg_807_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_837                  |  64|   0|   64|          0|
    |u_reg_842                              |  64|   0|   64|          0|
    |v_35_fu_88                             |  64|   0|   64|          0|
    |icmp_ln157_reg_702                     |  64|  32|    1|          0|
    |tmp_428_reg_797                        |  64|  32|   32|          0|
    |trunc_ln106_reg_760                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1181|  96| 1118|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_465_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_465_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_465_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_465_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_469_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_469_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_469_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_469_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_473_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_473_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_473_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_473_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_477_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_477_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_477_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_477_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.143_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                            zext_ln156|        scalar|
|zext_ln145          |   in|    7|     ap_none|                            zext_ln145|        scalar|
|a_address0          |  out|    7|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_35_out            |  out|   64|      ap_vld|                              v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                              v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                              t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                              t_33_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 15 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln145"   --->   Operation 16 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 17 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 18 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 19 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 20 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 21 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:157]   --->   Operation 27 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 28 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 29 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 30 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 31 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln158 = add i7 %zext_ln145_read, i7 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 32 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln158_32 = zext i7 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 33 'zext' 'zext_ln158_32' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158_32" [src/generic/fp_generic.c:158]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 35 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%sub_ln158 = sub i3 %tmp, i3 %trunc_ln157" [src/generic/fp_generic.c:158]   --->   Operation 36 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln158_31 = zext i3 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 37 'zext' 'zext_ln158_31' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_31" [src/generic/fp_generic.c:158]   --->   Operation 38 'getelementptr' 'b_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 39 'load' 'b_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 40 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 41 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 43 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 44 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 45 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 46 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 47 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 48 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 49 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105_157 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 50 'zext' 'zext_ln105_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 51 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_157, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_157, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 54 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 55 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_157, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 57 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_234 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 59 'trunc' 'trunc_ln106_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_157, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_235 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'trunc' 'trunc_ln106_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_236 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 67 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_235" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 69 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123_147 = zext i32 %trunc_ln106_234" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 70 'zext' 'zext_ln123_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_147" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 71 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_148 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln123_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_148, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 75 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106_199 = zext i2 %tmp_425" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln106_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_200 = zext i32 %tmp_426" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln106_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_201 = zext i32 %tmp_427" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln106_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_236" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_236, i32 %tmp_426" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln130_183 = add i33 %zext_ln130, i33 %zext_ln106_200" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'add_ln130_183' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_147 = zext i33 %add_ln130_183" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln130_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130_184 = add i33 %zext_ln106_201, i33 %zext_ln106_199" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'add_ln130_184' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_184" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_148 = zext i33 %add_ln130_184" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln130_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (2.59ns)   --->   "%temp_77 = add i34 %zext_ln130_148, i34 %zext_ln130_147" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'temp_77' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_77, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 88 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 89 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 90 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln133_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_428, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 91 'bitconcatenate' 'and_ln133_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_429, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 92 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 93 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_19" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 95 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (3.52ns)   --->   "%v_187 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 96 'add' 'v_187' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_63 = xor i64 %v_187, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 97 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 98 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 99 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v_187" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 100 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_158 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'zext' 'zext_ln105_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 103 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_52, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 104 'bitconcatenate' 'or_ln45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln45, i64 %zext_ln105_158" [src/generic/fp_generic.c:160]   --->   Operation 105 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_187, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 107 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 108 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 109 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%t_33_load27 = load i3 %t_33"   --->   Operation 129 'load' 't_33_load27' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%v_35_load25 = load i64 %v_35"   --->   Operation 130 'load' 'v_35_load25' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 110 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 111 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 113 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 114 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160_37 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 115 'xor' 'xor_ln160_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%or_ln160_25 = or i64 %xor_ln160, i64 %xor_ln160_37" [src/generic/fp_generic.c:160]   --->   Operation 116 'or' 'or_ln160_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 117 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_47 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 119 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_47, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 120 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 121 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_39 = xor i64 %or_ln160_25, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160 = or i64 %xor_ln160_39, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 123 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 124 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp_148" [src/generic/fp_generic.c:161]   --->   Operation 125 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 126 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 127 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 128 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 0111111111]
v_35                    (alloca           ) [ 0111111110]
j_19                    (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
zext_ln145_read         (read             ) [ 0000000000]
zext_ln156_read         (read             ) [ 0000000000]
v_read                  (read             ) [ 0000000000]
indvars_iv_read         (read             ) [ 0000000000]
zext_ln156_cast         (zext             ) [ 0000000000]
indvars_iv_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j                       (load             ) [ 0000000000]
icmp_ln157              (icmp             ) [ 0111111110]
br_ln157                (br               ) [ 0000000000]
trunc_ln157             (trunc            ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
add_ln158               (add              ) [ 0000000000]
zext_ln158_32           (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln158               (sub              ) [ 0000000000]
zext_ln158_31           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
add_ln157               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_157          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_234         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_235         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_236         (trunc            ) [ 0100011000]
tmp_s                   (partselect       ) [ 0100010000]
tmp_426                 (partselect       ) [ 0100011000]
tmp_427                 (partselect       ) [ 0100011000]
tmp_428                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_147          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_148          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_425                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_199          (zext             ) [ 0000000000]
zext_ln106_200          (zext             ) [ 0000000000]
zext_ln106_201          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
add_ln130_183           (add              ) [ 0000000000]
zext_ln130_147          (zext             ) [ 0000000000]
add_ln130_184           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_148          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_77                 (add              ) [ 0000000000]
tmp_429                 (partselect       ) [ 0100000100]
v_35_load               (load             ) [ 0000000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000000]
and_ln133_19            (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_187                   (add              ) [ 0000000000]
xor_ln105_63            (xor              ) [ 0000000000]
xor_ln105_64            (xor              ) [ 0000000000]
or_ln105_13             (or               ) [ 0000000000]
xor_ln105_65            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_158          (zext             ) [ 0000000000]
tmp_52                  (partselect       ) [ 0000000000]
or_ln45                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_34_out_load           (load             ) [ 0100000001]
u                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_33_load               (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln157      (specloopname     ) [ 0000000000]
xor_ln160               (xor              ) [ 0000000000]
xor_ln160_37            (xor              ) [ 0000000000]
or_ln160_25             (or               ) [ 0000000000]
bit_sel1                (bitselect        ) [ 0000000000]
xor_ln160_47            (xor              ) [ 0000000000]
trunc_ln160             (trunc            ) [ 0000000000]
xor_ln160_s             (bitconcatenate   ) [ 0000000000]
and_ln160               (and              ) [ 0000000000]
xor_ln160_39            (xor              ) [ 0000000000]
or_ln160                (or               ) [ 0000000000]
tmp_148                 (bitselect        ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
t                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln157                (br               ) [ 0000000000]
t_33_load27             (load             ) [ 0000000000]
v_35_load25             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_35_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_34_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_33_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="t_33_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_35_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_19_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln145_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln156_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln156_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvars_iv_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln139_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln140_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln140_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln157_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln157_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln158_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln158_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln158_32_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_32/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln158_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln158_31_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_31/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln157_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln139_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="al_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bl_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ah_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bh_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln105_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln110_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln105_157_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_157/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln112_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln106_234_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_234/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln106_235_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_235/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_236_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_236/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_426_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_426/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_427_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_427/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_428_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_428/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln106_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln123_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln123_147_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_147/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln123_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_148_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="33" slack="0"/>
<pin id="382" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_148/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="temp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="33" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_425_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="34" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_425/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln125_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="34" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln106_199_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_199/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln106_200_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2"/>
<pin id="409" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_200/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln106_201_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_201/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln130_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln130_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="0" index="1" bw="32" slack="2"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln130_183_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_183/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln130_147_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="33" slack="0"/>
<pin id="428" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_147/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln130_184_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_184/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln130_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="33" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln130_148_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="33" slack="0"/>
<pin id="442" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_148/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln105_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="temp_77_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="33" slack="0"/>
<pin id="452" dir="0" index="1" bw="33" slack="0"/>
<pin id="453" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_77/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_429_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="34" slack="0"/>
<pin id="459" dir="0" index="2" bw="7" slack="0"/>
<pin id="460" dir="0" index="3" bw="7" slack="0"/>
<pin id="461" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_429/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="v_35_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="6"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln125_s_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="2"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln133_19_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="3"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_19/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln133_s_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="34" slack="0"/>
<pin id="485" dir="0" index="1" bw="2" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln133_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="34" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln133_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="34" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="2"/>
<pin id="503" dir="0" index="2" bw="32" slack="3"/>
<pin id="504" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="v_187_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_187/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln105_63_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln105_64_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln105_13_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln105_65_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="carry_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln105_158_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_158/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_52_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln45_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="1"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln45/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tempReg_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln140_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="6"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="u_34_out_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="u_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln140_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="t_33_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="8"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln160_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="0" index="1" bw="64" slack="2"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln160_37_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="2"/>
<pin id="600" dir="0" index="1" bw="64" slack="1"/>
<pin id="601" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_37/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_ln160_25_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_25/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="bit_sel1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="2"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln160_47_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_47/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln160_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="2"/>
<pin id="623" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln160_s_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="63" slack="0"/>
<pin id="628" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="and_ln160_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="2"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln160_39_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="1"/>
<pin id="640" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_39/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln160_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_148_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="0" index="2" bw="7" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_148/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln161_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="t_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln140_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="8"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="t_33_load27_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="7"/>
<pin id="673" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load27/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="v_35_load25_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="7"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load25/8 "/>
</bind>
</comp>

<comp id="679" class="1005" name="t_33_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="687" class="1005" name="v_35_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="695" class="1005" name="j_19_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln157_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="7"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="706" class="1005" name="a_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="1"/>
<pin id="708" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="b_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="al_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="721" class="1005" name="bl_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="726" class="1005" name="ah_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="731" class="1005" name="bh_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="736" class="1005" name="zext_ln105_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="742" class="1005" name="zext_ln110_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln105_157_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_157 "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln112_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="760" class="1005" name="trunc_ln106_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="3"/>
<pin id="762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="765" class="1005" name="trunc_ln106_234_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_234 "/>
</bind>
</comp>

<comp id="770" class="1005" name="trunc_ln106_235_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_235 "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln106_236_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2"/>
<pin id="777" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_236 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_s_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_426_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="2"/>
<pin id="788" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_426 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_427_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_427 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_428_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="3"/>
<pin id="799" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_428 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_425_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="1"/>
<pin id="804" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_425 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln125_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="2"/>
<pin id="809" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln105_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_429_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="1"/>
<pin id="820" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_429 "/>
</bind>
</comp>

<comp id="823" class="1005" name="add_ln133_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="2"/>
<pin id="825" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tempReg_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="837" class="1005" name="u_34_out_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="u_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="108" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="114" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="182" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="102" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="243"><net_src comp="96" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="220" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="254"><net_src comp="211" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="147" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="160" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="147" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="160" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="312"><net_src comp="166" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="170" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="174" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="178" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="166" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="174" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="170" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="178" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="365" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="384" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="424"><net_src comp="413" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="407" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="410" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="404" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="416" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="426" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="476" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="466" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="469" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="469" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="466" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="512" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="506" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="42" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="38" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="494" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="40" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="548" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="544" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="506" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="16" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="16" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="615" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="602" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="632" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="52" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="42" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="591" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="682"><net_src comp="84" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="690"><net_src comp="88" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="698"><net_src comp="92" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="705"><net_src comp="214" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="140" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="714"><net_src comp="153" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="719"><net_src comp="261" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="724"><net_src comp="265" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="729"><net_src comp="269" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="734"><net_src comp="279" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="739"><net_src comp="289" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="745"><net_src comp="294" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="751"><net_src comp="299" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="757"><net_src comp="304" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="763"><net_src comp="309" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="768"><net_src comp="313" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="773"><net_src comp="317" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="778"><net_src comp="321" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="784"><net_src comp="325" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="789"><net_src comp="335" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="795"><net_src comp="345" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="800"><net_src comp="355" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="805"><net_src comp="390" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="810"><net_src comp="400" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="816"><net_src comp="444" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="821"><net_src comp="456" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="826"><net_src comp="494" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="831"><net_src comp="565" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="840"><net_src comp="576" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="845"><net_src comp="580" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="637" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : empty | {1 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : b | {1 2 }
	Port: mp_mul.143_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		zext_ln158 : 2
		add_ln158 : 3
		zext_ln158_32 : 4
		a_addr : 5
		a_load : 6
		sub_ln158 : 3
		zext_ln158_31 : 4
		b_addr : 5
		b_load : 6
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_234 : 1
		trunc_ln106_235 : 1
		trunc_ln106_236 : 1
		tmp_s : 1
		tmp_426 : 1
		tmp_427 : 1
		tmp_428 : 1
	State 5
		add_ln123 : 1
		zext_ln123_148 : 2
		temp : 3
		tmp_425 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_183 : 1
		zext_ln130_147 : 2
		add_ln130_184 : 1
		trunc_ln130 : 2
		zext_ln130_148 : 2
		add_ln105 : 3
		temp_77 : 3
		tmp_429 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_187 : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		carry : 2
		zext_ln105_158 : 3
		tmp_52 : 3
		or_ln45 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_47 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160 : 2
		tmp_148 : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_166         |    4    |   165   |    50   |
|    mul   |          grp_fu_170         |    4    |   165   |    50   |
|          |          grp_fu_174         |    4    |   165   |    50   |
|          |          grp_fu_178         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln158_fu_228      |    0    |    0    |    14   |
|          |       add_ln157_fu_250      |    0    |    0    |    13   |
|          |       add_ln123_fu_374      |    0    |    0    |    39   |
|          |         temp_fu_384         |    0    |    0    |    40   |
|          |       add_ln130_fu_416      |    0    |    0    |    32   |
|          |     add_ln130_183_fu_420    |    0    |    0    |    39   |
|    add   |     add_ln130_184_fu_430    |    0    |    0    |    39   |
|          |       add_ln105_fu_444      |    0    |    0    |    32   |
|          |        temp_77_fu_450       |    0    |    0    |    40   |
|          |       add_ln133_fu_494      |    0    |    0    |    71   |
|          |         v_187_fu_506        |    0    |    0    |    71   |
|          |        tempReg_fu_565       |    0    |    0    |    71   |
|          |           u_fu_580          |    0    |    0    |    71   |
|          |           t_fu_660          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_63_fu_512     |    0    |    0    |    64   |
|          |     xor_ln105_64_fu_518     |    0    |    0    |    64   |
|          |     xor_ln105_65_fu_530     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_594      |    0    |    0    |    64   |
|          |     xor_ln160_37_fu_598     |    0    |    0    |    64   |
|          |     xor_ln160_47_fu_615     |    0    |    0    |    2    |
|          |     xor_ln160_39_fu_637     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_13_fu_524     |    0    |    0    |    64   |
|    or    |      or_ln160_25_fu_602     |    0    |    0    |    64   |
|          |       or_ln160_fu_642       |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_632      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_214      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_239      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_96       |    0    |    0    |    0    |
|          | zext_ln145_read_read_fu_102 |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_108 |    0    |    0    |    0    |
|          |      v_read_read_fu_114     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_126   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_133   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_182   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_186   |    0    |    0    |    0    |
|          |      zext_ln158_fu_224      |    0    |    0    |    0    |
|          |     zext_ln158_32_fu_234    |    0    |    0    |    0    |
|          |     zext_ln158_31_fu_245    |    0    |    0    |    0    |
|          |      zext_ln105_fu_289      |    0    |    0    |    0    |
|          |      zext_ln110_fu_294      |    0    |    0    |    0    |
|          |    zext_ln105_157_fu_299    |    0    |    0    |    0    |
|          |      zext_ln112_fu_304      |    0    |    0    |    0    |
|          |      zext_ln106_fu_365      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_368      |    0    |    0    |    0    |
|          |    zext_ln123_147_fu_371    |    0    |    0    |    0    |
|          |    zext_ln123_148_fu_380    |    0    |    0    |    0    |
|          |    zext_ln106_199_fu_404    |    0    |    0    |    0    |
|          |    zext_ln106_200_fu_407    |    0    |    0    |    0    |
|          |    zext_ln106_201_fu_410    |    0    |    0    |    0    |
|          |      zext_ln130_fu_413      |    0    |    0    |    0    |
|          |    zext_ln130_147_fu_426    |    0    |    0    |    0    |
|          |    zext_ln130_148_fu_440    |    0    |    0    |    0    |
|          |      zext_ln133_fu_490      |    0    |    0    |    0    |
|          |    zext_ln105_158_fu_544    |    0    |    0    |    0    |
|          |      zext_ln161_fu_656      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln157_fu_220     |    0    |    0    |    0    |
|          |          al_fu_261          |    0    |    0    |    0    |
|          |          bl_fu_265          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_309     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_234_fu_313   |    0    |    0    |    0    |
|          |    trunc_ln106_235_fu_317   |    0    |    0    |    0    |
|          |    trunc_ln106_236_fu_321   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_400     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_436     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_621     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_269          |    0    |    0    |    0    |
|          |          bh_fu_279          |    0    |    0    |    0    |
|          |         tmp_s_fu_325        |    0    |    0    |    0    |
|          |        tmp_426_fu_335       |    0    |    0    |    0    |
|partselect|        tmp_427_fu_345       |    0    |    0    |    0    |
|          |        tmp_428_fu_355       |    0    |    0    |    0    |
|          |        tmp_425_fu_390       |    0    |    0    |    0    |
|          |        tmp_429_fu_456       |    0    |    0    |    0    |
|          |        tmp_52_fu_548        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      shl_ln125_s_fu_469     |    0    |    0    |    0    |
|          |     and_ln133_19_fu_476     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_483     |    0    |    0    |    0    |
|          |         or_ln_fu_500        |    0    |    0    |    0    |
|          |        or_ln45_fu_558       |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_624     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_536        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_608       |    0    |    0    |    0    |
|          |        tmp_148_fu_648       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1449  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_706    |    7   |
|   add_ln105_reg_813   |   32   |
|   add_ln133_reg_823   |   64   |
|       ah_reg_726      |   32   |
|       al_reg_716      |   32   |
|     b_addr_reg_711    |    3   |
|       bh_reg_731      |   32   |
|       bl_reg_721      |   32   |
|   icmp_ln157_reg_702  |    1   |
|      j_19_reg_695     |    4   |
|      t_33_reg_679     |    3   |
|    tempReg_reg_828    |   64   |
|    tmp_425_reg_802    |    2   |
|    tmp_426_reg_786    |   32   |
|    tmp_427_reg_792    |   32   |
|    tmp_428_reg_797    |   32   |
|    tmp_429_reg_818    |    2   |
|     tmp_s_reg_781     |   32   |
|trunc_ln106_234_reg_765|   32   |
|trunc_ln106_235_reg_770|   32   |
|trunc_ln106_236_reg_775|   32   |
|  trunc_ln106_reg_760  |   32   |
|  trunc_ln125_reg_807  |   32   |
| u_34_out_load_reg_837 |   64   |
|       u_reg_842       |   64   |
|      v_35_reg_687     |   64   |
| zext_ln105_157_reg_748|   64   |
|   zext_ln105_reg_736  |   64   |
|   zext_ln110_reg_742  |   64   |
|   zext_ln112_reg_754  |   64   |
+-----------------------+--------+
|         Total         |  1046  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1449  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1046  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1706  |  1539  |
+-----------+--------+--------+--------+--------+
