{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523046718499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523046718499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 15:31:58 2018 " "Processing started: Fri Apr 06 15:31:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523046718499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523046718499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_2 -c Lab9_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_2 -c Lab9_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523046718499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523046718842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab9_2.v(9) " "Verilog HDL information at Lab9_2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523046718935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_2 " "Found entity 1: Lab9_2" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523046718935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523046718935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9_2 " "Elaborating entity \"Lab9_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523046718998 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement warning at Lab9_2.v(16): incomplete case statement has no default case item" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1523046718998 "|Lab9_2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement information at Lab9_2.v(16): all case item expressions in this case statement are onehot" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1523046718998 "|Lab9_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Lab9_2.v(9) " "Verilog HDL Always Construct warning at Lab9_2.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523046718998 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 Lab9_2.v(9) " "Inferred latch for \"nextstate.S6\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719013 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 Lab9_2.v(9) " "Inferred latch for \"nextstate.S5\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719029 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 Lab9_2.v(9) " "Inferred latch for \"nextstate.S4\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719029 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 Lab9_2.v(9) " "Inferred latch for \"nextstate.S3\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719029 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 Lab9_2.v(9) " "Inferred latch for \"nextstate.S2\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719029 "|Lab9_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 Lab9_2.v(9) " "Inferred latch for \"nextstate.S1\" at Lab9_2.v(9)" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523046719029 "|Lab9_2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S6_114 " "Latch nextstate.S6_114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523046719918 ""}  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523046719918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate.S5_121 " "Latch nextstate.S5_121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523046719918 ""}  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523046719918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control\[1\] GND " "Pin \"control\[1\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[5\] GND " "Pin \"control\[5\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[6\] GND " "Pin \"control\[6\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[10\] GND " "Pin \"control\[10\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[11\] GND " "Pin \"control\[11\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[12\] GND " "Pin \"control\[12\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[13\] GND " "Pin \"control\[13\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[14\] GND " "Pin \"control\[14\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[15\] GND " "Pin \"control\[15\]\" is stuck at GND" {  } { { "Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523046719996 "|Lab9_2|control[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523046719996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523046722118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/Lab9_2/output_files/Lab9_2.map.smsg " "Generated suppressed messages file E:/CSE2440/Lab9_2/output_files/Lab9_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523046722258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523046722757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523046722757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523046723054 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523046723054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523046723054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523046723054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523046723272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 15:32:03 2018 " "Processing ended: Fri Apr 06 15:32:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523046723272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523046723272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523046723272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523046723272 ""}
