<!--
DO NOT EDIT THIS FILE DIRECTLY.
It has been generated with the following command:
util/topgen.py -t hw/top_englishbreakfast/data/top_englishbreakfast.hjson -o hw/top_englishbreakfast/
-->

# Englishbreakfast Memory Map

## Hart Address Space

The main address space, shared between the CPU and DM

### IP Memory Regions

| Module         | Interface   | Base Address   | Size (bytes)   | Size (words)   | Description                   |
|----------------|-------------|----------------|----------------|----------------|-------------------------------|
| uart0          | default     | `0x40000000`   | `0x40`         | `0x10`         | uart0                         |
| uart1          | default     | `0x40010000`   | `0x40`         | `0x10`         | uart1                         |
| gpio           | default     | `0x40040000`   | `0x80`         | `0x20`         | gpio                          |
| spi_device     | default     | `0x40050000`   | `0x2000`       | `0x800`        | spi_device                    |
| spi_host0      | default     | `0x40060000`   | `0x40`         | `0x10`         | spi_host0                     |
| rv_timer       | default     | `0x40100000`   | `0x200`        | `0x80`         | rv_timer                      |
| usbdev         | default     | `0x40320000`   | `0x1000`       | `0x400`        | usbdev                        |
| pwrmgr_aon     | default     | `0x40400000`   | `0x80`         | `0x20`         | pwrmgr_aon                    |
| rstmgr_aon     | default     | `0x40410000`   | `0x80`         | `0x20`         | rstmgr_aon                    |
| clkmgr_aon     | default     | `0x40420000`   | `0x80`         | `0x20`         | clkmgr_aon                    |
| pinmux_aon     | default     | `0x40460000`   | `0x1000`       | `0x400`        | pinmux_aon                    |
| aon_timer_aon  | default     | `0x40470000`   | `0x40`         | `0x10`         | aon_timer_aon                 |
| ast            | default     | `0x40480000`   | `0x400`        | `0x100`        | ast                           |
| flash_ctrl     | core        | `0x41000000`   | `0x200`        | `0x80`         | core device on flash_ctrl     |
| flash_ctrl     | prim        | `0x41008000`   | `0x80`         | `0x20`         | prim device on flash_ctrl     |
| rv_plic        | default     | `0x48000000`   | `0x8000000`    | `0x2000000`    | rv_plic                       |
| aes            | default     | `0x41100000`   | `0x100`        | `0x40`         | aes                           |
| sram_ctrl_main | regs        | `0x411C0000`   | `0x40`         | `0x10`         | regs device on sram_ctrl_main |
| rom_ctrl       | regs        | `0x411E0000`   | `0x80`         | `0x20`         | regs device on rom_ctrl       |
| rv_core_ibex   | cfg         | `0x411F0000`   | `0x100`        | `0x40`         | cfg device on rv_core_ibex    |

### Memory Blocks

| Memory         | Interface   | Base Address   | Size (bytes)   | Size (words)   |
|----------------|-------------|----------------|----------------|----------------|
| flash_ctrl     | mem         | `0x20000000`   | `0x10000`      | `0x4000`       |
| sram_ctrl_main | ram         | `0x10000000`   | `0x20000`      | `0x8000`       |
| rom_ctrl       | rom         | `0x8000`       | `0x8000`       | `0x2000`       |
