/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[91] ? in_data[4] : in_data[42];
  assign celloutsig_1_16z = celloutsig_1_12z ? celloutsig_1_12z : celloutsig_1_11z[12];
  assign celloutsig_1_14z = ~celloutsig_1_12z;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_1z[1]) & (celloutsig_1_7z | celloutsig_1_5z));
  assign celloutsig_0_8z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_0_1z = ~(in_data[26] ^ celloutsig_0_0z);
  reg [19:0] _07_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 20'h00000;
    else _07_ <= { in_data[95:79], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign out_data[51:32] = _07_;
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_6z[5], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[122:119], celloutsig_1_4z } > { in_data[167:165], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z } > { in_data[120:119], celloutsig_1_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } <= { in_data[22:21], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[176:172], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_5z ? in_data[127:110] : { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_10z ? { celloutsig_1_4z[2:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, 1'h1, celloutsig_1_1z } : { in_data[166:154], celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[173:171], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_8z } != celloutsig_1_11z[13:6];
  assign celloutsig_1_12z = & { celloutsig_1_9z, celloutsig_1_3z, in_data[112:108] };
  assign celloutsig_1_3z = in_data[126] & celloutsig_1_1z[0];
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ celloutsig_1_6z[5:2];
  assign celloutsig_1_0z = ^ in_data[100:97];
  assign celloutsig_1_2z = ^ { in_data[140:106], celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[144:142], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_4z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_4z = { in_data[126:123], celloutsig_1_0z };
  assign celloutsig_0_4z = ~((in_data[29] & celloutsig_0_3z) | (celloutsig_0_1z & in_data[83]));
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
