// Seed: 2038062110
module module_0 (
    output supply0 id_0
    , id_6,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4
);
  assign id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    input wire id_10,
    input wor id_11,
    output supply0 id_12
);
  assign #(1) id_8 = id_9;
  supply1 id_14;
  module_0(
      id_8, id_10, id_6, id_9, id_8
  );
  assign id_2 = 1;
  assign id_1 = id_0 ? id_14 & id_7 : id_0;
  wire id_15;
  assign id_12 = id_9;
endmodule
