<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">freertos_risc_v_chip_specific_extensions.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8cece78107fce74b824d801a23758568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8cece78107fce74b824d801a23758568">portasmHAS_MTIME</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8cece78107fce74b824d801a23758568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca86d2a4cd93ebad389e2c767566c1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>&#160;&#160;&#160;0x7b0</td></tr>
<tr class="separator:aca86d2a4cd93ebad389e2c767566c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e11c57269fbc8069e0641ca417212b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a>&#160;&#160;&#160;0x7b1</td></tr>
<tr class="separator:a96e11c57269fbc8069e0641ca417212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa007274da0f58aa628b6ac0d0803fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a>&#160;&#160;&#160;0x7b2</td></tr>
<tr class="separator:aa007274da0f58aa628b6ac0d0803fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad41d103016ebc35ee8f647189529c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a>&#160;&#160;&#160;0x7b4</td></tr>
<tr class="separator:aad41d103016ebc35ee8f647189529c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9afba459d3e301336a97efdd8fa2a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a>&#160;&#160;&#160;0x7b5</td></tr>
<tr class="separator:a9afba459d3e301336a97efdd8fa2a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b8029109ee00fac343444fcbbc5869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a>&#160;&#160;&#160;0x7b6</td></tr>
<tr class="separator:a50b8029109ee00fac343444fcbbc5869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b22fc6ecbacfe77be96505ed7bb8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>&#160;&#160;&#160;6 /* Must be even number on 32-bit cores. */</td></tr>
<tr class="separator:a41b22fc6ecbacfe77be96505ed7bb8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2653952d17f4530f5c5ce750bbca1905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *portWORD_SIZE csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a> (<a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a>) sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a></td></tr>
<tr class="separator:a2653952d17f4530f5c5ce750bbca1905"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a78954c18cde9882760485d3420c872db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a></td></tr>
<tr class="separator:a78954c18cde9882760485d3420c872db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae498df5bf6f1a461a5434c073031e229"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a></td></tr>
<tr class="separator:ae498df5bf6f1a461a5434c073031e229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f98a26688b9c260b4bad7bff808d2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a></td></tr>
<tr class="separator:a8f98a26688b9c260b4bad7bff808d2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d14ee35cd552c730fe5c5864082226e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a></td></tr>
<tr class="separator:a2d14ee35cd552c730fe5c5864082226e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aba58a4ba469b22e6c96173008cce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a></td></tr>
<tr class="separator:a13aba58a4ba469b22e6c96173008cce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79ba50bf9e86aaff8aea2fc498d513c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a></td></tr>
<tr class="separator:aa79ba50bf9e86aaff8aea2fc498d513c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2308463bd36e47b9e0bfb702392f8d13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a></td></tr>
<tr class="separator:a2308463bd36e47b9e0bfb702392f8d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e9c94679c53e464a3bee961dd42914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr lpend0 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a></td></tr>
<tr class="separator:a74e9c94679c53e464a3bee961dd42914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d8dbb2695c4a3ad3749e446a2daa07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr lpcount0 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a></td></tr>
<tr class="separator:ac7d8dbb2695c4a3ad3749e446a2daa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c226e32fcf965262f4ef918a69fc822"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr lpstart1 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a></td></tr>
<tr class="separator:a0c226e32fcf965262f4ef918a69fc822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069f6df796b5c79a7981c0b40685ce84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr lpend1 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a></td></tr>
<tr class="separator:a069f6df796b5c79a7981c0b40685ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8e489f77c6831f918a2f5dae1cfd00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr lpcount1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a></td></tr>
<tr class="separator:a7b8e489f77c6831f918a2f5dae1cfd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa007274da0f58aa628b6ac0d0803fd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa007274da0f58aa628b6ac0d0803fd15">&#9670;&nbsp;</a></span>lpcount0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpcount0&#160;&#160;&#160;0x7b2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00066">66</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a50b8029109ee00fac343444fcbbc5869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b8029109ee00fac343444fcbbc5869">&#9670;&nbsp;</a></span>lpcount1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpcount1&#160;&#160;&#160;0x7b6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00069">69</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a96e11c57269fbc8069e0641ca417212b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e11c57269fbc8069e0641ca417212b">&#9670;&nbsp;</a></span>lpend0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpend0&#160;&#160;&#160;0x7b1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00065">65</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a9afba459d3e301336a97efdd8fa2a886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9afba459d3e301336a97efdd8fa2a886">&#9670;&nbsp;</a></span>lpend1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpend1&#160;&#160;&#160;0x7b5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00068">68</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="aca86d2a4cd93ebad389e2c767566c1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca86d2a4cd93ebad389e2c767566c1aa">&#9670;&nbsp;</a></span>lpstart0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpstart0&#160;&#160;&#160;0x7b0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00064">64</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="aad41d103016ebc35ee8f647189529c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad41d103016ebc35ee8f647189529c06">&#9670;&nbsp;</a></span>lpstart1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpstart1&#160;&#160;&#160;0x7b4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00067">67</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a41b22fc6ecbacfe77be96505ed7bb8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b22fc6ecbacfe77be96505ed7bb8d6">&#9670;&nbsp;</a></span>portasmADDITIONAL_CONTEXT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portasmADDITIONAL_CONTEXT_SIZE&#160;&#160;&#160;6 /* Must be even number on 32-bit cores. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00072">72</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a8cece78107fce74b824d801a23758568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cece78107fce74b824d801a23758568">&#9670;&nbsp;</a></span>portasmHAS_MTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portasmHAS_MTIME&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00061">61</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2653952d17f4530f5c5ce750bbca1905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2653952d17f4530f5c5ce750bbca1905">&#9670;&nbsp;</a></span>portWORD_SIZE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EXTERN <a class="el" href="WizC_2PIC18_2port_8c.html#af7b1fc0a36e224b885fb22b9936a03a2">pxCurrentTCB</a> EXTERN <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> EXTERN <a class="el" href="IAR_2RISC-V_2portmacro_8h.html#ad4412d0d78dd52ebf7f1617cf6e9f67d">xCriticalNesting</a> EXTERN pxCriticalNesting portcontextSAVE_CONTEXT_INTERNAL <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#a5cad46a34d0a2cb6cf8bf513b9487216">MACRO</a> addi <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> store_x <a class="el" href="IAR_2RISC-V_2portmacro_8h.html#ad4412d0d78dd52ebf7f1617cf6e9f67d">xCriticalNesting</a> store_x <a class="el" href="IAR_2RISC-V_2portContext_8h.html#ac1e87769a0414a6bd5bb756c9f231a68">portCRITICAL_NESTING_OFFSET</a> mstatus store_x <a class="el" href="IAR_2RISC-V_2portContext_8h.html#abb9d0c744bfae2d77ccb267706eecb72">portMSTATUS_OFFSET</a> <a class="el" href="WizC_2PIC18_2port_8c.html#af7b1fc0a36e224b885fb22b9936a03a2">pxCurrentTCB</a> store_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> <a class="el" href="IAR_278K0R_2ISR__Support_8h.html#a4a7122bee868af09d2aa6d0b7d3ea3c9">ENDM</a> portcontextSAVE_EXCEPTION_CONTEXT <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#a5cad46a34d0a2cb6cf8bf513b9487216">MACRO</a> portcontextSAVE_CONTEXT_INTERNAL csrr mcause csrr <a class="el" href="IAR_2RISC-V_2portContext_8h.html#ac92840095c9076fd0d6ed5439bba6a1e">mepc</a> addi store_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> load_x <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="IAR_278K0R_2ISR__Support_8h.html#a4a7122bee868af09d2aa6d0b7d3ea3c9">ENDM</a> portcontextSAVE_INTERRUPT_CONTEXT <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#a5cad46a34d0a2cb6cf8bf513b9487216">MACRO</a> portcontextSAVE_CONTEXT_INTERNAL csrr mcause csrr <a class="el" href="IAR_2RISC-V_2portContext_8h.html#ac92840095c9076fd0d6ed5439bba6a1e">mepc</a> store_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> load_x <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="IAR_278K0R_2ISR__Support_8h.html#a4a7122bee868af09d2aa6d0b7d3ea3c9">ENDM</a> portcontextRESTORE_CONTEXT <a class="el" href="IAR_2STR91x_2ISR__Support_8h.html#a5cad46a34d0a2cb6cf8bf513b9487216">MACRO</a> load_x <a class="el" href="WizC_2PIC18_2port_8c.html#af7b1fc0a36e224b885fb22b9936a03a2">pxCurrentTCB</a> load_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> load_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> portasmRESTORE_ADDITIONAL_REGISTERS load_x <a class="el" href="IAR_2RISC-V_2portContext_8h.html#abb9d0c744bfae2d77ccb267706eecb72">portMSTATUS_OFFSET</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> load_x <a class="el" href="IAR_2RISC-V_2portContext_8h.html#ac1e87769a0414a6bd5bb756c9f231a68">portCRITICAL_NESTING_OFFSET</a> pxCriticalNesting store_x <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> load_x * portWORD_SIZE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ac7d8dbb2695c4a3ad3749e446a2daa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8dbb2695c4a3ad3749e446a2daa07">&#9670;&nbsp;</a></span>lpcount0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr lpcount0 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw lpcount0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a7b8e489f77c6831f918a2f5dae1cfd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8e489f77c6831f918a2f5dae1cfd00">&#9670;&nbsp;</a></span>lpcount1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr lpcount1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a> csrw lpcount1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00104">104</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a74e9c94679c53e464a3bee961dd42914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e9c94679c53e464a3bee961dd42914">&#9670;&nbsp;</a></span>lpend0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr lpend0 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw lpend0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00100">100</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a069f6df796b5c79a7981c0b40685ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069f6df796b5c79a7981c0b40685ce84">&#9670;&nbsp;</a></span>lpend1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr lpend1 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a> csrw lpend1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00103">103</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a0c226e32fcf965262f4ef918a69fc822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c226e32fcf965262f4ef918a69fc822">&#9670;&nbsp;</a></span>lpstart1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="IAR_2RISC-V_2chip__specific__extensions_2RV32I__CLINT__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="IAR_2RISC-V_2portContext_8h.html#a7744eae5817c8d3597f807b9eafaf064">portWORD_SIZE</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr lpstart1 csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a> csrw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a> csrw lpstart1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00102">102</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a78954c18cde9882760485d3420c872db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78954c18cde9882760485d3420c872db">&#9670;&nbsp;</a></span>sp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw sp sw sp sw sp sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> sp la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> di ehb la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> addiu sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sp addiu sp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00076">76</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="ae498df5bf6f1a461a5434c073031e229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae498df5bf6f1a461a5434c073031e229">&#9670;&nbsp;</a></span>t0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a8f98a26688b9c260b4bad7bff808d2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f98a26688b9c260b4bad7bff808d2fb">&#9670;&nbsp;</a></span>t1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00078">78</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a2d14ee35cd552c730fe5c5864082226e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d14ee35cd552c730fe5c5864082226e">&#9670;&nbsp;</a></span>t2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00079">79</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a13aba58a4ba469b22e6c96173008cce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aba58a4ba469b22e6c96173008cce8">&#9670;&nbsp;</a></span>t3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00080">80</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="aa79ba50bf9e86aaff8aea2fc498d513c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79ba50bf9e86aaff8aea2fc498d513c">&#9670;&nbsp;</a></span>t4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00081">81</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a2308463bd36e47b9e0bfb702392f8d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2308463bd36e47b9e0bfb702392f8d13">&#9670;&nbsp;</a></span>t5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARM__CA9_2portASM_8h.html#a65c8432cac2434a5fc857e7562a4715e">macro</a> portSAVE_FPU_REGS base sdc1 base ldc1 _CP0_CAUSE addiu <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a9a6aedb753d085f300afd4c4a08258db">portCONTEXT_SIZE</a> mfc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> sw ins srl ins ins <a class="el" href="IAR_2V850ES_2ISR__Support_8h.html#a4b143e4155ee3f4959e7f5400b996c0f">add</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a78954c18cde9882760485d3420c872db">sp</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a25abfe165b2be913281745c21e8760bd">xISRStackTop</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a4f71754504ecda697e84d22150b76e66">k0</a> mfc0 _CP0_EPC mtc0 _CP0_STATUS sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac1 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac2 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac3 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> rddsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mfhi $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mflo $ac0 sw <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> la <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> sw <a class="el" href="MPLAB_2PIC32MZ_2portmacro_8h.html#a60c776e8fe8808f7188ee8b0a52f5313">uxInterruptNesting</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> addiu bne nop la <a class="el" href="MPLAB_2PIC32MZ_2port_8c.html#a835fe37fd85f12a9f0a5a7e9b3d08ab8">uxSavedTaskStackPointer</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac1 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac2 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac3 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> wrdsp <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a8449c1ae79ecf1db94d3c82f3763fb44">s6</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mtlo $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> mthi $ac0 <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#a72df2e4d8c5595c131b8e1b7153ebc1c">s5</a> <a class="el" href="MPLAB_2PIC32MZ_2ISR__Support_8h.html#abbc06e4393c61e8341d0151d4d5fcd83">lw</a> t5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00082">82</a> of file <a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b1a49f5cc1bc63f2d752e59595f3e0e8.html">GCC</a></li><li class="navelem"><a class="el" href="dir_9895c4d4d1a2cd27c23eabd68998edb6.html">RISC-V</a></li><li class="navelem"><a class="el" href="dir_563d8198d16a3479ebf3c34340d51212.html">chip_specific_extensions</a></li><li class="navelem"><a class="el" href="dir_3a1d3182509e0459cefeb7f12b5e0d76.html">Pulpino_Vega_RV32M1RM</a></li><li class="navelem"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html">freertos_risc_v_chip_specific_extensions.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
