// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `affine_controller__U963` defined externally
// Module `affine_controller__U930` defined externally
// Module `affine_controller__U890` defined externally
// Module `affine_controller__U857` defined externally
// Module `affine_controller__U817` defined externally
// Module `affine_controller__U784` defined externally
// Module `affine_controller__U744` defined externally
// Module `affine_controller__U74` defined externally
// Module `affine_controller__U711` defined externally
// Module `affine_controller__U7` defined externally
// Module `affine_controller__U671` defined externally
// Module `affine_controller__U638` defined externally
// Module `affine_controller__U598` defined externally
// Module `affine_controller__U565` defined externally
// Module `affine_controller__U525` defined externally
// Module `affine_controller__U492` defined externally
// Module `affine_controller__U421` defined externally
// Module `affine_controller__U381` defined externally
// Module `affine_controller__U35` defined externally
// Module `affine_controller__U342` defined externally
// Module `affine_controller__U315` defined externally
// Module `affine_controller__U2940` defined externally
// Module `affine_controller__U2901` defined externally
// Module `affine_controller__U2861` defined externally
// Module `affine_controller__U2822` defined externally
// Module `affine_controller__U281` defined externally
// Module `affine_controller__U2782` defined externally
// Module `affine_controller__U2743` defined externally
// Module `affine_controller__U2703` defined externally
// Module `affine_controller__U2664` defined externally
// Module `affine_controller__U2624` defined externally
// Module `affine_controller__U2585` defined externally
// Module `affine_controller__U2545` defined externally
// Module `affine_controller__U2506` defined externally
// Module `affine_controller__U2466` defined externally
// Module `affine_controller__U2427` defined externally
// Module `affine_controller__U241` defined externally
// Module `affine_controller__U2387` defined externally
// Module `affine_controller__U2348` defined externally
// Module `affine_controller__U2308` defined externally
// Module `affine_controller__U2269` defined externally
// Module `affine_controller__U2229` defined externally
// Module `affine_controller__U2190` defined externally
// Module `affine_controller__U2150` defined externally
// Module `affine_controller__U2111` defined externally
// Module `affine_controller__U2071` defined externally
// Module `affine_controller__U2032` defined externally
// Module `affine_controller__U202` defined externally
// Module `affine_controller__U1992` defined externally
// Module `affine_controller__U1953` defined externally
// Module `affine_controller__U1913` defined externally
// Module `affine_controller__U1874` defined externally
// Module `affine_controller__U1834` defined externally
// Module `affine_controller__U1795` defined externally
// Module `affine_controller__U1755` defined externally
// Module `affine_controller__U175` defined externally
// Module `affine_controller__U1716` defined externally
// Module `affine_controller__U1676` defined externally
// Module `affine_controller__U1637` defined externally
// Module `affine_controller__U1597` defined externally
// Module `affine_controller__U1558` defined externally
// Module `affine_controller__U1518` defined externally
// Module `affine_controller__U1479` defined externally
// Module `affine_controller__U1439` defined externally
// Module `affine_controller__U141` defined externally
// Module `affine_controller__U1400` defined externally
// Module `affine_controller__U14` defined externally
// Module `affine_controller__U1360` defined externally
// Module `affine_controller__U1321` defined externally
// Module `affine_controller__U1281` defined externally
// Module `affine_controller__U1242` defined externally
// Module `affine_controller__U1202` defined externally
// Module `affine_controller__U1163` defined externally
// Module `affine_controller__U1123` defined externally
// Module `affine_controller__U1084` defined externally
// Module `affine_controller__U1036` defined externally
// Module `affine_controller__U101` defined externally
// Module `affine_controller__U1003` defined externally
// Module `affine_controller__U0` defined externally
module sr_end_U490_pt__U491 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U488_pt__U489 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U486_pt__U487 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U484_pt__U485 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U482_pt__U483 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U480_pt__U481 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U478_pt__U479 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U476_pt__U477 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U474_pt__U475 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U472_pt__U473 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U470_pt__U471 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U468_pt__U469 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U466_pt__U467 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U464_pt__U465 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U462_pt__U463 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U460_pt__U461 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U26 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U15 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U17 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module hcompute_hw_output_stencil (
    output [15:0] out_hw_output_stencil,
    input [15:0] in0_conv_stencil [0:0]
);
assign out_hw_output_stencil = in0_conv_stencil[0];
endmodule

module hcompute_hw_kernel_global_wrapper_stencil (
    output [15:0] out_hw_kernel_global_wrapper_stencil,
    input [15:0] in0_hw_kernel_stencil [0:0]
);
assign out_hw_kernel_global_wrapper_stencil = in0_hw_kernel_stencil[0];
endmodule

module hcompute_hw_input_global_wrapper_stencil (
    output [15:0] out_hw_input_global_wrapper_stencil,
    input [15:0] in0_hw_input_stencil [0:0]
);
assign out_hw_input_global_wrapper_stencil = in0_hw_input_stencil[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_output_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
hcompute_hw_output_stencil inner_compute (
    .out_hw_output_stencil(inner_compute_out_hw_output_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = inner_compute_out_hw_output_stencil;
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_kernel_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_kernel_stencil [0:0];
assign inner_compute_in0_hw_kernel_stencil[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
hcompute_hw_kernel_global_wrapper_stencil inner_compute (
    .out_hw_kernel_global_wrapper_stencil(inner_compute_out_hw_kernel_global_wrapper_stencil),
    .in0_hw_kernel_stencil(inner_compute_in0_hw_kernel_stencil)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = inner_compute_out_hw_kernel_global_wrapper_stencil;
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_input_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_input_stencil [0:0];
assign inner_compute_in0_hw_input_stencil[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
hcompute_hw_input_global_wrapper_stencil inner_compute (
    .out_hw_input_global_wrapper_stencil(inner_compute_out_hw_input_global_wrapper_stencil),
    .in0_hw_input_stencil(inner_compute_in0_hw_input_stencil)
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = inner_compute_out_hw_input_global_wrapper_stencil;
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
wire reg0_clk;
wire [15:0] reg0_in;
assign reg0_clk = clk;
assign reg0_in = in;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(reg0_clk),
    .in(reg0_in),
    .out(out)
);
endmodule

module hcompute_conv_stencil_2 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_2 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_1 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_1 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_5 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
hcompute_conv_stencil_5 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_4 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
hcompute_conv_stencil_4 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_3 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
hcompute_conv_stencil_3 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = inner_compute_out_conv_stencil;
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U30 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U31_in;
wire _U31_clk;
wire [15:0] _U31_out;
wire [15:0] _U32_in;
wire _U32_clk;
wire [15:0] _U32_out;
wire [15:0] _U33_in;
wire _U33_clk;
wire [15:0] _U33_out;
wire [15:0] _U34_in;
wire _U34_clk;
wire [15:0] _U34_out;
assign _U31_in = in[0];
assign _U31_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U31 (
    .in(_U31_in),
    .clk(_U31_clk),
    .out(_U31_out)
);
assign _U32_in = in[1];
assign _U32_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U32 (
    .in(_U32_in),
    .clk(_U32_clk),
    .out(_U32_out)
);
assign _U33_in = in[2];
assign _U33_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U33 (
    .in(_U33_in),
    .clk(_U33_clk),
    .out(_U33_out)
);
assign _U34_in = in[3];
assign _U34_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U34 (
    .in(_U34_in),
    .clk(_U34_clk),
    .out(_U34_out)
);
assign out[3] = _U34_out;
assign out[2] = _U33_out;
assign out[1] = _U32_out;
assign out[0] = _U31_out;
endmodule

module array_delay_U21 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U22_in;
wire _U22_clk;
wire [15:0] _U22_out;
wire [15:0] _U23_in;
wire _U23_clk;
wire [15:0] _U23_out;
wire [15:0] _U24_in;
wire _U24_clk;
wire [15:0] _U24_out;
wire [15:0] _U25_in;
wire _U25_clk;
wire [15:0] _U25_out;
assign _U22_in = in[0];
assign _U22_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U22 (
    .in(_U22_in),
    .clk(_U22_clk),
    .out(_U22_out)
);
assign _U23_in = in[1];
assign _U23_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U23 (
    .in(_U23_in),
    .clk(_U23_clk),
    .out(_U23_out)
);
assign _U24_in = in[2];
assign _U24_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U24 (
    .in(_U24_in),
    .clk(_U24_clk),
    .out(_U24_out)
);
assign _U25_in = in[3];
assign _U25_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U25 (
    .in(_U25_in),
    .clk(_U25_clk),
    .out(_U25_out)
);
assign out[3] = _U25_out;
assign out[2] = _U24_out;
assign out[1] = _U23_out;
assign out[0] = _U22_out;
endmodule

module aff__U982 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module aff__U964 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U946 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U931 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U909 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U891 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U873 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U87 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0000);
endmodule

module aff__U858 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U836 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U818 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U800 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U785 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U763 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U75 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U745 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U727 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U712 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U690 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U672 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U654 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U639 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U617 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U599 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U581 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U566 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U544 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U54 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U526 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U508 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U493 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U437 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U422 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U400 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U382 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U361 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U36 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U343 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U328 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0002);
endmodule

module aff__U316 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U297 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U2959 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0017);
endmodule

module aff__U2941 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2920 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2902 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2880 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0016);
endmodule

module aff__U2862 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2841 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2823 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U282 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U2801 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0015);
endmodule

module aff__U2783 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2762 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2744 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2722 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0014);
endmodule

module aff__U2704 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2683 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2665 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2643 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0013);
endmodule

module aff__U2625 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2604 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U260 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2586 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2564 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0012);
endmodule

module aff__U2546 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2525 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2507 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2485 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0011);
endmodule

module aff__U2467 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2446 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2428 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U242 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2406 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0010);
endmodule

module aff__U2388 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2367 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2349 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2327 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000f);
endmodule

module aff__U2309 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2288 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2270 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2248 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000e);
endmodule

module aff__U2230 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U221 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2209 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2191 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2169 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000d);
endmodule

module aff__U2151 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2130 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2112 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2090 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000c);
endmodule

module aff__U2072 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2051 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2033 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U203 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2011 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000b);
endmodule

module aff__U1993 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1972 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1954 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1932 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000a);
endmodule

module aff__U1914 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1893 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U188 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0001);
endmodule

module aff__U1875 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1853 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0009);
endmodule

module aff__U1835 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1814 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1796 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1774 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0008);
endmodule

module aff__U176 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U1756 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1735 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1717 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1695 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1677 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1656 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1638 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1616 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module aff__U1598 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1577 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U157 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U1559 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1537 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U1519 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1498 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1480 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1458 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U1440 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U142 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U1419 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1401 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1379 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U1361 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1340 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1322 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1300 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U1282 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1261 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1243 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1221 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U1203 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U120 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1182 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1164 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1142 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1124 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1103 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1085 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1160_in;
wire _U1160_clk;
wire [15:0] _U1160_out;
wire [15:0] _U1239_in;
wire _U1239_clk;
wire [15:0] _U1239_out;
wire [15:0] _U1318_in;
wire _U1318_clk;
wire [15:0] _U1318_out;
wire [15:0] _U1397_in;
wire _U1397_clk;
wire [15:0] _U1397_out;
wire [15:0] _U1476_in;
wire _U1476_clk;
wire [15:0] _U1476_out;
wire [15:0] _U1555_in;
wire _U1555_clk;
wire [15:0] _U1555_out;
wire [15:0] _U1634_in;
wire _U1634_clk;
wire [15:0] _U1634_out;
wire [15:0] _U1713_in;
wire _U1713_clk;
wire [15:0] _U1713_out;
wire [15:0] _U1792_in;
wire _U1792_clk;
wire [15:0] _U1792_out;
wire [15:0] _U1871_in;
wire _U1871_clk;
wire [15:0] _U1871_out;
wire [15:0] _U1950_in;
wire _U1950_clk;
wire [15:0] _U1950_out;
wire [15:0] _U2029_in;
wire _U2029_clk;
wire [15:0] _U2029_out;
wire [15:0] _U2108_in;
wire _U2108_clk;
wire [15:0] _U2108_out;
wire [15:0] _U2187_in;
wire _U2187_clk;
wire [15:0] _U2187_out;
wire [15:0] _U2266_in;
wire _U2266_clk;
wire [15:0] _U2266_out;
wire [15:0] _U2345_in;
wire _U2345_clk;
wire [15:0] _U2345_out;
wire [15:0] _U2424_in;
wire _U2424_clk;
wire [15:0] _U2424_out;
wire [15:0] _U2503_in;
wire _U2503_clk;
wire [15:0] _U2503_out;
wire [15:0] _U2582_in;
wire _U2582_clk;
wire [15:0] _U2582_out;
wire [15:0] _U2661_in;
wire _U2661_clk;
wire [15:0] _U2661_out;
wire [15:0] _U2740_in;
wire _U2740_clk;
wire [15:0] _U2740_out;
wire [15:0] _U2819_in;
wire _U2819_clk;
wire [15:0] _U2819_out;
wire [15:0] _U2898_in;
wire _U2898_clk;
wire [15:0] _U2898_out;
wire [15:0] _U2977_in;
wire _U2977_clk;
wire [15:0] _U2977_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_data_out_0;
wire bank_0_data_out_0_valid;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_valid;
wire [15:0] bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d [4:0];
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_data_out_0;
wire bank_1_data_out_0_valid;
wire bank_10_rst_n;
wire bank_10_chain_chain_en;
wire bank_10_clk_en;
wire bank_10_clk;
wire [15:0] bank_10_chain_data_in;
wire [15:0] bank_10_chain_data_out;
wire [15:0] bank_10_data_in_0;
wire [15:0] bank_10_data_out_0;
wire bank_10_data_out_0_valid;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_valid;
wire [15:0] bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d [4:0];
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_11_rst_n;
wire bank_11_chain_chain_en;
wire bank_11_clk_en;
wire bank_11_clk;
wire [15:0] bank_11_chain_data_in;
wire [15:0] bank_11_chain_data_out;
wire [15:0] bank_11_data_in_0;
wire [15:0] bank_11_data_out_0;
wire bank_11_data_out_0_valid;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_valid;
wire [15:0] bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d [4:0];
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_12_rst_n;
wire bank_12_chain_chain_en;
wire bank_12_clk_en;
wire bank_12_clk;
wire [15:0] bank_12_chain_data_in;
wire [15:0] bank_12_chain_data_out;
wire [15:0] bank_12_data_in_0;
wire [15:0] bank_12_data_out_0;
wire bank_12_data_out_0_valid;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_valid;
wire [15:0] bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d [4:0];
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_13_rst_n;
wire bank_13_chain_chain_en;
wire bank_13_clk_en;
wire bank_13_clk;
wire [15:0] bank_13_chain_data_in;
wire [15:0] bank_13_chain_data_out;
wire [15:0] bank_13_data_in_0;
wire [15:0] bank_13_data_out_0;
wire bank_13_data_out_0_valid;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_valid;
wire [15:0] bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d [4:0];
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_14_rst_n;
wire bank_14_chain_chain_en;
wire bank_14_clk_en;
wire bank_14_clk;
wire [15:0] bank_14_chain_data_in;
wire [15:0] bank_14_chain_data_out;
wire [15:0] bank_14_data_in_0;
wire [15:0] bank_14_data_out_0;
wire bank_14_data_out_0_valid;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_valid;
wire [15:0] bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d [4:0];
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_15_rst_n;
wire bank_15_chain_chain_en;
wire bank_15_clk_en;
wire bank_15_clk;
wire [15:0] bank_15_chain_data_in;
wire [15:0] bank_15_chain_data_out;
wire [15:0] bank_15_data_in_0;
wire [15:0] bank_15_data_out_0;
wire bank_15_data_out_0_valid;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_valid;
wire [15:0] bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d [4:0];
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_16_rst_n;
wire bank_16_chain_chain_en;
wire bank_16_clk_en;
wire bank_16_clk;
wire [15:0] bank_16_chain_data_in;
wire [15:0] bank_16_chain_data_out;
wire [15:0] bank_16_data_in_0;
wire [15:0] bank_16_data_out_0;
wire bank_16_data_out_0_valid;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_valid;
wire [15:0] bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d [4:0];
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_17_rst_n;
wire bank_17_chain_chain_en;
wire bank_17_clk_en;
wire bank_17_clk;
wire [15:0] bank_17_chain_data_in;
wire [15:0] bank_17_chain_data_out;
wire [15:0] bank_17_data_in_0;
wire [15:0] bank_17_data_out_0;
wire bank_17_data_out_0_valid;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_valid;
wire [15:0] bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d [4:0];
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_18_rst_n;
wire bank_18_chain_chain_en;
wire bank_18_clk_en;
wire bank_18_clk;
wire [15:0] bank_18_chain_data_in;
wire [15:0] bank_18_chain_data_out;
wire [15:0] bank_18_data_in_0;
wire [15:0] bank_18_data_out_0;
wire bank_18_data_out_0_valid;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_valid;
wire [15:0] bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d [4:0];
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_19_rst_n;
wire bank_19_chain_chain_en;
wire bank_19_clk_en;
wire bank_19_clk;
wire [15:0] bank_19_chain_data_in;
wire [15:0] bank_19_chain_data_out;
wire [15:0] bank_19_data_in_0;
wire [15:0] bank_19_data_out_0;
wire bank_19_data_out_0_valid;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_valid;
wire [15:0] bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d [4:0];
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_valid;
wire [15:0] bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d [4:0];
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_data_out_0;
wire bank_2_data_out_0_valid;
wire bank_20_rst_n;
wire bank_20_chain_chain_en;
wire bank_20_clk_en;
wire bank_20_clk;
wire [15:0] bank_20_chain_data_in;
wire [15:0] bank_20_chain_data_out;
wire [15:0] bank_20_data_in_0;
wire [15:0] bank_20_data_out_0;
wire bank_20_data_out_0_valid;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_valid;
wire [15:0] bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d [4:0];
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_21_rst_n;
wire bank_21_chain_chain_en;
wire bank_21_clk_en;
wire bank_21_clk;
wire [15:0] bank_21_chain_data_in;
wire [15:0] bank_21_chain_data_out;
wire [15:0] bank_21_data_in_0;
wire [15:0] bank_21_data_out_0;
wire bank_21_data_out_0_valid;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_valid;
wire [15:0] bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d [4:0];
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_22_rst_n;
wire bank_22_chain_chain_en;
wire bank_22_clk_en;
wire bank_22_clk;
wire [15:0] bank_22_chain_data_in;
wire [15:0] bank_22_chain_data_out;
wire [15:0] bank_22_data_in_0;
wire [15:0] bank_22_data_out_0;
wire bank_22_data_out_0_valid;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_valid;
wire [15:0] bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d [4:0];
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_23_rst_n;
wire bank_23_chain_chain_en;
wire bank_23_clk_en;
wire bank_23_clk;
wire [15:0] bank_23_chain_data_in;
wire [15:0] bank_23_chain_data_out;
wire [15:0] bank_23_data_in_0;
wire [15:0] bank_23_data_out_0;
wire bank_23_data_out_0_valid;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_valid;
wire [15:0] bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d [4:0];
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_valid;
wire [15:0] bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d [4:0];
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_data_out_0;
wire bank_3_data_out_0_valid;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_valid;
wire [15:0] bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d [4:0];
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_data_out_0;
wire bank_4_data_out_0_valid;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_valid;
wire [15:0] bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d [4:0];
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_data_out_0;
wire bank_5_data_out_0_valid;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_valid;
wire [15:0] bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d [4:0];
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_data_out_0;
wire bank_6_data_out_0_valid;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_valid;
wire [15:0] bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d [4:0];
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_data_out_0;
wire bank_7_data_out_0_valid;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_valid;
wire [15:0] bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d [4:0];
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_8_rst_n;
wire bank_8_chain_chain_en;
wire bank_8_clk_en;
wire bank_8_clk;
wire [15:0] bank_8_chain_data_in;
wire [15:0] bank_8_chain_data_out;
wire [15:0] bank_8_data_in_0;
wire [15:0] bank_8_data_out_0;
wire bank_8_data_out_0_valid;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_valid;
wire [15:0] bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d [4:0];
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_9_rst_n;
wire bank_9_chain_chain_en;
wire bank_9_clk_en;
wire bank_9_clk;
wire [15:0] bank_9_chain_data_in;
wire [15:0] bank_9_chain_data_out;
wire [15:0] bank_9_data_in_0;
wire [15:0] bank_9_data_out_0;
wire bank_9_data_out_0_valid;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_valid;
wire [15:0] bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d [4:0];
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d [4:0];
wire eq_const_U1121_out;
wire eq_const_U1161_out;
wire eq_const_U1200_out;
wire eq_const_U1240_out;
wire eq_const_U1279_out;
wire eq_const_U1319_out;
wire eq_const_U1358_out;
wire eq_const_U1398_out;
wire eq_const_U1437_out;
wire eq_const_U1477_out;
wire eq_const_U1516_out;
wire eq_const_U1556_out;
wire eq_const_U1595_out;
wire eq_const_U1635_out;
wire eq_const_U1674_out;
wire eq_const_U1714_out;
wire eq_const_U1753_out;
wire eq_const_U1793_out;
wire eq_const_U1832_out;
wire eq_const_U1872_out;
wire eq_const_U1911_out;
wire eq_const_U1951_out;
wire eq_const_U1990_out;
wire eq_const_U2030_out;
wire eq_const_U2069_out;
wire eq_const_U2109_out;
wire eq_const_U2148_out;
wire eq_const_U2188_out;
wire eq_const_U2227_out;
wire eq_const_U2267_out;
wire eq_const_U2306_out;
wire eq_const_U2346_out;
wire eq_const_U2385_out;
wire eq_const_U2425_out;
wire eq_const_U2464_out;
wire eq_const_U2504_out;
wire eq_const_U2543_out;
wire eq_const_U2583_out;
wire eq_const_U2622_out;
wire eq_const_U2662_out;
wire eq_const_U2701_out;
wire eq_const_U2741_out;
wire eq_const_U2780_out;
wire eq_const_U2820_out;
wire eq_const_U2859_out;
wire eq_const_U2899_out;
wire eq_const_U2938_out;
wire eq_const_U2978_out;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d [4:0];
assign _U1160_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_out;
assign _U1160_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1160 (
    .in(_U1160_in),
    .clk(_U1160_clk),
    .out(_U1160_out)
);
assign _U1239_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_out;
assign _U1239_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1239 (
    .in(_U1239_in),
    .clk(_U1239_clk),
    .out(_U1239_out)
);
assign _U1318_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_out;
assign _U1318_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1318 (
    .in(_U1318_in),
    .clk(_U1318_clk),
    .out(_U1318_out)
);
assign _U1397_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_out;
assign _U1397_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1397 (
    .in(_U1397_in),
    .clk(_U1397_clk),
    .out(_U1397_out)
);
assign _U1476_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_out;
assign _U1476_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1476 (
    .in(_U1476_in),
    .clk(_U1476_clk),
    .out(_U1476_out)
);
assign _U1555_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_out;
assign _U1555_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1555 (
    .in(_U1555_in),
    .clk(_U1555_clk),
    .out(_U1555_out)
);
assign _U1634_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_out;
assign _U1634_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1634 (
    .in(_U1634_in),
    .clk(_U1634_clk),
    .out(_U1634_out)
);
assign _U1713_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_out;
assign _U1713_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1713 (
    .in(_U1713_in),
    .clk(_U1713_clk),
    .out(_U1713_out)
);
assign _U1792_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_out;
assign _U1792_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1792 (
    .in(_U1792_in),
    .clk(_U1792_clk),
    .out(_U1792_out)
);
assign _U1871_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_out;
assign _U1871_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1871 (
    .in(_U1871_in),
    .clk(_U1871_clk),
    .out(_U1871_out)
);
assign _U1950_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_out;
assign _U1950_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1950 (
    .in(_U1950_in),
    .clk(_U1950_clk),
    .out(_U1950_out)
);
assign _U2029_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_out;
assign _U2029_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2029 (
    .in(_U2029_in),
    .clk(_U2029_clk),
    .out(_U2029_out)
);
assign _U2108_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_out;
assign _U2108_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2108 (
    .in(_U2108_in),
    .clk(_U2108_clk),
    .out(_U2108_out)
);
assign _U2187_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_out;
assign _U2187_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2187 (
    .in(_U2187_in),
    .clk(_U2187_clk),
    .out(_U2187_out)
);
assign _U2266_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_out;
assign _U2266_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2266 (
    .in(_U2266_in),
    .clk(_U2266_clk),
    .out(_U2266_out)
);
assign _U2345_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_out;
assign _U2345_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2345 (
    .in(_U2345_in),
    .clk(_U2345_clk),
    .out(_U2345_out)
);
assign _U2424_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_out;
assign _U2424_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2424 (
    .in(_U2424_in),
    .clk(_U2424_clk),
    .out(_U2424_out)
);
assign _U2503_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_out;
assign _U2503_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2503 (
    .in(_U2503_in),
    .clk(_U2503_clk),
    .out(_U2503_out)
);
assign _U2582_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_out;
assign _U2582_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2582 (
    .in(_U2582_in),
    .clk(_U2582_clk),
    .out(_U2582_out)
);
assign _U2661_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_out;
assign _U2661_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2661 (
    .in(_U2661_in),
    .clk(_U2661_clk),
    .out(_U2661_out)
);
assign _U2740_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_out;
assign _U2740_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2740 (
    .in(_U2740_in),
    .clk(_U2740_clk),
    .out(_U2740_out)
);
assign _U2819_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_out;
assign _U2819_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2819 (
    .in(_U2819_in),
    .clk(_U2819_clk),
    .out(_U2819_out)
);
assign _U2898_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_out;
assign _U2898_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2898 (
    .in(_U2898_in),
    .clk(_U2898_clk),
    .out(_U2898_out)
);
assign _U2977_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_out;
assign _U2977_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2977 (
    .in(_U2977_in),
    .clk(_U2977_clk),
    .out(_U2977_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .data_out_0(bank_0_data_out_0),
    .data_out_0_valid(bank_0_data_out_0_valid)
);
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk = clk;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n = rst_n;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush = flush;
affine_controller__U1123 bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl (
    .clk(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk),
    .rst_n(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n),
    .flush(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush),
    .valid(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_valid),
    .d(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d)
);
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1084 bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .data_out_0(bank_1_data_out_0),
    .data_out_0_valid(bank_1_data_out_0_valid)
);
assign bank_10_rst_n = rst_n;
assign bank_10_chain_chain_en = 1'b0;
assign bank_10_clk_en = 1'b1;
assign bank_10_clk = clk;
assign bank_10_chain_data_in = 16'h0000;
assign bank_10_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_10 (
    .rst_n(bank_10_rst_n),
    .chain_chain_en(bank_10_chain_chain_en),
    .clk_en(bank_10_clk_en),
    .clk(bank_10_clk),
    .chain_data_in(bank_10_chain_data_in),
    .chain_data_out(bank_10_chain_data_out),
    .data_in_0(bank_10_data_in_0),
    .data_out_0(bank_10_data_out_0),
    .data_out_0_valid(bank_10_data_out_0_valid)
);
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk = clk;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n = rst_n;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush = flush;
affine_controller__U1913 bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl (
    .clk(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk),
    .rst_n(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n),
    .flush(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush),
    .valid(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_valid),
    .d(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d)
);
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1874 bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_11_rst_n = rst_n;
assign bank_11_chain_chain_en = 1'b0;
assign bank_11_clk_en = 1'b1;
assign bank_11_clk = clk;
assign bank_11_chain_data_in = 16'h0000;
assign bank_11_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_11 (
    .rst_n(bank_11_rst_n),
    .chain_chain_en(bank_11_chain_chain_en),
    .clk_en(bank_11_clk_en),
    .clk(bank_11_clk),
    .chain_data_in(bank_11_chain_data_in),
    .chain_data_out(bank_11_chain_data_out),
    .data_in_0(bank_11_data_in_0),
    .data_out_0(bank_11_data_out_0),
    .data_out_0_valid(bank_11_data_out_0_valid)
);
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk = clk;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n = rst_n;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush = flush;
affine_controller__U1992 bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl (
    .clk(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk),
    .rst_n(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n),
    .flush(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush),
    .valid(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_valid),
    .d(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d)
);
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1953 bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_12_rst_n = rst_n;
assign bank_12_chain_chain_en = 1'b0;
assign bank_12_clk_en = 1'b1;
assign bank_12_clk = clk;
assign bank_12_chain_data_in = 16'h0000;
assign bank_12_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_12 (
    .rst_n(bank_12_rst_n),
    .chain_chain_en(bank_12_chain_chain_en),
    .clk_en(bank_12_clk_en),
    .clk(bank_12_clk),
    .chain_data_in(bank_12_chain_data_in),
    .chain_data_out(bank_12_chain_data_out),
    .data_in_0(bank_12_data_in_0),
    .data_out_0(bank_12_data_out_0),
    .data_out_0_valid(bank_12_data_out_0_valid)
);
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk = clk;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n = rst_n;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush = flush;
affine_controller__U2071 bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl (
    .clk(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk),
    .rst_n(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n),
    .flush(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush),
    .valid(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_valid),
    .d(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d)
);
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2032 bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_13_rst_n = rst_n;
assign bank_13_chain_chain_en = 1'b0;
assign bank_13_clk_en = 1'b1;
assign bank_13_clk = clk;
assign bank_13_chain_data_in = 16'h0000;
assign bank_13_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_13 (
    .rst_n(bank_13_rst_n),
    .chain_chain_en(bank_13_chain_chain_en),
    .clk_en(bank_13_clk_en),
    .clk(bank_13_clk),
    .chain_data_in(bank_13_chain_data_in),
    .chain_data_out(bank_13_chain_data_out),
    .data_in_0(bank_13_data_in_0),
    .data_out_0(bank_13_data_out_0),
    .data_out_0_valid(bank_13_data_out_0_valid)
);
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk = clk;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n = rst_n;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush = flush;
affine_controller__U2150 bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl (
    .clk(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk),
    .rst_n(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n),
    .flush(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush),
    .valid(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_valid),
    .d(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d)
);
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2111 bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_14_rst_n = rst_n;
assign bank_14_chain_chain_en = 1'b0;
assign bank_14_clk_en = 1'b1;
assign bank_14_clk = clk;
assign bank_14_chain_data_in = 16'h0000;
assign bank_14_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_14 (
    .rst_n(bank_14_rst_n),
    .chain_chain_en(bank_14_chain_chain_en),
    .clk_en(bank_14_clk_en),
    .clk(bank_14_clk),
    .chain_data_in(bank_14_chain_data_in),
    .chain_data_out(bank_14_chain_data_out),
    .data_in_0(bank_14_data_in_0),
    .data_out_0(bank_14_data_out_0),
    .data_out_0_valid(bank_14_data_out_0_valid)
);
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk = clk;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n = rst_n;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush = flush;
affine_controller__U2229 bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl (
    .clk(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk),
    .rst_n(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n),
    .flush(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush),
    .valid(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_valid),
    .d(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d)
);
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2190 bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_15_rst_n = rst_n;
assign bank_15_chain_chain_en = 1'b0;
assign bank_15_clk_en = 1'b1;
assign bank_15_clk = clk;
assign bank_15_chain_data_in = 16'h0000;
assign bank_15_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_15 (
    .rst_n(bank_15_rst_n),
    .chain_chain_en(bank_15_chain_chain_en),
    .clk_en(bank_15_clk_en),
    .clk(bank_15_clk),
    .chain_data_in(bank_15_chain_data_in),
    .chain_data_out(bank_15_chain_data_out),
    .data_in_0(bank_15_data_in_0),
    .data_out_0(bank_15_data_out_0),
    .data_out_0_valid(bank_15_data_out_0_valid)
);
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk = clk;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n = rst_n;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush = flush;
affine_controller__U2308 bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl (
    .clk(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk),
    .rst_n(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n),
    .flush(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush),
    .valid(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_valid),
    .d(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d)
);
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2269 bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_16_rst_n = rst_n;
assign bank_16_chain_chain_en = 1'b0;
assign bank_16_clk_en = 1'b1;
assign bank_16_clk = clk;
assign bank_16_chain_data_in = 16'h0000;
assign bank_16_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_16 (
    .rst_n(bank_16_rst_n),
    .chain_chain_en(bank_16_chain_chain_en),
    .clk_en(bank_16_clk_en),
    .clk(bank_16_clk),
    .chain_data_in(bank_16_chain_data_in),
    .chain_data_out(bank_16_chain_data_out),
    .data_in_0(bank_16_data_in_0),
    .data_out_0(bank_16_data_out_0),
    .data_out_0_valid(bank_16_data_out_0_valid)
);
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk = clk;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n = rst_n;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush = flush;
affine_controller__U2387 bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl (
    .clk(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk),
    .rst_n(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n),
    .flush(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush),
    .valid(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_valid),
    .d(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d)
);
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2348 bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_17_rst_n = rst_n;
assign bank_17_chain_chain_en = 1'b0;
assign bank_17_clk_en = 1'b1;
assign bank_17_clk = clk;
assign bank_17_chain_data_in = 16'h0000;
assign bank_17_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_17 (
    .rst_n(bank_17_rst_n),
    .chain_chain_en(bank_17_chain_chain_en),
    .clk_en(bank_17_clk_en),
    .clk(bank_17_clk),
    .chain_data_in(bank_17_chain_data_in),
    .chain_data_out(bank_17_chain_data_out),
    .data_in_0(bank_17_data_in_0),
    .data_out_0(bank_17_data_out_0),
    .data_out_0_valid(bank_17_data_out_0_valid)
);
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk = clk;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n = rst_n;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush = flush;
affine_controller__U2466 bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl (
    .clk(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk),
    .rst_n(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n),
    .flush(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush),
    .valid(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_valid),
    .d(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d)
);
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2427 bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_18_rst_n = rst_n;
assign bank_18_chain_chain_en = 1'b0;
assign bank_18_clk_en = 1'b1;
assign bank_18_clk = clk;
assign bank_18_chain_data_in = 16'h0000;
assign bank_18_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_18 (
    .rst_n(bank_18_rst_n),
    .chain_chain_en(bank_18_chain_chain_en),
    .clk_en(bank_18_clk_en),
    .clk(bank_18_clk),
    .chain_data_in(bank_18_chain_data_in),
    .chain_data_out(bank_18_chain_data_out),
    .data_in_0(bank_18_data_in_0),
    .data_out_0(bank_18_data_out_0),
    .data_out_0_valid(bank_18_data_out_0_valid)
);
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk = clk;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n = rst_n;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush = flush;
affine_controller__U2545 bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl (
    .clk(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk),
    .rst_n(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n),
    .flush(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush),
    .valid(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_valid),
    .d(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d)
);
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2506 bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_19_rst_n = rst_n;
assign bank_19_chain_chain_en = 1'b0;
assign bank_19_clk_en = 1'b1;
assign bank_19_clk = clk;
assign bank_19_chain_data_in = 16'h0000;
assign bank_19_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_19 (
    .rst_n(bank_19_rst_n),
    .chain_chain_en(bank_19_chain_chain_en),
    .clk_en(bank_19_clk_en),
    .clk(bank_19_clk),
    .chain_data_in(bank_19_chain_data_in),
    .chain_data_out(bank_19_chain_data_out),
    .data_in_0(bank_19_data_in_0),
    .data_out_0(bank_19_data_out_0),
    .data_out_0_valid(bank_19_data_out_0_valid)
);
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk = clk;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n = rst_n;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush = flush;
affine_controller__U2624 bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl (
    .clk(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk),
    .rst_n(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n),
    .flush(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush),
    .valid(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_valid),
    .d(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d)
);
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2585 bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk = clk;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n = rst_n;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush = flush;
affine_controller__U1202 bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl (
    .clk(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk),
    .rst_n(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n),
    .flush(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush),
    .valid(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_valid),
    .d(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d)
);
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1163 bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .data_out_0(bank_2_data_out_0),
    .data_out_0_valid(bank_2_data_out_0_valid)
);
assign bank_20_rst_n = rst_n;
assign bank_20_chain_chain_en = 1'b0;
assign bank_20_clk_en = 1'b1;
assign bank_20_clk = clk;
assign bank_20_chain_data_in = 16'h0000;
assign bank_20_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_20 (
    .rst_n(bank_20_rst_n),
    .chain_chain_en(bank_20_chain_chain_en),
    .clk_en(bank_20_clk_en),
    .clk(bank_20_clk),
    .chain_data_in(bank_20_chain_data_in),
    .chain_data_out(bank_20_chain_data_out),
    .data_in_0(bank_20_data_in_0),
    .data_out_0(bank_20_data_out_0),
    .data_out_0_valid(bank_20_data_out_0_valid)
);
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk = clk;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n = rst_n;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush = flush;
affine_controller__U2703 bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl (
    .clk(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk),
    .rst_n(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n),
    .flush(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush),
    .valid(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_valid),
    .d(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d)
);
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2664 bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_21_rst_n = rst_n;
assign bank_21_chain_chain_en = 1'b0;
assign bank_21_clk_en = 1'b1;
assign bank_21_clk = clk;
assign bank_21_chain_data_in = 16'h0000;
assign bank_21_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_21 (
    .rst_n(bank_21_rst_n),
    .chain_chain_en(bank_21_chain_chain_en),
    .clk_en(bank_21_clk_en),
    .clk(bank_21_clk),
    .chain_data_in(bank_21_chain_data_in),
    .chain_data_out(bank_21_chain_data_out),
    .data_in_0(bank_21_data_in_0),
    .data_out_0(bank_21_data_out_0),
    .data_out_0_valid(bank_21_data_out_0_valid)
);
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk = clk;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n = rst_n;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush = flush;
affine_controller__U2782 bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl (
    .clk(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk),
    .rst_n(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n),
    .flush(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush),
    .valid(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_valid),
    .d(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d)
);
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2743 bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_22_rst_n = rst_n;
assign bank_22_chain_chain_en = 1'b0;
assign bank_22_clk_en = 1'b1;
assign bank_22_clk = clk;
assign bank_22_chain_data_in = 16'h0000;
assign bank_22_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_22 (
    .rst_n(bank_22_rst_n),
    .chain_chain_en(bank_22_chain_chain_en),
    .clk_en(bank_22_clk_en),
    .clk(bank_22_clk),
    .chain_data_in(bank_22_chain_data_in),
    .chain_data_out(bank_22_chain_data_out),
    .data_in_0(bank_22_data_in_0),
    .data_out_0(bank_22_data_out_0),
    .data_out_0_valid(bank_22_data_out_0_valid)
);
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk = clk;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n = rst_n;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush = flush;
affine_controller__U2861 bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl (
    .clk(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk),
    .rst_n(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n),
    .flush(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush),
    .valid(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_valid),
    .d(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d)
);
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2822 bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_23_rst_n = rst_n;
assign bank_23_chain_chain_en = 1'b0;
assign bank_23_clk_en = 1'b1;
assign bank_23_clk = clk;
assign bank_23_chain_data_in = 16'h0000;
assign bank_23_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_23 (
    .rst_n(bank_23_rst_n),
    .chain_chain_en(bank_23_chain_chain_en),
    .clk_en(bank_23_clk_en),
    .clk(bank_23_clk),
    .chain_data_in(bank_23_chain_data_in),
    .chain_data_out(bank_23_chain_data_out),
    .data_in_0(bank_23_data_in_0),
    .data_out_0(bank_23_data_out_0),
    .data_out_0_valid(bank_23_data_out_0_valid)
);
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk = clk;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n = rst_n;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush = flush;
affine_controller__U2940 bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl (
    .clk(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk),
    .rst_n(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n),
    .flush(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush),
    .valid(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_valid),
    .d(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d)
);
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2901 bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk = clk;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n = rst_n;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush = flush;
affine_controller__U1281 bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl (
    .clk(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk),
    .rst_n(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n),
    .flush(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush),
    .valid(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_valid),
    .d(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d)
);
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1242 bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .data_out_0(bank_3_data_out_0),
    .data_out_0_valid(bank_3_data_out_0_valid)
);
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk = clk;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n = rst_n;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush = flush;
affine_controller__U1360 bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl (
    .clk(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk),
    .rst_n(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n),
    .flush(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush),
    .valid(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_valid),
    .d(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d)
);
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1321 bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .data_out_0(bank_4_data_out_0),
    .data_out_0_valid(bank_4_data_out_0_valid)
);
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk = clk;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n = rst_n;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush = flush;
affine_controller__U1439 bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl (
    .clk(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk),
    .rst_n(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n),
    .flush(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush),
    .valid(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_valid),
    .d(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d)
);
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1400 bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .data_out_0(bank_5_data_out_0),
    .data_out_0_valid(bank_5_data_out_0_valid)
);
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk = clk;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n = rst_n;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush = flush;
affine_controller__U1518 bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl (
    .clk(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk),
    .rst_n(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n),
    .flush(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush),
    .valid(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_valid),
    .d(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d)
);
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1479 bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .data_out_0(bank_6_data_out_0),
    .data_out_0_valid(bank_6_data_out_0_valid)
);
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk = clk;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n = rst_n;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush = flush;
affine_controller__U1597 bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl (
    .clk(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk),
    .rst_n(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n),
    .flush(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush),
    .valid(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_valid),
    .d(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d)
);
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1558 bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .data_out_0(bank_7_data_out_0),
    .data_out_0_valid(bank_7_data_out_0_valid)
);
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk = clk;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n = rst_n;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush = flush;
affine_controller__U1676 bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl (
    .clk(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk),
    .rst_n(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n),
    .flush(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush),
    .valid(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_valid),
    .d(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d)
);
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1637 bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_8_rst_n = rst_n;
assign bank_8_chain_chain_en = 1'b0;
assign bank_8_clk_en = 1'b1;
assign bank_8_clk = clk;
assign bank_8_chain_data_in = 16'h0000;
assign bank_8_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_8 (
    .rst_n(bank_8_rst_n),
    .chain_chain_en(bank_8_chain_chain_en),
    .clk_en(bank_8_clk_en),
    .clk(bank_8_clk),
    .chain_data_in(bank_8_chain_data_in),
    .chain_data_out(bank_8_chain_data_out),
    .data_in_0(bank_8_data_in_0),
    .data_out_0(bank_8_data_out_0),
    .data_out_0_valid(bank_8_data_out_0_valid)
);
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk = clk;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n = rst_n;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush = flush;
affine_controller__U1755 bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl (
    .clk(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk),
    .rst_n(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n),
    .flush(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush),
    .valid(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_valid),
    .d(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d)
);
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1716 bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_9_rst_n = rst_n;
assign bank_9_chain_chain_en = 1'b0;
assign bank_9_clk_en = 1'b1;
assign bank_9_clk = clk;
assign bank_9_chain_data_in = 16'h0000;
assign bank_9_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_9 (
    .rst_n(bank_9_rst_n),
    .chain_chain_en(bank_9_chain_chain_en),
    .clk_en(bank_9_clk_en),
    .clk(bank_9_clk),
    .chain_data_in(bank_9_chain_data_in),
    .chain_data_out(bank_9_chain_data_out),
    .data_in_0(bank_9_data_in_0),
    .data_out_0(bank_9_data_out_0),
    .data_out_0_valid(bank_9_data_out_0_valid)
);
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk = clk;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n = rst_n;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush = flush;
affine_controller__U1834 bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl (
    .clk(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk),
    .rst_n(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n),
    .flush(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush),
    .valid(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_valid),
    .d(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d)
);
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1795 bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d[4] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d[3] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d[2] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d[1] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d[0] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[0];
aff__U1142 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1159_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d[4] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d[3] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d[2] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d[1] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d[0] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[0];
aff__U1379 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1396_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d[4] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d[3] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d[2] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d[1] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d[0] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[0];
aff__U1616 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1633_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d[4] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d[3] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d[2] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d[1] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d[0] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[0];
aff__U1853 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1870_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d[4] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d[3] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d[2] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d[1] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d[0] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[0];
aff__U2090 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2107_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d[4] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d[3] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d[2] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d[1] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d[0] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[0];
aff__U2327 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2344_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d[4] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d[3] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d[2] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d[1] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d[0] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[0];
aff__U2801 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2818_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d[4] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d[3] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d[2] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d[1] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d[0] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[0];
aff__U2564 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2581_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d[4] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d[3] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d[2] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d[1] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d[0] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[0];
aff__U1458 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1475_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d[4] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d[3] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d[2] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d[1] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d[0] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[0];
aff__U1695 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1712_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d[4] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d[3] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d[2] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d[1] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d[0] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[0];
aff__U1932 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1949_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d[4] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d[3] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d[2] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d[1] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d[0] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[0];
aff__U2169 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2186_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d[4] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d[3] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d[2] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d[1] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d[0] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[0];
aff__U2406 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2423_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d[4] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d[3] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d[2] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d[1] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d[0] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[0];
aff__U2880 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2897_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d[4] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d[3] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d[2] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d[1] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d[0] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[0];
aff__U2643 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2660_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d[4] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d[3] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d[2] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d[1] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d[0] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[0];
aff__U1221 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1238_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d[4] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d[3] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d[2] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d[1] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d[0] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[0];
aff__U1300 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1317_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d[4] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d[3] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d[2] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d[1] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d[0] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[0];
aff__U1537 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1554_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d[4] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d[3] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d[2] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d[1] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d[0] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[0];
aff__U1774 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1791_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d[4] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d[3] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d[2] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d[1] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d[0] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[0];
aff__U2011 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2028_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d[4] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d[3] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d[2] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d[1] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d[0] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[0];
aff__U2248 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2265_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d[4] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d[3] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d[2] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d[1] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d[0] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[0];
aff__U2485 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2502_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d[4] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d[3] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d[2] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d[1] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d[0] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[0];
aff__U2959 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2976_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d[4] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d[3] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d[2] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d[1] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d[0] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[0];
aff__U2722 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2739_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d[4] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d[3] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d[2] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d[1] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d[0] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1103 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d[4] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d[3] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d[2] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d[1] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d[0] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1182 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d[4] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d[3] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d[2] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d[1] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d[0] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1261 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d[4] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d[3] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d[2] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d[1] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d[0] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1340 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d[4] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d[3] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d[2] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d[1] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d[0] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1419 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d[4] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d[3] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d[2] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d[1] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d[0] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1498 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d[4] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d[3] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d[2] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d[1] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d[0] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1577 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d[4] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d[3] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d[2] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d[1] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d[0] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1656 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d[4] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d[3] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d[2] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d[1] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d[0] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1735 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d[4] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d[3] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d[2] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d[1] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d[0] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1814 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d[4] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d[3] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d[2] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d[1] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d[0] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1893 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d[4] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d[3] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d[2] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d[1] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d[0] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1972 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d[4] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d[3] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d[2] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d[1] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d[0] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2051 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d[4] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d[3] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d[2] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d[1] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d[0] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2130 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d[4] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d[3] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d[2] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d[1] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d[0] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2209 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d[4] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d[3] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d[2] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d[1] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d[0] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2288 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d[4] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d[3] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d[2] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d[1] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d[0] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2367 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d[4] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d[3] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d[2] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d[1] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d[0] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2446 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d[4] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d[3] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d[2] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d[1] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d[0] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2525 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d[4] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d[3] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d[2] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d[1] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d[0] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2604 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d[4] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d[3] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d[2] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d[1] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d[0] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2683 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d[4] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d[3] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d[2] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d[1] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d[0] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2762 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d[4] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d[3] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d[2] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d[1] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d[0] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2841 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d[4] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d[3] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d[2] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d[1] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d[0] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2920 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_d)
);
assign eq_const_U1121_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1120_out == 16'h0000;
assign eq_const_U1161_out = _U1160_out == 16'h0000;
assign eq_const_U1200_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1199_out == 16'h0001;
assign eq_const_U1240_out = _U1239_out == 16'h0001;
assign eq_const_U1279_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1278_out == 16'h0002;
assign eq_const_U1319_out = _U1318_out == 16'h0002;
assign eq_const_U1358_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1357_out == 16'h0003;
assign eq_const_U1398_out = _U1397_out == 16'h0003;
assign eq_const_U1437_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1436_out == 16'h0004;
assign eq_const_U1477_out = _U1476_out == 16'h0004;
assign eq_const_U1516_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1515_out == 16'h0005;
assign eq_const_U1556_out = _U1555_out == 16'h0005;
assign eq_const_U1595_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1594_out == 16'h0006;
assign eq_const_U1635_out = _U1634_out == 16'h0006;
assign eq_const_U1674_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1673_out == 16'h0007;
assign eq_const_U1714_out = _U1713_out == 16'h0007;
assign eq_const_U1753_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1752_out == 16'h0008;
assign eq_const_U1793_out = _U1792_out == 16'h0008;
assign eq_const_U1832_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1831_out == 16'h0009;
assign eq_const_U1872_out = _U1871_out == 16'h0009;
assign eq_const_U1911_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1910_out == 16'h000a;
assign eq_const_U1951_out = _U1950_out == 16'h000a;
assign eq_const_U1990_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1989_out == 16'h000b;
assign eq_const_U2030_out = _U2029_out == 16'h000b;
assign eq_const_U2069_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2068_out == 16'h000c;
assign eq_const_U2109_out = _U2108_out == 16'h000c;
assign eq_const_U2148_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2147_out == 16'h000d;
assign eq_const_U2188_out = _U2187_out == 16'h000d;
assign eq_const_U2227_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2226_out == 16'h000e;
assign eq_const_U2267_out = _U2266_out == 16'h000e;
assign eq_const_U2306_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2305_out == 16'h000f;
assign eq_const_U2346_out = _U2345_out == 16'h000f;
assign eq_const_U2385_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2384_out == 16'h0010;
assign eq_const_U2425_out = _U2424_out == 16'h0010;
assign eq_const_U2464_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2463_out == 16'h0011;
assign eq_const_U2504_out = _U2503_out == 16'h0011;
assign eq_const_U2543_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2542_out == 16'h0012;
assign eq_const_U2583_out = _U2582_out == 16'h0012;
assign eq_const_U2622_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2621_out == 16'h0013;
assign eq_const_U2662_out = _U2661_out == 16'h0013;
assign eq_const_U2701_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2700_out == 16'h0014;
assign eq_const_U2741_out = _U2740_out == 16'h0014;
assign eq_const_U2780_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2779_out == 16'h0015;
assign eq_const_U2820_out = _U2819_out == 16'h0015;
assign eq_const_U2859_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2858_out == 16'h0016;
assign eq_const_U2899_out = _U2898_out == 16'h0016;
assign eq_const_U2938_out = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2937_out == 16'h0017;
assign eq_const_U2978_out = _U2977_out == 16'h0017;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net = bank_1_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net = bank_20_data_out_0;
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d[4] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d[3] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d[2] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d[1] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d[0] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d[0];
aff__U1124 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1141_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d[4] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d[3] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d[2] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d[1] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d[0] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d[0];
aff__U1361 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1378_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[4] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[3] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[2] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[1] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[0] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d[0];
aff__U1598 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d[4] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d[3] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d[2] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d[1] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d[0] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d[0];
aff__U1835 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1852_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d[4] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d[3] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d[2] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d[1] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d[0] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d[0];
aff__U2072 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2089_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d[4] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d[3] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d[2] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d[1] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d[0] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d[0];
aff__U2309 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2326_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d[4] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d[3] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d[2] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d[1] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d[0] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d[0];
aff__U2783 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2800_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d[4] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d[3] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d[2] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d[1] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d[0] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d[0];
aff__U2546 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2563_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d[4] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d[3] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d[2] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d[1] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d[0] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d[0];
aff__U1440 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1457_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d[4] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d[3] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d[2] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d[1] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d[0] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d[0];
aff__U1677 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1694_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d[4] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d[3] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d[2] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d[1] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d[0] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d[0];
aff__U1914 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1931_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d[4] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d[3] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d[2] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d[1] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d[0] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d[0];
aff__U2151 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2168_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d[4] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d[3] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d[2] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d[1] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d[0] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d[0];
aff__U2388 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2405_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d[4] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d[3] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d[2] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d[1] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d[0] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d[0];
aff__U2862 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2879_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d[4] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d[3] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d[2] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d[1] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d[0] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d[0];
aff__U2625 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2642_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d[4] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d[3] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d[2] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d[1] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d[0] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d[0];
aff__U1203 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1220_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d[4] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d[3] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d[2] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d[1] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d[0] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d[0];
aff__U1282 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1299_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d[4] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d[3] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d[2] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d[1] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d[0] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d[0];
aff__U1519 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1536_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d[4] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d[3] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d[2] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d[1] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d[0] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d[0];
aff__U1756 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1773_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d[4] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d[3] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d[2] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d[1] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d[0] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d[0];
aff__U1993 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2010_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d[4] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d[3] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d[2] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d[1] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d[0] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d[0];
aff__U2230 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2247_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d[4] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d[3] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d[2] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d[1] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d[0] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d[0];
aff__U2467 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2484_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d[4] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d[3] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d[2] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d[1] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d[0] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d[0];
aff__U2941 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2958_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d[4] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d[3] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d[2] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d[1] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d[0] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d[0];
aff__U2704 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2721_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d[4] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d[3] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d[2] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d[1] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d[0] = bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1085 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1102_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d[4] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d[3] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d[2] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d[1] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d[0] = bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1164 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1181_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d[4] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d[3] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d[2] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d[1] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d[0] = bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1243 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1260_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d[4] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d[3] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d[2] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d[1] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d[0] = bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1322 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1339_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d[4] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d[3] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d[2] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d[1] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d[0] = bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1401 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1418_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d[4] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d[3] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d[2] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d[1] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d[0] = bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1480 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1497_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d[4] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d[3] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d[2] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d[1] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d[0] = bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1559 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1576_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d[4] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d[3] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d[2] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d[1] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d[0] = bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1638 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1655_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d[4] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d[3] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d[2] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d[1] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d[0] = bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1717 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1734_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d[4] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d[3] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d[2] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d[1] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d[0] = bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1796 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1813_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d[4] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d[3] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d[2] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d[1] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d[0] = bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1875 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1892_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d[4] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d[3] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d[2] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d[1] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d[0] = bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U1954 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1971_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d[4] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d[3] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d[2] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d[1] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d[0] = bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2033 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2050_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d[4] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d[3] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d[2] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d[1] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d[0] = bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2112 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2129_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d[4] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d[3] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d[2] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d[1] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d[0] = bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2191 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2208_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d[4] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d[3] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d[2] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d[1] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d[0] = bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2270 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2287_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d[4] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d[3] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d[2] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d[1] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d[0] = bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2349 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2366_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d[4] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d[3] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d[2] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d[1] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d[0] = bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2428 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2445_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d[4] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d[3] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d[2] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d[1] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d[0] = bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2507 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2524_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d[4] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d[3] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d[2] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d[1] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d[0] = bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2586 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2603_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d[4] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d[3] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d[2] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d[1] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d[0] = bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2665 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2682_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d[4] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d[3] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d[2] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d[1] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d[0] = bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2744 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2761_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d[4] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d[3] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d[2] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d[1] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d[0] = bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2823 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2840_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d[4] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d[3] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d[2] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d[1] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d[0] = bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d[0];
aff__U2902 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2919_d)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
endmodule

module aff__U1055 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1037 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U102 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    output [15:0] op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    output [15:0] op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    output [15:0] op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] _U138_in;
wire _U138_clk;
wire [15:0] _U138_out;
wire [15:0] _U172_in;
wire _U172_clk;
wire [15:0] _U172_out;
wire [15:0] _U278_in;
wire _U278_clk;
wire [15:0] _U278_out;
wire [15:0] _U312_in;
wire _U312_clk;
wire [15:0] _U312_out;
wire [15:0] _U418_in;
wire _U418_clk;
wire [15:0] _U418_out;
wire [15:0] _U452_in;
wire _U452_clk;
wire [15:0] _U452_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_data_in_1;
wire [15:0] bank_0_data_out_0;
wire bank_0_data_out_0_valid;
wire [15:0] bank_0_data_out_1;
wire bank_0_data_out_1_valid;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d [4:0];
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d [4:0];
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d [2:0];
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_data_in_1;
wire [15:0] bank_1_data_out_0;
wire bank_1_data_out_0_valid;
wire [15:0] bank_1_data_out_1;
wire bank_1_data_out_1_valid;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d [2:0];
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d [4:0];
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d [4:0];
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_data_in_1;
wire [15:0] bank_2_data_out_0;
wire bank_2_data_out_0_valid;
wire [15:0] bank_2_data_out_1;
wire bank_2_data_out_1_valid;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d [2:0];
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d [4:0];
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d [4:0];
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d [3:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_43_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_25_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_net;
wire eq_const_U139_out;
wire eq_const_U173_out;
wire eq_const_U200_out;
wire eq_const_U239_out;
wire eq_const_U279_out;
wire eq_const_U313_out;
wire eq_const_U340_out;
wire eq_const_U379_out;
wire eq_const_U419_out;
wire eq_const_U453_out;
wire eq_const_U72_out;
wire eq_const_U99_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d [3:0];
assign _U138_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_out;
assign _U138_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U138 (
    .in(_U138_in),
    .clk(_U138_clk),
    .out(_U138_out)
);
assign _U172_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_out;
assign _U172_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U172 (
    .in(_U172_in),
    .clk(_U172_clk),
    .out(_U172_out)
);
assign _U278_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_out;
assign _U278_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U278 (
    .in(_U278_in),
    .clk(_U278_clk),
    .out(_U278_out)
);
assign _U312_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_out;
assign _U312_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U312 (
    .in(_U312_in),
    .clk(_U312_clk),
    .out(_U312_out)
);
assign _U418_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_out;
assign _U418_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U418 (
    .in(_U418_in),
    .clk(_U418_clk),
    .out(_U418_out)
);
assign _U452_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_out;
assign _U452_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U452 (
    .in(_U452_in),
    .clk(_U452_clk),
    .out(_U452_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_conv_stencil_3_write[0];
assign bank_0_data_in_1 = op_hcompute_conv_stencil_write[0];
cgralib_Mem_amber__IDconv_stencil_0__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .data_in_1(bank_0_data_in_1),
    .data_out_0(bank_0_data_out_0),
    .data_out_0_valid(bank_0_data_out_0_valid),
    .data_out_1(bank_0_data_out_1),
    .data_out_1_valid(bank_0_data_out_1_valid)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush = flush;
affine_controller__U35 bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush = flush;
affine_controller__U101 bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush = flush;
affine_controller__U74 bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U141 bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_conv_stencil_1_write[0];
assign bank_1_data_in_1 = op_hcompute_conv_stencil_4_write[0];
cgralib_Mem_amber__IDconv_stencil_1__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .data_in_1(bank_1_data_in_1),
    .data_out_0(bank_1_data_out_0),
    .data_out_0_valid(bank_1_data_out_0_valid),
    .data_out_1(bank_1_data_out_1),
    .data_out_1_valid(bank_1_data_out_1_valid)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush = flush;
affine_controller__U175 bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush = flush;
affine_controller__U202 bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush = flush;
affine_controller__U241 bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U281 bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_conv_stencil_2_write[0];
assign bank_2_data_in_1 = op_hcompute_conv_stencil_5_write[0];
cgralib_Mem_amber__IDconv_stencil_2__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .data_in_1(bank_2_data_in_1),
    .data_out_0(bank_2_data_out_0),
    .data_out_0_valid(bank_2_data_out_0_valid),
    .data_out_1(bank_2_data_out_1),
    .data_out_1_valid(bank_2_data_out_1_valid)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush = flush;
affine_controller__U315 bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush = flush;
affine_controller__U342 bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush = flush;
affine_controller__U381 bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U421 bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[0];
aff__U188 bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[0];
aff__U328 bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d[4] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d[3] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[0];
aff__U54 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d[4] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d[3] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[0];
aff__U120 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U137_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d[4] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d[3] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[0];
aff__U221 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d[4] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d[3] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[0];
aff__U260 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U277_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[4] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[3] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[0];
aff__U361 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d[4] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d[3] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[0];
aff__U400 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U417_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[0];
aff__U87 bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d[3] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d[2] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d[1] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d[0] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U157 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U171_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d[3] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d[2] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d[1] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d[0] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U297 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U311_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d[3] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d[2] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d[1] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d[0] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U437 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U451_d)
);
assign conv_stencil_op_hcompute_conv_stencil_3_43_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_4_25_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_5_7_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_1_net = bank_0_data_out_1_valid ? bank_0_data_out_1 : bank_2_data_out_1_valid ? bank_2_data_out_1 : bank_1_data_out_1;
assign eq_const_U139_out = _U138_out == 16'h0000;
assign eq_const_U173_out = _U172_out == 16'h0000;
assign eq_const_U200_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U199_out == 16'h0001;
assign eq_const_U239_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U238_out == 16'h0001;
assign eq_const_U279_out = _U278_out == 16'h0001;
assign eq_const_U313_out = _U312_out == 16'h0001;
assign eq_const_U340_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U339_out == 16'h0002;
assign eq_const_U379_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out == 16'h0002;
assign eq_const_U419_out = _U418_out == 16'h0002;
assign eq_const_U453_out = _U452_out == 16'h0002;
assign eq_const_U72_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U71_out == 16'h0000;
assign eq_const_U99_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U98_out == 16'h0000;
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d[0];
aff__U176 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U187_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d[0];
aff__U316 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U327_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d[4] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d[3] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d[0];
aff__U36 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U53_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d[4] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d[3] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d[0];
aff__U102 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U119_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d[4] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d[3] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d[0];
aff__U203 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U220_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d[4] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d[3] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d[2] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d[1] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d[0] = bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d[0];
aff__U242 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U259_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[4] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[3] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d[0];
aff__U343 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d[4] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d[3] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d[2] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d[1] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d[0] = bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d[0];
aff__U382 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U399_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_d[2] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_d[1] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_d[0] = bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d[0];
aff__U75 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U86_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d[3] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d[2] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d[1] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d[0] = bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U142 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U156_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d[3] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d[2] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d[1] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d[0] = bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U282 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U296_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d[3] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d[2] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d[1] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d[0] = bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d[0];
aff__U422 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U436_d)
);
assign op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_43_net;
assign op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_25_net;
assign op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_7_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_net;
endmodule

module aff__U1019 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U1004 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1000_in;
wire _U1000_clk;
wire [15:0] _U1000_out;
wire [15:0] _U1073_in;
wire _U1073_clk;
wire [15:0] _U1073_out;
wire [15:0] _U562_in;
wire _U562_clk;
wire [15:0] _U562_out;
wire [15:0] _U635_in;
wire _U635_clk;
wire [15:0] _U635_out;
wire [15:0] _U708_in;
wire _U708_clk;
wire [15:0] _U708_out;
wire [15:0] _U781_in;
wire _U781_clk;
wire [15:0] _U781_out;
wire [15:0] _U854_in;
wire _U854_clk;
wire [15:0] _U854_out;
wire [15:0] _U927_in;
wire _U927_clk;
wire [15:0] _U927_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_data_out_0;
wire bank_0_data_out_0_valid;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_valid;
wire [15:0] bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d [4:0];
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_data_out_0;
wire bank_1_data_out_0_valid;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_valid;
wire [15:0] bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d [4:0];
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_data_out_0;
wire bank_2_data_out_0_valid;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_valid;
wire [15:0] bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d [4:0];
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_data_out_0;
wire bank_3_data_out_0_valid;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_valid;
wire [15:0] bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d [4:0];
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_data_out_0;
wire bank_4_data_out_0_valid;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_valid;
wire [15:0] bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d [4:0];
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_data_out_0;
wire bank_5_data_out_0_valid;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_valid;
wire [15:0] bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d [4:0];
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_data_out_0;
wire bank_6_data_out_0_valid;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_valid;
wire [15:0] bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d [4:0];
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_data_out_0;
wire bank_7_data_out_0_valid;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_valid;
wire [15:0] bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d [4:0];
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d [3:0];
wire eq_const_U1001_out;
wire eq_const_U1034_out;
wire eq_const_U1074_out;
wire eq_const_U523_out;
wire eq_const_U563_out;
wire eq_const_U596_out;
wire eq_const_U636_out;
wire eq_const_U669_out;
wire eq_const_U709_out;
wire eq_const_U742_out;
wire eq_const_U782_out;
wire eq_const_U815_out;
wire eq_const_U855_out;
wire eq_const_U888_out;
wire eq_const_U928_out;
wire eq_const_U961_out;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d [3:0];
wire [15:0] sr_end_U460_in;
wire [15:0] sr_end_U460_out;
wire [15:0] sr_end_U462_in;
wire [15:0] sr_end_U462_out;
wire [15:0] sr_end_U464_in;
wire [15:0] sr_end_U464_out;
wire [15:0] sr_end_U466_in;
wire [15:0] sr_end_U466_out;
wire [15:0] sr_end_U468_in;
wire [15:0] sr_end_U468_out;
wire [15:0] sr_end_U470_in;
wire [15:0] sr_end_U470_out;
wire [15:0] sr_end_U472_in;
wire [15:0] sr_end_U472_out;
wire [15:0] sr_end_U474_in;
wire [15:0] sr_end_U474_out;
wire [15:0] sr_end_U476_in;
wire [15:0] sr_end_U476_out;
wire [15:0] sr_end_U478_in;
wire [15:0] sr_end_U478_out;
wire [15:0] sr_end_U480_in;
wire [15:0] sr_end_U480_out;
wire [15:0] sr_end_U482_in;
wire [15:0] sr_end_U482_out;
wire [15:0] sr_end_U484_in;
wire [15:0] sr_end_U484_out;
wire [15:0] sr_end_U486_in;
wire [15:0] sr_end_U486_out;
wire [15:0] sr_end_U488_in;
wire [15:0] sr_end_U488_out;
wire [15:0] sr_end_U490_in;
wire [15:0] sr_end_U490_out;
assign _U1000_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_out;
assign _U1000_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1000 (
    .in(_U1000_in),
    .clk(_U1000_clk),
    .out(_U1000_out)
);
assign _U1073_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_out;
assign _U1073_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1073 (
    .in(_U1073_in),
    .clk(_U1073_clk),
    .out(_U1073_out)
);
assign _U562_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_out;
assign _U562_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U562 (
    .in(_U562_in),
    .clk(_U562_clk),
    .out(_U562_out)
);
assign _U635_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_out;
assign _U635_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U635 (
    .in(_U635_in),
    .clk(_U635_clk),
    .out(_U635_out)
);
assign _U708_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_out;
assign _U708_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U708 (
    .in(_U708_in),
    .clk(_U708_clk),
    .out(_U708_out)
);
assign _U781_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_out;
assign _U781_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U781 (
    .in(_U781_in),
    .clk(_U781_clk),
    .out(_U781_out)
);
assign _U854_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_out;
assign _U854_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U854 (
    .in(_U854_in),
    .clk(_U854_clk),
    .out(_U854_out)
);
assign _U927_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out;
assign _U927_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U927 (
    .in(_U927_in),
    .clk(_U927_clk),
    .out(_U927_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .data_out_0(bank_0_data_out_0),
    .data_out_0_valid(bank_0_data_out_0_valid)
);
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk = clk;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n = rst_n;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush = flush;
affine_controller__U525 bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl (
    .clk(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk),
    .rst_n(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n),
    .flush(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush),
    .valid(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_valid),
    .d(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d)
);
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U492 bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .data_out_0(bank_1_data_out_0),
    .data_out_0_valid(bank_1_data_out_0_valid)
);
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk = clk;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n = rst_n;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush = flush;
affine_controller__U598 bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl (
    .clk(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk),
    .rst_n(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n),
    .flush(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush),
    .valid(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_valid),
    .d(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d)
);
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U565 bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .data_out_0(bank_2_data_out_0),
    .data_out_0_valid(bank_2_data_out_0_valid)
);
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk = clk;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n = rst_n;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush = flush;
affine_controller__U671 bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl (
    .clk(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk),
    .rst_n(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n),
    .flush(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush),
    .valid(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_valid),
    .d(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d)
);
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U638 bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .data_out_0(bank_3_data_out_0),
    .data_out_0_valid(bank_3_data_out_0_valid)
);
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk = clk;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n = rst_n;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush = flush;
affine_controller__U744 bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl (
    .clk(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk),
    .rst_n(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n),
    .flush(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush),
    .valid(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_valid),
    .d(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d)
);
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U711 bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .data_out_0(bank_4_data_out_0),
    .data_out_0_valid(bank_4_data_out_0_valid)
);
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk = clk;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n = rst_n;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush = flush;
affine_controller__U817 bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl (
    .clk(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk),
    .rst_n(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n),
    .flush(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush),
    .valid(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_valid),
    .d(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d)
);
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U784 bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .data_out_0(bank_5_data_out_0),
    .data_out_0_valid(bank_5_data_out_0_valid)
);
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk = clk;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n = rst_n;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush = flush;
affine_controller__U890 bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl (
    .clk(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk),
    .rst_n(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n),
    .flush(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush),
    .valid(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_valid),
    .d(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d)
);
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U857 bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .data_out_0(bank_6_data_out_0),
    .data_out_0_valid(bank_6_data_out_0_valid)
);
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk = clk;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n = rst_n;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush = flush;
affine_controller__U963 bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl (
    .clk(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk),
    .rst_n(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n),
    .flush(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush),
    .valid(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_valid),
    .d(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d)
);
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U930 bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__has_external_addrgenFalse__has_flushFalse__has_read_validTrue__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .data_out_0(bank_7_data_out_0),
    .data_out_0_valid(bank_7_data_out_0_valid)
);
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk = clk;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n = rst_n;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush = flush;
affine_controller__U1036 bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl (
    .clk(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk),
    .rst_n(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n),
    .flush(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush),
    .valid(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_valid),
    .d(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d)
);
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U1003 bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d[4] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d[3] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d[2] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d[1] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d[0] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[0];
aff__U544 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U561_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d[4] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d[3] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d[2] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d[1] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d[0] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[0];
aff__U617 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U634_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d[4] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d[3] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d[2] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d[1] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d[0] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[0];
aff__U690 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U707_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d[4] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d[3] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d[2] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d[1] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d[0] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[0];
aff__U763 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U780_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d[4] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d[3] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d[2] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d[1] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d[0] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[0];
aff__U836 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U853_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[4] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[3] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[2] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[1] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[0] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[0];
aff__U909 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d[4] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d[3] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d[2] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d[1] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d[0] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[0];
aff__U1055 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1072_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d[4] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d[3] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d[2] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d[1] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d[0] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[0];
aff__U982 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U999_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d[3] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d[2] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d[1] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d[0] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U1019 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d[3] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d[2] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d[1] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d[0] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U508 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d[3] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d[2] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d[1] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d[0] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U581 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d[3] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d[2] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d[1] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d[0] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U654 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[3] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[2] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[1] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[0] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U727 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d[3] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d[2] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d[1] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d[0] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U800 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d[3] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d[2] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d[1] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d[0] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U873 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d[3] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d[2] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d[1] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d[0] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U946 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_d)
);
assign eq_const_U1001_out = _U1000_out == 16'h0006;
assign eq_const_U1034_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1033_out == 16'h0007;
assign eq_const_U1074_out = _U1073_out == 16'h0007;
assign eq_const_U523_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U522_out == 16'h0000;
assign eq_const_U563_out = _U562_out == 16'h0000;
assign eq_const_U596_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U595_out == 16'h0001;
assign eq_const_U636_out = _U635_out == 16'h0001;
assign eq_const_U669_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U668_out == 16'h0002;
assign eq_const_U709_out = _U708_out == 16'h0002;
assign eq_const_U742_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out == 16'h0003;
assign eq_const_U782_out = _U781_out == 16'h0003;
assign eq_const_U815_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U814_out == 16'h0004;
assign eq_const_U855_out = _U854_out == 16'h0004;
assign eq_const_U888_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U887_out == 16'h0005;
assign eq_const_U928_out = _U927_out == 16'h0005;
assign eq_const_U961_out = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U960_out == 16'h0006;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net = sr_end_U464_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net = sr_end_U468_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net = sr_end_U472_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net = sr_end_U476_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net = sr_end_U480_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net = sr_end_U484_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net = sr_end_U488_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net = sr_end_U460_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net = sr_end_U470_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net = sr_end_U474_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net = sr_end_U478_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net = sr_end_U482_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net = sr_end_U486_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net = sr_end_U490_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net = sr_end_U462_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net = sr_end_U466_out;
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d[4] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d[3] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d[2] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d[1] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d[0] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d[0];
aff__U526 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U543_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d[4] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d[3] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d[2] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d[1] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d[0] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d[0];
aff__U599 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U616_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d[4] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d[3] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d[2] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d[1] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d[0] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d[0];
aff__U672 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U689_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d[4] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d[3] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d[2] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d[1] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d[0] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d[0];
aff__U745 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U762_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d[4] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d[3] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d[2] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d[1] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d[0] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d[0];
aff__U818 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U835_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d[4] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d[3] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d[2] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d[1] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d[0] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d[0];
aff__U891 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U908_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d[4] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d[3] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d[2] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d[1] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d[0] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d[0];
aff__U1037 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1054_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d[4] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d[3] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d[2] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d[1] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d[0] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d[0];
aff__U964 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U981_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[3] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[2] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[1] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[0] = bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U1004 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d[3] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d[2] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d[1] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d[0] = bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U493 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U507_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d[3] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d[2] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d[1] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d[0] = bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U566 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U580_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d[3] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d[2] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d[1] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d[0] = bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U639 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U653_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d[3] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d[2] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d[1] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d[0] = bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U712 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U726_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d[3] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d[2] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d[1] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d[0] = bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U785 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U799_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d[3] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d[2] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d[1] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d[0] = bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U858 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U872_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d[3] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d[2] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d[1] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d[0] = bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d[0];
aff__U931 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U945_d)
);
assign sr_end_U460_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U460_pt__U461 sr_end_U460 (
    .in(sr_end_U460_in),
    .out(sr_end_U460_out)
);
assign sr_end_U462_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U462_pt__U463 sr_end_U462 (
    .in(sr_end_U462_in),
    .out(sr_end_U462_out)
);
assign sr_end_U464_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U464_pt__U465 sr_end_U464 (
    .in(sr_end_U464_in),
    .out(sr_end_U464_out)
);
assign sr_end_U466_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U466_pt__U467 sr_end_U466 (
    .in(sr_end_U466_in),
    .out(sr_end_U466_out)
);
assign sr_end_U468_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U468_pt__U469 sr_end_U468 (
    .in(sr_end_U468_in),
    .out(sr_end_U468_out)
);
assign sr_end_U470_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U470_pt__U471 sr_end_U470 (
    .in(sr_end_U470_in),
    .out(sr_end_U470_out)
);
assign sr_end_U472_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U472_pt__U473 sr_end_U472 (
    .in(sr_end_U472_in),
    .out(sr_end_U472_out)
);
assign sr_end_U474_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U474_pt__U475 sr_end_U474 (
    .in(sr_end_U474_in),
    .out(sr_end_U474_out)
);
assign sr_end_U476_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U476_pt__U477 sr_end_U476 (
    .in(sr_end_U476_in),
    .out(sr_end_U476_out)
);
assign sr_end_U478_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U478_pt__U479 sr_end_U478 (
    .in(sr_end_U478_in),
    .out(sr_end_U478_out)
);
assign sr_end_U480_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U480_pt__U481 sr_end_U480 (
    .in(sr_end_U480_in),
    .out(sr_end_U480_out)
);
assign sr_end_U482_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U482_pt__U483 sr_end_U482 (
    .in(sr_end_U482_in),
    .out(sr_end_U482_out)
);
assign sr_end_U484_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U484_pt__U485 sr_end_U484 (
    .in(sr_end_U484_in),
    .out(sr_end_U484_out)
);
assign sr_end_U486_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U486_pt__U487 sr_end_U486 (
    .in(sr_end_U486_in),
    .out(sr_end_U486_out)
);
assign sr_end_U488_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U488_pt__U489 sr_end_U488 (
    .in(sr_end_U488_in),
    .out(sr_end_U488_out)
);
assign sr_end_U490_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U490_pt__U491 sr_end_U490 (
    .in(sr_end_U490_in),
    .out(sr_end_U490_out)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
endmodule

module resnet (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire arr__U20_clk;
wire [15:0] arr__U20_in [3:0];
wire [15:0] arr__U20_out [3:0];
wire arr__U29_clk;
wire [15:0] arr__U29_in [3:0];
wire [15:0] arr__U29_out [3:0];
wire conv_stencil_clk;
wire conv_stencil_flush;
wire conv_stencil_rst_n;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U18_clk;
wire delay_reg__U18_in;
wire delay_reg__U18_out;
wire delay_reg__U27_clk;
wire delay_reg__U27_in;
wire delay_reg__U27_out;
wire hw_input_global_wrapper_stencil_clk;
wire hw_input_global_wrapper_stencil_flush;
wire hw_input_global_wrapper_stencil_rst_n;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire hw_kernel_global_wrapper_stencil_clk;
wire hw_kernel_global_wrapper_stencil_flush;
wire hw_kernel_global_wrapper_stencil_rst_n;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_conv_stencil_clk;
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire op_hcompute_conv_stencil_1_clk;
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire op_hcompute_conv_stencil_2_clk;
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_3_clk;
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_4_clk;
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_5_clk;
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [3:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire op_hcompute_hw_output_stencil_clk;
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0];
wire op_hcompute_hw_output_stencil_exe_start_in;
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_port_controller_clk;
wire op_hcompute_hw_output_stencil_port_controller_rst_n;
wire op_hcompute_hw_output_stencil_port_controller_flush;
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [3:0];
wire op_hcompute_hw_output_stencil_read_start_in;
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_write_start_in;
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [3:0];
assign arr__U20_clk = clk;
assign arr__U20_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U20_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U20_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U20_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U21 arr__U20 (
    .clk(arr__U20_clk),
    .in(arr__U20_in),
    .out(arr__U20_out)
);
assign arr__U29_clk = clk;
assign arr__U29_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U29_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U29_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U29_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U30 arr__U29 (
    .clk(arr__U29_clk),
    .in(arr__U29_in),
    .out(arr__U29_out)
);
assign conv_stencil_clk = clk;
assign conv_stencil_flush = flush;
assign conv_stencil_rst_n = rst_n;
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
conv_stencil_ub conv_stencil (
    .clk(conv_stencil_clk),
    .flush(conv_stencil_flush),
    .rst_n(conv_stencil_rst_n),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_read(conv_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_read(conv_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_read(conv_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
assign delay_reg__U18_clk = clk;
assign delay_reg__U18_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U18 (
    .clk(delay_reg__U18_clk),
    .in(delay_reg__U18_in),
    .out(delay_reg__U18_out)
);
assign delay_reg__U27_clk = clk;
assign delay_reg__U27_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U27 (
    .clk(delay_reg__U27_clk),
    .in(delay_reg__U27_in),
    .out(delay_reg__U27_out)
);
assign hw_input_global_wrapper_stencil_clk = clk;
assign hw_input_global_wrapper_stencil_flush = flush;
assign hw_input_global_wrapper_stencil_rst_n = rst_n;
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(hw_input_global_wrapper_stencil_clk),
    .flush(hw_input_global_wrapper_stencil_flush),
    .rst_n(hw_input_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign hw_kernel_global_wrapper_stencil_clk = clk;
assign hw_kernel_global_wrapper_stencil_flush = flush;
assign hw_kernel_global_wrapper_stencil_rst_n = rst_n;
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(hw_kernel_global_wrapper_stencil_clk),
    .flush(hw_kernel_global_wrapper_stencil_flush),
    .rst_n(hw_kernel_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_conv_stencil_clk = clk;
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(op_hcompute_conv_stencil_clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
assign op_hcompute_conv_stencil_1_clk = clk;
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(op_hcompute_conv_stencil_1_clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
assign op_hcompute_conv_stencil_2_clk = clk;
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(op_hcompute_conv_stencil_2_clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
assign op_hcompute_conv_stencil_3_clk = clk;
assign op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(op_hcompute_conv_stencil_3_clk),
    .conv_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
assign op_hcompute_conv_stencil_4_clk = clk;
assign op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(op_hcompute_conv_stencil_4_clk),
    .conv_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
assign op_hcompute_conv_stencil_5_clk = clk;
assign op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(op_hcompute_conv_stencil_5_clk),
    .conv_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_clk),
    .hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_in),
    .out(hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U7 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_clk = clk;
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(op_hcompute_hw_output_stencil_clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write)
);
assign op_hcompute_hw_output_stencil_exe_start_in = delay_reg__U18_out;
op_hcompute_hw_output_stencil_exe_start_pt__U17 op_hcompute_hw_output_stencil_exe_start (
    .in(op_hcompute_hw_output_stencil_exe_start_in),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[3] = arr__U20_out[3];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U20_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U20_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U20_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_port_controller_clk = clk;
assign op_hcompute_hw_output_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_port_controller_flush = flush;
affine_controller__U14 op_hcompute_hw_output_stencil_port_controller (
    .clk(op_hcompute_hw_output_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_output_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_output_stencil_port_controller_flush),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
assign op_hcompute_hw_output_stencil_read_start_in = op_hcompute_hw_output_stencil_port_controller_valid;
op_hcompute_hw_output_stencil_read_start_pt__U15 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_read_start_in),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_write_start_in = delay_reg__U27_out;
op_hcompute_hw_output_stencil_write_start_pt__U26 op_hcompute_hw_output_stencil_write_start (
    .in(op_hcompute_hw_output_stencil_write_start_in),
    .out(hw_output_stencil_op_hcompute_hw_output_stencil_write_valid)
);
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[3] = arr__U29_out[3];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U29_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U29_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U29_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write[0];
endmodule

