Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kayan_nokta_birimi_behav xil_defaultlib.tb_kayan_nokta_birimi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kayan_nokta_hizalama_birimi
Compiling module xil_defaultlib.enyuksek_sol_bit28
Compiling module xil_defaultlib.kayan_nokta_toplama_cikarma_biri...
Compiling module xil_defaultlib.enyuksek_sol_bit48
Compiling module xil_defaultlib.kayan_nokta_carpma_birimi
Compiling module xil_defaultlib.kayan_nokta_yuvarlama
Compiling module xil_defaultlib.kayan_nokta_birimi
Compiling module xil_defaultlib.tb_kayan_nokta_birimi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kayan_nokta_birimi_behav
