{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709886871956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709886871956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 14:04:31 2024 " "Processing started: Fri Mar 08 14:04:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709886871956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709886871956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dataflow -c HA " "Command: quartus_map --read_settings_files=on --write_settings_files=off dataflow -c HA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709886871956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709886872236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadder.v 2 2 " "Found 2 design units, including 2 entities, in source file hadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "hadder.v" "" { Text "E:/bb/verilog codes/dataflow/hadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""} { "Info" "ISGN_ENTITY_NAME" "2 hadder_tb " "Found entity 2: hadder_tb" {  } { { "hadder.v" "" { Text "E:/bb/verilog codes/dataflow/hadder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 2 2 " "Found 2 design units, including 2 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "E:/bb/verilog codes/dataflow/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa_tb " "Found entity 2: fa_tb" {  } { { "fa.v" "" { Text "E:/bb/verilog codes/dataflow/fa.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872276 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/dataflow/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1709886872276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/dataflow/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_tb " "Found entity 2: mux_tb" {  } { { "mux.v" "" { Text "E:/bb/verilog codes/dataflow/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/dataflow/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_tb " "Found entity 2: decoder_tb" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/dataflow/decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 2 2 " "Found 2 design units, including 2 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/dataflow/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_tb " "Found entity 2: demux_tb" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/dataflow/demux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl.v 2 2 " "Found 2 design units, including 2 entities, in source file dl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dl " "Found entity 1: dl" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/dataflow/dl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""} { "Info" "ISGN_ENTITY_NAME" "2 dl_tb " "Found entity 2: dl_tb" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/dataflow/dl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.v 2 2 " "Found 2 design units, including 2 entities, in source file comp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.v" "" { Text "E:/bb/verilog codes/dataflow/comp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp2_tb " "Found entity 2: comp2_tb" {  } { { "comp2.v" "" { Text "E:/bb/verilog codes/dataflow/comp2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddp.v 2 2 " "Found 2 design units, including 2 entities, in source file oddp.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddp " "Found entity 1: oddp" {  } { { "oddp.v" "" { Text "E:/bb/verilog codes/dataflow/oddp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""} { "Info" "ISGN_ENTITY_NAME" "2 oddp_tb " "Found entity 2: oddp_tb" {  } { { "oddp.v" "" { Text "E:/bb/verilog codes/dataflow/oddp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greytobin.v 2 2 " "Found 2 design units, including 2 entities, in source file greytobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 greytobin " "Found entity 1: greytobin" {  } { { "greytobin.v" "" { Text "E:/bb/verilog codes/dataflow/greytobin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""} { "Info" "ISGN_ENTITY_NAME" "2 greytobin_tb " "Found entity 2: greytobin_tb" {  } { { "greytobin.v" "" { Text "E:/bb/verilog codes/dataflow/greytobin.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintogrey.v 2 2 " "Found 2 design units, including 2 entities, in source file bintogrey.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintogrey " "Found entity 1: bintogrey" {  } { { "bintogrey.v" "" { Text "E:/bb/verilog codes/dataflow/bintogrey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""} { "Info" "ISGN_ENTITY_NAME" "2 bintogrey_tb " "Found entity 2: bintogrey_tb" {  } { { "bintogrey.v" "" { Text "E:/bb/verilog codes/dataflow/bintogrey.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compr2.v 2 2 " "Found 2 design units, including 2 entities, in source file compr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 compr2 " "Found entity 1: compr2" {  } { { "compr2.v" "" { Text "E:/bb/verilog codes/dataflow/compr2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""} { "Info" "ISGN_ENTITY_NAME" "2 compr2_tb " "Found entity 2: compr2_tb" {  } { { "compr2.v" "" { Text "E:/bb/verilog codes/dataflow/compr2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxr.v 2 2 " "Found 2 design units, including 2 entities, in source file muxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxr " "Found entity 1: muxr" {  } { { "muxr.v" "" { Text "E:/bb/verilog codes/dataflow/muxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxr_tb " "Found entity 2: muxr_tb" {  } { { "muxr.v" "" { Text "E:/bb/verilog codes/dataflow/muxr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxr4.v 2 2 " "Found 2 design units, including 2 entities, in source file muxr4.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxr4 " "Found entity 1: muxr4" {  } { { "muxr4.v" "" { Text "E:/bb/verilog codes/dataflow/muxr4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxr4_tb " "Found entity 2: muxr4_tb" {  } { { "muxr4.v" "" { Text "E:/bb/verilog codes/dataflow/muxr4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl.v 2 2 " "Found 2 design units, including 2 entities, in source file srl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "srl.v" "" { Text "E:/bb/verilog codes/dataflow/srl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""} { "Info" "ISGN_ENTITY_NAME" "2 srl_tb " "Found entity 2: srl_tb" {  } { { "srl.v" "" { Text "E:/bb/verilog codes/dataflow/srl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk.v 2 2 " "Found 2 design units, including 2 entities, in source file jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK " "Found entity 1: JK" {  } { { "JK.v" "" { Text "E:/bb/verilog codes/dataflow/JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""} { "Info" "ISGN_ENTITY_NAME" "2 JK_tb " "Found entity 2: JK_tb" {  } { { "JK.v" "" { Text "E:/bb/verilog codes/dataflow/JK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seven.v(14) " "Verilog HDL Declaration information at seven.v(14): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seven.v(14) " "Verilog HDL Declaration information at seven.v(14): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seven.v(14) " "Verilog HDL Declaration information at seven.v(14): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seven.v(14) " "Verilog HDL Declaration information at seven.v(14): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.v 2 2 " "Found 2 design units, including 2 entities, in source file seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_TB " "Found entity 2: seven_TB" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/dataflow/seven.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8.v 2 2 " "Found 2 design units, including 2 entities, in source file encoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8 " "Found entity 1: encoder8" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder8_tb " "Found entity 2: encoder8_tb" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r dl.v(4) " "Verilog HDL Implicit Net warning at dl.v(4): created implicit net for \"r\"" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/dataflow/dl.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709886872306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a encoder8.v(20) " "Verilog HDL Implicit Net warning at encoder8.v(20): created implicit net for \"a\"" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709886872316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder8 " "Elaborating entity \"encoder8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709886872336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(6) " "Verilog HDL assignment warning at encoder8.v(6): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872336 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(7) " "Verilog HDL assignment warning at encoder8.v(7): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(8) " "Verilog HDL assignment warning at encoder8.v(8): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(9) " "Verilog HDL assignment warning at encoder8.v(9): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(10) " "Verilog HDL assignment warning at encoder8.v(10): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(11) " "Verilog HDL assignment warning at encoder8.v(11): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder8.v(12) " "Verilog HDL assignment warning at encoder8.v(12): truncated value with size 3 to match size of target (1)" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709886872346 "|encoder8"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i\[0\] " "No output dependent on input pin \"i\[0\]\"" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/dataflow/encoder8.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709886872526 "|encoder8|i[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1709886872526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709886872526 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709886872526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709886872526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709886872526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/bb/verilog codes/dataflow/output_files/HA.map.smsg " "Generated suppressed messages file E:/bb/verilog codes/dataflow/output_files/HA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1709886872566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709886872586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 14:04:32 2024 " "Processing ended: Fri Mar 08 14:04:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709886872586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709886872586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709886872586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709886872586 ""}
