<stg><name>trisolver_U<double, 4, 2></name>


<trans_list>

<trans id="342" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="38" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="59" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="95" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb29_ifconv:4 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="32">
<![CDATA[
bb29_ifconv:5 %empty = trunc i32 %n_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
bb29_ifconv:7 %trunc_ln56 = trunc i32 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb29_ifconv:8 %add_ln56 = add i32, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb29_ifconv:9 %add_ln56_1 = add i3, i3 %empty

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
bb29_ifconv:10 %trunc_ln56_1 = trunc i32 %add_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb29_ifconv:12 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln56, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb29_ifconv:13 %sub_ln56 = sub i3, i3 %empty

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb29_ifconv:14 %trunc_ln56_4 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln56, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln56_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb29_ifconv:15 %sub_ln56_1 = sub i2, i2 %trunc_ln56_4

]]></Node>
<StgValue><ssdm name="sub_ln56_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb29_ifconv:16 %trunc_ln56_5 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln56_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln56_5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb29_ifconv:17 %select_ln56 = select i1 %tmp_1, i2 %sub_ln56_1, i2 %trunc_ln56_5

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2">
<![CDATA[
bb29_ifconv:18 %trunc_ln56_2 = trunc i2 %select_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
bb29_ifconv:19 %tmp_3_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln56_2, i2

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32">
<![CDATA[
bb29_ifconv:25 %trunc_ln56_3 = trunc i32 %add_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb29_ifconv:26 %add_ln56_3 = add i3 %trunc_ln56_3, i3 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:27 %zext_ln56_1 = zext i3 %add_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:28 %matA_0_addr = getelementptr i64 %matA_0, i64, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="matA_0_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:29 %matA_1_addr = getelementptr i64 %matA_1, i64, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="matA_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:30 %matA_1_load = load i3 %matA_1_addr

]]></Node>
<StgValue><ssdm name="matA_1_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:31 %matA_0_load = load i3 %matA_0_addr

]]></Node>
<StgValue><ssdm name="matA_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb29_ifconv:11 %tmp_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln56_1, i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb29_ifconv:20 %add_ln56_2 = add i2 %select_ln56, i2 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="2">
<![CDATA[
bb29_ifconv:21 %zext_ln56 = zext i2 %add_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:22 %dataB_addr = getelementptr i64 %dataB, i64, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="dataB_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="2">
<![CDATA[
bb29_ifconv:23 %dataB_load = load i2 %dataB_addr

]]></Node>
<StgValue><ssdm name="dataB_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:30 %matA_1_load = load i3 %matA_1_addr

]]></Node>
<StgValue><ssdm name="matA_1_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:31 %matA_0_load = load i3 %matA_0_addr

]]></Node>
<StgValue><ssdm name="matA_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="2">
<![CDATA[
bb29_ifconv:23 %dataB_load = load i2 %dataB_addr

]]></Node>
<StgValue><ssdm name="dataB_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:30 %matA_1_load = load i3 %matA_1_addr

]]></Node>
<StgValue><ssdm name="matA_1_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
bb29_ifconv:31 %matA_0_load = load i3 %matA_0_addr

]]></Node>
<StgValue><ssdm name="matA_0_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:32 %select_ln56_1 = select i1 %trunc_ln56_1, i64 %matA_1_load, i64 %matA_0_load

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:33 %div = ddiv i64 %dataB_load, i64 %select_ln56_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:0 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:1 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:2 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb29_ifconv:3 %p_read72 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read72"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
bb29_ifconv:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_0, i64 %matA_1, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
bb29_ifconv:24 %sext_ln56 = sext i32 %add_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb29_ifconv:34 %icmp_ln56 = icmp_eq  i2 %trunc_ln56, i2

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:35 %select_ln56_2 = select i1 %icmp_ln56, i64 %p_read_1, i64 %div

]]></Node>
<StgValue><ssdm name="select_ln56_2"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb29_ifconv:36 %icmp_ln56_1 = icmp_eq  i2 %trunc_ln56, i2

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:37 %select_ln56_3 = select i1 %icmp_ln56_1, i64 %p_read_1, i64 %select_ln56_2

]]></Node>
<StgValue><ssdm name="select_ln56_3"/></StgValue>
</operation>

<operation id="169" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb29_ifconv:38 %icmp_ln56_2 = icmp_eq  i2 %trunc_ln56, i2

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="170" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:39 %dataX3_0 = select i1 %icmp_ln56_2, i64 %p_read_1, i64 %select_ln56_3

]]></Node>
<StgValue><ssdm name="dataX3_0"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:40 %dataX2_0 = select i1 %icmp_ln56_2, i64 %div, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="dataX2_0"/></StgValue>
</operation>

<operation id="172" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:41 %select_ln56_4 = select i1 %icmp_ln56_1, i64 %div, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="select_ln56_4"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:42 %dataX12_0 = select i1 %icmp_ln56_2, i64 %p_read_3, i64 %select_ln56_4

]]></Node>
<StgValue><ssdm name="dataX12_0"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:43 %select_ln56_5 = select i1 %icmp_ln56, i64 %div, i64 %p_read72

]]></Node>
<StgValue><ssdm name="select_ln56_5"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:44 %select_ln56_6 = select i1 %icmp_ln56_1, i64 %p_read72, i64 %select_ln56_5

]]></Node>
<StgValue><ssdm name="select_ln56_6"/></StgValue>
</operation>

<operation id="176" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29_ifconv:45 %dataX_0 = select i1 %icmp_ln56_2, i64 %p_read72, i64 %select_ln56_6

]]></Node>
<StgValue><ssdm name="dataX_0"/></StgValue>
</operation>

<operation id="177" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb29_ifconv:46 %add_ln58 = add i32, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="178" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
bb29_ifconv:47 %sext_ln58 = sext i32 %add_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="179" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
bb29_ifconv:48 %br_ln58 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:0 %dataX_1 = phi i64 %dataX_0, void %bb29_ifconv, i64 %dataX_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="dataX_1"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:1 %dataX12_1 = phi i64 %dataX12_0, void %bb29_ifconv, i64 %dataX12_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="dataX12_1"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:2 %dataX2_1 = phi i64 %dataX2_0, void %bb29_ifconv, i64 %dataX2_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="dataX2_1"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:3 %dataX3_1 = phi i64 %dataX3_0, void %bb29_ifconv, i64 %dataX3_2, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="dataX3_1"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:4 %i = phi i64 %sext_ln58, void %bb29_ifconv, i64 %add_ln58_1, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="64">
<![CDATA[
.lr.ph:5 %trunc_ln58 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:6 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:7 %br_ln58 = br i1 %tmp_3, void %.lr.ph.split, void %._crit_edge21.loopexit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split:0 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.split:1 %tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i64.i32.i32, i64 %i, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.split:2 %p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %i, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="31">
<![CDATA[
.lr.ph.split:3 %p_cast7 = zext i31 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="64">
<![CDATA[
.lr.ph.split:4 %empty_36 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="193" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.split:5 %empty_37 = add i3, i3 %trunc_ln58

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="194" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.split:6 %p_t = add i2, i2 %empty_36

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="195" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.lr.ph.split:7 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %dataX_1, i64 %dataX12_1, i64 %dataX2_1, i64 %dataX3_1, i2 %p_t

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="196" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split:8 %br_ln60 = br void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge21.loopexit:0 %mrv = insertvalue i256, i64 %dataX_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="198" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge21.loopexit:1 %mrv_1 = insertvalue i256 %mrv, i64 %dataX12_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="199" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge21.loopexit:2 %mrv_2 = insertvalue i256 %mrv_1, i64 %dataX2_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="200" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
._crit_edge21.loopexit:3 %mrv_3 = insertvalue i256 %mrv_2, i64 %dataX3_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="201" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="256">
<![CDATA[
._crit_edge21.loopexit:4 %ret_ln71 = ret i256 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="202" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %j = phi i64 %p_cast7, void %.lr.ph.split, i64 %add_ln60, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="203" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="64">
<![CDATA[
:1 %trunc_ln66 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="204" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64">
<![CDATA[
:2 %trunc_ln66_1 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="205" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:3 %tmp_6_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln66_1, i2

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="206" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln66 = add i3 %empty_37, i3 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="207" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="3">
<![CDATA[
:5 %zext_ln66 = zext i3 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="208" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %matA_0_addr_1 = getelementptr i64 %matA_0, i64, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="matA_0_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %matA_1_addr_1 = getelementptr i64 %matA_1, i64, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="matA_1_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %xor_ln66 = xor i2 %trunc_ln66, i2

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="211" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="2">
<![CDATA[
:9 %zext_ln66_1 = zext i2 %xor_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="212" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %dataB_addr_2 = getelementptr i64 %dataB, i64, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="dataB_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %dataB_addr_3 = getelementptr i64 %dataB, i64, i64 %j

]]></Node>
<StgValue><ssdm name="dataB_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:12 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %j, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="215" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln60 = br i1 %tmp_5, void %.split, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:2 %empty_38 = shl i64 %j, i64

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %or_ln66 = or i64 %empty_38, i64

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %icmp_ln66 = icmp_slt  i64 %or_ln66, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln66 = br i1 %icmp_ln66, void %.split._crit_edge, void %bb28

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
bb28:0 %matA_1_load_2 = load i3 %matA_1_addr_1

]]></Node>
<StgValue><ssdm name="matA_1_load_2"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split._crit_edge:0 %icmp_ln66_1 = icmp_slt  i64 %empty_38, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:1 %br_ln66 = br i1 %icmp_ln66_1, void %._crit_edge1, void %bb

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="225" st_id="38" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
bb:0 %matA_0_load_2 = load i3 %matA_0_addr_1

]]></Node>
<StgValue><ssdm name="matA_0_load_2"/></StgValue>
</operation>

<operation id="226" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1:0 %add_ln60 = add i64 %j, i64

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="228" st_id="39" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
bb28:0 %matA_1_load_2 = load i3 %matA_1_addr_1

]]></Node>
<StgValue><ssdm name="matA_1_load_2"/></StgValue>
</operation>

<operation id="229" st_id="39" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
bb:0 %matA_0_load_2 = load i3 %matA_0_addr_1

]]></Node>
<StgValue><ssdm name="matA_0_load_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="230" st_id="40" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
bb28:0 %matA_1_load_2 = load i3 %matA_1_addr_1

]]></Node>
<StgValue><ssdm name="matA_1_load_2"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
bb:0 %matA_0_load_2 = load i3 %matA_0_addr_1

]]></Node>
<StgValue><ssdm name="matA_0_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="232" st_id="41" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="233" st_id="42" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="235" st_id="43" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="237" st_id="44" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="238" st_id="44" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="239" st_id="45" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="241" st_id="46" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="242" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="2">
<![CDATA[
bb28:2 %dataB_load_2 = load i2 %dataB_addr_2

]]></Node>
<StgValue><ssdm name="dataB_load_2"/></StgValue>
</operation>

<operation id="243" st_id="46" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="244" st_id="47" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="2">
<![CDATA[
bb28:2 %dataB_load_2 = load i2 %dataB_addr_2

]]></Node>
<StgValue><ssdm name="dataB_load_2"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="247" st_id="48" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:1 %mul = dmul i64 %matA_1_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="248" st_id="48" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>

<operation id="249" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="2">
<![CDATA[
bb:2 %dataB_load_3 = load i2 %dataB_addr_3

]]></Node>
<StgValue><ssdm name="dataB_load_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="250" st_id="49" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:1 %mul35_1 = dmul i64 %matA_0_load_2, i64 %tmp

]]></Node>
<StgValue><ssdm name="mul35_1"/></StgValue>
</operation>

<operation id="252" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="2">
<![CDATA[
bb:2 %dataB_load_3 = load i2 %dataB_addr_3

]]></Node>
<StgValue><ssdm name="dataB_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="253" st_id="50" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="255" st_id="51" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="257" st_id="52" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="258" st_id="52" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="259" st_id="53" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="260" st_id="53" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="261" st_id="54" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="262" st_id="54" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="263" st_id="55" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="264" st_id="55" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="265" st_id="56" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb28:3 %sub = dsub i64 %dataB_load_2, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="266" st_id="56" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="267" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
bb28:4 %store_ln66 = store i64 %sub, i2 %dataB_addr_2, i64 %dataB_load_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="268" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
bb28:5 %br_ln66 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="269" st_id="57" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:3 %sub40_1 = dsub i64 %dataB_load_3, i64 %mul35_1

]]></Node>
<StgValue><ssdm name="sub40_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">
</state>

<state id="59" st_id="59">

<operation id="270" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
bb:4 %store_ln66 = store i64 %sub40_1, i2 %dataB_addr_3, i64 %dataB_load_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="271" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
bb:5 %br_ln66 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="272" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:0 %trunc_ln69 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="273" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:3 %sub_ln69 = sub i3, i3 %trunc_ln58

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="275" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:4 %trunc_ln69_3 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln69, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln69_3"/></StgValue>
</operation>

<operation id="276" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:5 %sub_ln69_1 = sub i2, i2 %trunc_ln69_3

]]></Node>
<StgValue><ssdm name="sub_ln69_1"/></StgValue>
</operation>

<operation id="277" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:6 %select_ln69 = select i1 %tmp_6, i2 %sub_ln69_1, i2 %p_cast

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="278" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:7 %trunc_ln69_1 = trunc i2 %select_ln69

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="279" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:8 %tmp_11_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln69_1, i2

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="280" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:9 %add_ln69 = add i3 %trunc_ln58, i3 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="281" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:33 %add_ln58_1 = add i64, i64 %i

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="282" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:10 %zext_ln69 = zext i3 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="283" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:11 %matA_0_addr_2 = getelementptr i64 %matA_0, i64, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="matA_0_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:12 %matA_1_addr_2 = getelementptr i64 %matA_1, i64, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="matA_1_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="61" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:17 %matA_1_load_1 = load i3 %matA_1_addr_2

]]></Node>
<StgValue><ssdm name="matA_1_load_1"/></StgValue>
</operation>

<operation id="286" st_id="61" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:18 %matA_0_load_1 = load i3 %matA_0_addr_2

]]></Node>
<StgValue><ssdm name="matA_0_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="287" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:1 %tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln69, i1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:13 %add_ln69_1 = add i2 %select_ln69, i2 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="289" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:14 %zext_ln69_1 = zext i2 %add_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="290" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:15 %dataB_addr_1 = getelementptr i64 %dataB, i64, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="dataB_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:16 %dataB_load_1 = load i2 %dataB_addr_1

]]></Node>
<StgValue><ssdm name="dataB_load_1"/></StgValue>
</operation>

<operation id="292" st_id="62" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:17 %matA_1_load_1 = load i3 %matA_1_addr_2

]]></Node>
<StgValue><ssdm name="matA_1_load_1"/></StgValue>
</operation>

<operation id="293" st_id="62" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:18 %matA_0_load_1 = load i3 %matA_0_addr_2

]]></Node>
<StgValue><ssdm name="matA_0_load_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="294" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:16 %dataB_load_1 = load i2 %dataB_addr_1

]]></Node>
<StgValue><ssdm name="dataB_load_1"/></StgValue>
</operation>

<operation id="295" st_id="63" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:17 %matA_1_load_1 = load i3 %matA_1_addr_2

]]></Node>
<StgValue><ssdm name="matA_1_load_1"/></StgValue>
</operation>

<operation id="296" st_id="63" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:18 %matA_0_load_1 = load i3 %matA_0_addr_2

]]></Node>
<StgValue><ssdm name="matA_0_load_1"/></StgValue>
</operation>

<operation id="297" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:19 %select_ln69_1 = select i1 %trunc_ln69, i64 %matA_1_load_1, i64 %matA_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="298" st_id="64" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="299" st_id="65" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="300" st_id="66" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="301" st_id="67" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="302" st_id="68" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="303" st_id="69" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="304" st_id="70" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="305" st_id="71" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="306" st_id="72" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="307" st_id="73" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="308" st_id="74" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="309" st_id="75" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="310" st_id="76" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="311" st_id="77" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="312" st_id="78" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="313" st_id="79" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="314" st_id="80" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="315" st_id="81" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="316" st_id="82" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="317" st_id="83" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="318" st_id="84" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="319" st_id="85" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="320" st_id="86" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="321" st_id="87" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="322" st_id="88" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="323" st_id="89" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="324" st_id="90" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="325" st_id="91" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="326" st_id="92" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="327" st_id="93" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="328" st_id="94" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:20 %div1 = ddiv i64 %dataB_load_1, i64 %select_ln69_1

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="329" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:21 %icmp_ln69 = icmp_eq  i2 %empty_36, i2

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="330" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:22 %select_ln69_2 = select i1 %icmp_ln69, i64 %dataX3_1, i64 %div1

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="331" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:23 %icmp_ln69_1 = icmp_eq  i2 %empty_36, i2

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="332" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:24 %select_ln69_3 = select i1 %icmp_ln69_1, i64 %dataX3_1, i64 %select_ln69_2

]]></Node>
<StgValue><ssdm name="select_ln69_3"/></StgValue>
</operation>

<operation id="333" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:25 %icmp_ln69_2 = icmp_eq  i2 %empty_36, i2

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="334" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:26 %dataX3_2 = select i1 %icmp_ln69_2, i64 %dataX3_1, i64 %select_ln69_3

]]></Node>
<StgValue><ssdm name="dataX3_2"/></StgValue>
</operation>

<operation id="335" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:27 %dataX2_2 = select i1 %icmp_ln69_2, i64 %div1, i64 %dataX2_1

]]></Node>
<StgValue><ssdm name="dataX2_2"/></StgValue>
</operation>

<operation id="336" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:28 %select_ln69_4 = select i1 %icmp_ln69_1, i64 %div1, i64 %dataX12_1

]]></Node>
<StgValue><ssdm name="select_ln69_4"/></StgValue>
</operation>

<operation id="337" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:29 %dataX12_2 = select i1 %icmp_ln69_2, i64 %dataX12_1, i64 %select_ln69_4

]]></Node>
<StgValue><ssdm name="dataX12_2"/></StgValue>
</operation>

<operation id="338" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:30 %select_ln69_5 = select i1 %icmp_ln69, i64 %div1, i64 %dataX_1

]]></Node>
<StgValue><ssdm name="select_ln69_5"/></StgValue>
</operation>

<operation id="339" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:31 %select_ln69_6 = select i1 %icmp_ln69_1, i64 %dataX_1, i64 %select_ln69_5

]]></Node>
<StgValue><ssdm name="select_ln69_6"/></StgValue>
</operation>

<operation id="340" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:32 %dataX_2 = select i1 %icmp_ln69_2, i64 %dataX_1, i64 %select_ln69_6

]]></Node>
<StgValue><ssdm name="dataX_2"/></StgValue>
</operation>

<operation id="341" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:34 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
