

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:450.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default29dfdadf02c7530b030443967fc85d07  /tmp/tmp.Ss9ajEVKnz/histo__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.Ss9ajEVKnz/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.Ss9ajEVKnz/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.Ss9ajEVKnz/histo__SIZE1_1 > _cuobjdump_complete_output_WKjgbl"
Parsing file _cuobjdump_complete_output_WKjgbl
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_e4ioJv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gXPxhG

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 17354
gpu_sim_insn = 5500864
gpu_ipc =     316.9796
gpu_tot_sim_cycle = 17354
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     316.9796
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17400
gpu_stall_icnt2sh    = 13428
gpu_total_sim_rate=366724
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 957 (0.628), PendingHit = 280 (0.184)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 894, Miss = 444 (0.497), PendingHit = 235 (0.263)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 441 (0.434), PendingHit = 283 (0.279)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1018, Miss = 445 (0.437), PendingHit = 226 (0.222)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 876 (0.574), PendingHit = 296 (0.194)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1400, Miss = 920 (0.657), PendingHit = 179 (0.128)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1276, Miss = 494 (0.387), PendingHit = 375 (0.294)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 440 (0.433), PendingHit = 234 (0.23)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 475 (0.468), PendingHit = 231 (0.227)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 444 (0.437), PendingHit = 242 (0.238)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1020, Miss = 442 (0.433), PendingHit = 252 (0.247)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 801 (0.525), PendingHit = 306 (0.201)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1018, Miss = 434 (0.426), PendingHit = 279 (0.274)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 368 (0.483), PendingHit = 215 (0.282)
total_dl1_misses=7981
total_dl1_accesses=16028
total_dl1_miss_rate= 0.497941
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3884
gpgpu_n_l1dcache_read_hits = 4414
gpgpu_n_l1dcache_read_misses = 11614
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 64222
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8109
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61023
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105766	W0_Idle:56457	W0_Scoreboard:65721	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 369 
maxdqlatency = 0 
maxmflatency = 1012 
averagemflatency = 356 
max_icnt2mem_latency = 580 
max_icnt2sh_latency = 26 
mrq_lat_table:1088 	286 	110 	166 	436 	930 	783 	300 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	534 	1926 	3719 	1944 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:168 	3638 	228 	292 	429 	603 	1067 	1410 	439 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	3737 	1666 	2491 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	3 	7 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         8         4         5         4         4         4         4         8         4         4        10         4         6         4         4 
dram[1]:         8         8         3         6         4         4         4         5         8         4         5        10         4         6         4         4 
dram[2]:         8         9         4         5         4         4         4         4         8         4         5        14         5         8         4         4 
dram[3]:         6        10         3         6         4         4         3         4         8         4         4        12         4         4         4         4 
dram[4]:        10        10         4         6         4         4         4         5         8         4         4        12         4         5         4         4 
maximum service time to same row:
dram[0]:      3775      8723      1566      2109      9248      7461      1742     10603      6465      1731     10574      6068      1559      7384      6348      1545 
dram[1]:      4330      8679      1569      1750      9290      7379      1783     10569      6345      1574     10593      5972      1562      7351      6352      1547 
dram[2]:      5854      8728      1547      1775      9299      7688      1535     10573      6356      1578     10606      6302      1565      7318      6318      1559 
dram[3]:      5567      8717      1546      4877      9294      7600      1535     10591      6332      1539     10603      6032      1561      7027      6229      1557 
dram[4]:      4796      8721      1746      1798      9178      7365      1582     10603      6734      1587     10570      6104      1562      7132      6424      1559 
average row accesses per activate:
dram[0]:  3.857143  3.047619  1.914286  2.600000  2.700000  1.939394  1.950000  2.714286  2.060606  1.567568  2.133333  2.241379  2.125000  4.000000  2.357143  1.828571 
dram[1]:  3.857143  3.045455  2.030303  2.700000  2.318182  2.030303  1.944444  2.411765  1.805556  1.648649  2.500000  2.538461  1.911765  4.000000  2.233333  1.857143 
dram[2]:  4.333333  3.238095  1.777778  3.000000  2.500000  1.837838  2.000000  2.529412  2.206897  1.906250  2.307692  2.833333  2.296296  3.714286  2.133333  2.060606 
dram[3]:  2.600000  3.350000  1.756757  1.846154  2.428571  1.717949  1.545455  2.647059  1.805556  1.621622  2.142857  2.060606  2.066667  3.111111  2.096774  1.888889 
dram[4]:  5.200000  3.368421  2.093750  1.692308  2.500000  2.064516  2.055556  3.000000  1.942857  1.583333  2.357143  2.321429  1.710526  2.888889  2.428571  1.911765 
average row locality = 4121/1892 = 2.178118
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        674       511       747       806       569       730       732       502       697       772       374       673       820       474       578       828
dram[1]:        570       470       799       810       542       839       815       464       770       811       363       682       859       498       592       883
dram[2]:        513       483       749       720       533       756       753       412       703       764       362       653       818       445       563       786
dram[3]:        620       500       924      1879       545       921       909       421       888       940       359       810       963       493       616       977
dram[4]:        551       503       837       857       570       783       787       490       773       824       386       700       877       482       587       863
maximum mf latency per bank:
dram[0]:        656       594       719       756       498       866       758       597       700       733       423       867       815       528       664       964
dram[1]:        699       600       700       681       497       808       719       625       723       760       365       763       783       528       637       887
dram[2]:        624       579       720       572       474       753       729       488       659       708       355       710       772       493       711       812
dram[3]:        759       636       939       846       577       871       829       532       838       801       415       828       909       715       815      1012
dram[4]:        669       604       804       706       510       729       789       647       805       751       397       834       853       558       691       904

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13015 n_nop=10631 n_act=376 n_pre=360 n_req=824 n_rd=1648 n_write=0 bw_util=0.2532
n_activity=4585 dram_eff=0.7189
bk0: 54a 12175i bk1: 128a 11945i bk2: 134a 11415i bk3: 52a 11999i bk4: 108a 12022i bk5: 128a 11490i bk6: 78a 11841i bk7: 76a 12343i bk8: 136a 11523i bk9: 116a 11586i bk10: 64a 12258i bk11: 130a 11685i bk12: 136a 11317i bk13: 48a 12049i bk14: 132a 11486i bk15: 128a 10007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.13554
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13015 n_nop=10623 n_act=379 n_pre=363 n_req=825 n_rd=1650 n_write=0 bw_util=0.2536
n_activity=4749 dram_eff=0.6949
bk0: 54a 12280i bk1: 134a 11929i bk2: 134a 11420i bk3: 54a 11958i bk4: 102a 11995i bk5: 134a 11336i bk6: 70a 11856i bk7: 82a 12190i bk8: 130a 11509i bk9: 122a 11517i bk10: 60a 12270i bk11: 132a 11660i bk12: 130a 11367i bk13: 48a 12051i bk14: 134a 11394i bk15: 130a 9971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.1466
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13015 n_nop=10667 n_act=359 n_pre=343 n_req=823 n_rd=1646 n_write=0 bw_util=0.2529
n_activity=4607 dram_eff=0.7146
bk0: 52a 12161i bk1: 136a 11957i bk2: 128a 11473i bk3: 54a 11964i bk4: 100a 12052i bk5: 136a 11456i bk6: 68a 11890i bk7: 86a 12204i bk8: 128a 11597i bk9: 122a 11573i bk10: 60a 12216i bk11: 136a 11701i bk12: 124a 11296i bk13: 52a 12059i bk14: 128a 11465i bk15: 136a 10093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.84241
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13015 n_nop=10571 n_act=405 n_pre=389 n_req=825 n_rd=1650 n_write=0 bw_util=0.2536
n_activity=4752 dram_eff=0.6944
bk0: 52a 12161i bk1: 134a 11853i bk2: 130a 11351i bk3: 48a 11964i bk4: 102a 12005i bk5: 134a 11251i bk6: 68a 11744i bk7: 90a 12166i bk8: 130a 11393i bk9: 120a 11564i bk10: 60a 12194i bk11: 136a 11533i bk12: 124a 11249i bk13: 56a 12107i bk14: 130a 11296i bk15: 136a 9853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.96051
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13015 n_nop=10631 n_act=376 n_pre=360 n_req=824 n_rd=1648 n_write=0 bw_util=0.2532
n_activity=4735 dram_eff=0.6961
bk0: 52a 12186i bk1: 128a 11925i bk2: 134a 11580i bk3: 44a 12047i bk4: 110a 12045i bk5: 128a 11423i bk6: 74a 11820i bk7: 84a 12320i bk8: 136a 11575i bk9: 114a 11547i bk10: 66a 12281i bk11: 130a 11653i bk12: 130a 11393i bk13: 52a 12054i bk14: 136a 11415i bk15: 130a 9928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.17326
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1643, Miss = 824 (0.502), PendingHit = 9 (0.00548)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1641, Miss = 825 (0.503), PendingHit = 9 (0.00548)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1621, Miss = 823 (0.508), PendingHit = 6 (0.0037)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1734, Miss = 825 (0.476), PendingHit = 9 (0.00519)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1638, Miss = 824 (0.503), PendingHit = 3 (0.00183)
L2 Cache Total Miss Rate = 0.498

icnt_total_pkts_mem_to_simt=40973
icnt_total_pkts_simt_to_mem=8277

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 72.6311
% Accepted packets = 0 at node 0 (avg = 0.0105291)
lat(1) = 72.6311;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0473392 0.0472815 0.0467053 0.0536491 0.0471951 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 10.6311
% Accepted packets = 0 at node 14 (avg = 0.0513278)
lat(2) = 10.6311;
thru(2,:) = [ 0.140231 0.0660962 0.065664 0.0662402 0.128562 0.134901 0.0734146 0.0655199 0.0705621 0.0660962 0.0658081 0.117757 0.0646555 0.0550321 0 0 0 0 0 0 0 0 0 ];
% latency change    = 5.83192
% throughput change = 0.794865
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.6311 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0105291 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 4530 436 71 45 51 45 28 26 35 25 45 10 20 16 23 5 21 8 25 11 23 2 8 4 17 5 20 6 18 12 13 8 12 3 9 5 11 6 6 2 14 7 12 12 20 8 22 5 14 9 22 8 20 4 15 5 10 4 14 4 13 4 11 3 17 13 25 4 15 7 18 4 9 5 9 6 9 2 13 7 13 7 16 8 12 7 12 6 12 2 10 5 12 6 11 4 7 1 12 5 14 1 11 3 10 4 9 6 12 2 11 7 9 1 11 4 10 0 8 7 6 3 8 7 12 6 6 10 9 2 9 1 16 3 5 4 9 2 6 8 7 4 5 1 8 4 8 2 4 6 12 6 6 1 9 2 4 1 9 7 10 1 10 7 14 1 3 2 11 7 7 8 10 2 9 3 11 5 10 6 10 6 15 4 11 4 15 1 7 4 14 5 10 8 11 3 10 1 9 3 10 2 16 0 13 1 8 4 9 7 10 6 8 4 7 3 19 0 17 1 12 1 13 2 5 3 6 3 11 5 11 3 7 1 8 6 20 2 12 6 18 2 11 4 6 1 6 6 16 6 9 2 10 6 5 4 12 3 9 0 10 1 15 8 8 2 14 1 9 4 13 1 11 2 12 1 14 3 12 0 14 3 7 2 4 3 7 4 9 1 9 3 8 2 9 2 8 3 8 2 14 3 11 4 5 0 7 3 6 0 14 3 11 2 10 0 6 3 8 3 9 4 8 2 2 4 8 0 6 0 9 2 12 0 9 0 15 2 6 0 8 0 5 2 9 1 2 1 7 0 3 3 6 0 3 0 3 0 7 0 6 0 6 1 7 0 3 0 7 0 7 1 5 1 8 0 8 1 8 0 3 0 8 1 13 1 4 1 3 0 3 2 6 1 3 1 5 1 2 0 5 2 3 1 6 0 10 0 3 1 3 1 6 0 5 1 5 2 9 0 5 0 2 1 1 0 5 0 3 1 2 1 6 0 5 2 1 0 4 1 6 0 1 0 4 0 5 1 1 1 4 0 3 0 2 0 2 1 3 0 0 1 2 2 1 0 3 0 1 0 2 1 6 0 2 0 2 1 3 0 3 1 1 0 0 0 1 0 2 1 3 0 0 1 0 0 1 0 3 2 2 0 1 1 0 0 1 1 1 0 2 0 1 0 1 1 1 1 0 0 1 0 2 0 2 0 0 0 1 0 1 0 2 1 1 0 0 0 1 0 0 0 2 0 1 0 1 0 2 0 2 0 0 0 3 0 1 1 2 0 2 0 0 1 0 0 0 0 1 0 2 0 1 1 2 0 0 0 2 1 0 0 0 0 1 0 2 0 0 0 1 0 2 0 1 0 1 0 1 0 0 0 2 0 1 0 1 0 0 0 0 0 0 0 2 0 2 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 1 0 2 0 0 0 2 0 2 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 2 0 3 0 1 0 1 0 1 0 0 0 5 0 1 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8277 samples)
traffic_manager/hop_stats_freq = [ 0 8277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.6311 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0513278 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 78 4 2 3289 475 198 421 451 285 123 84 95 148 59 1328 36 41 65 44 552 19 24 29 20 218 11 9 10 7 86 4 5 7 7 20 3 1 1 0 14 1 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8277 samples)
traffic_manager/hop_stats_freq = [ 0 8277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 366724 (inst/sec)
gpgpu_simulation_rate = 1156 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 310715
gpu_sim_insn = 15893670
gpu_ipc =      51.1519
gpu_tot_sim_cycle = 328069
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =      65.2135
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 979742
gpu_stall_icnt2sh    = 13816
gpu_total_sim_rate=135408
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5856, Miss = 5090 (0.869), PendingHit = 286 (0.0488)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5226, Miss = 4612 (0.883), PendingHit = 238 (0.0455)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2479 (0.779), PendingHit = 284 (0.0893)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5350, Miss = 4530 (0.847), PendingHit = 238 (0.0445)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5136, Miss = 3827 (0.745), PendingHit = 356 (0.0693)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3566, Miss = 2981 (0.836), PendingHit = 179 (0.0502)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5608, Miss = 4356 (0.777), PendingHit = 383 (0.0683)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5348, Miss = 4509 (0.843), PendingHit = 237 (0.0443)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2478 (0.779), PendingHit = 231 (0.0726)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2496 (0.784), PendingHit = 243 (0.0764)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3186, Miss = 2462 (0.773), PendingHit = 252 (0.0791)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5858, Miss = 4808 (0.821), PendingHit = 318 (0.0543)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5350, Miss = 4407 (0.824), PendingHit = 291 (0.0544)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2428 (0.829), PendingHit = 216 (0.0738)
total_dl1_misses=51463
total_dl1_accesses=62958
total_dl1_miss_rate= 0.817418
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 16632
gpgpu_n_l1dcache_read_hits = 7743
gpgpu_n_l1dcache_read_misses = 55215
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 3531272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51591
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3528073
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5565007	W0_Idle:1357941	W0_Scoreboard:128510	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 991 
maxdqlatency = 0 
maxmflatency = 2650 
averagemflatency = 935 
max_icnt2mem_latency = 5313 
max_icnt2sh_latency = 328068 
mrq_lat_table:33594 	18819 	2946 	5217 	14311 	36298 	60672 	53532 	19033 	856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	671 	5070 	16555 	102802 	80625 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:187 	5391 	1145 	2496 	17410 	27178 	19363 	23859 	51868 	54545 	3623 	95 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	44492 	4317 	2567 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	4 	7 	17 	317 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        41        45        16        25        30        24        40        25        25        41        24        53        27        21        47 
dram[1]:        21        34        34        21        22        27        21        41        24        34        55        21        55        29        23        35 
dram[2]:        20        33        47        25        21        45        24        41        24        39        37        23        53        23        32        34 
dram[3]:        20        26        53        21        24        60        20        45        27        41        26        21        44        30        28        27 
dram[4]:        25        35        41        31        23        46        19        47        21        40        28        21        37        26        24        39 
maximum service time to same row:
dram[0]:      3775      8723      8320      8564     17067      7461      9804     10603      6465      6553     10574      6068      9544      7384      6348      5879 
dram[1]:      4330      8679      7996      9337     14857      7379      3699     10569      6345      6808     10593      5972     10542      7351      6352      5584 
dram[2]:      5854      8728      8098      9443     15081      8624     11184     10573      6356      7889     10606      6302      9975      7318      6318      6272 
dram[3]:      5567      8717      9331      8830      9294      9317      5697     10591      6332      7426     10603      6032      7665      7027      7189      5072 
dram[4]:      4796      8721      7831      8810     18159      7365     11062     10603      6734      6457     10570      6104      9731      7132      6424      5732 
average row accesses per activate:
dram[0]:  4.028807  4.397678  4.045961  4.191977  4.107612  4.179319  4.018182  4.342466  4.117723  4.051316  4.290148  4.017391  4.031788  3.863103  4.121820  4.151989 
dram[1]:  4.023161  4.477876  3.891856  4.348665  3.980867  4.360054  3.971613  4.184106  4.122876  4.254121  4.225634  4.146183  4.001321  3.743949  4.339860  4.126939 
dram[2]:  4.001351  4.298023  3.890957  4.227666  4.198391  4.326613  4.131544  4.403900  4.288828  4.123324  4.343407  4.259947  3.917419  3.801546  4.306630  4.045770 
dram[3]:  3.942971  4.253501  4.141243  4.286136  4.252388  4.313593  4.230663  4.552518  4.259810  4.253793  4.388659  4.179922  4.065508  3.990541  4.191316  4.099440 
dram[4]:  4.062928  4.352685  4.085794  4.115493  4.073298  4.436718  4.144385  4.529244  4.035897  4.215259  4.244000  4.079545  4.010526  3.842986  4.251374  4.162889 
average row locality = 245278/59025 = 4.155493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1249      1281      1223      1202      1286      1310      1256      1297      1304      1264      1311      1360      1268      1215      1307      1242 
dram[1]:      1252      1295      1233      1212      1285      1323      1247      1294      1289      1259      1295      1350      1253      1203      1310      1250 
dram[2]:      1264      1300      1236      1211      1292      1318      1243      1286      1279      1251      1294      1354      1253      1216      1325      1255 
dram[3]:      1265      1292      1235      1188      1273      1305      1234      1286      1282      1259      1306      1358      1263      1221      1316      1260 
dram[4]:      1263      1272      1223      1192      1277      1299      1254      1296      1290      1265      1314      1366      1267      1232      1320      1255 
total reads: 101830
bank skew: 1366/1188 = 1.15
chip skew: 20385/20343 = 1.00
number of total write accesses:
dram[0]:      1688      1749      1682      1724      1844      1883      1838      1873      1879      1815      1868      1874      1776      1748      1772      1681 
dram[1]:      1701      1741      1682      1719      1836      1886      1831      1865      1865      1838      1870      1855      1776      1736      1793      1676 
dram[2]:      1697      1743      1690      1723      1840      1901      1835      1876      1869      1825      1868      1858      1783      1734      1793      1662 
dram[3]:      1708      1745      1697      1718      1844      1900      1829      1878      1866      1825      1867      1848      1778      1732      1773      1667 
dram[4]:      1707      1727      1682      1730      1835      1891      1846      1879      1858      1829      1869      1865      1781      1754      1775      1684 
total reads: 143448
bank skew: 1901/1662 = 1.14
chip skew: 28712/28670 = 1.00
average mf latency per bank:
dram[0]:        758       773       786       781       812       792       790       776       783       801       777       763       774       803       807       783
dram[1]:        769       782       796       775       819       791       793       790       775       799       768       786       778       813       787       799
dram[2]:        779       779       802       773       803       791       799       775       780       786       758       777       794       809       770       788
dram[3]:        770       768       775       775       792       781       795       768       768       788       759       787       787       818       783       793
dram[4]:        765       780       780       780       799       792       790       785       775       800       782       783       782       821       794       790
maximum mf latency per bank:
dram[0]:       1956      1968      2297      1994      2353      2169      2271      2129      2075      2435      2080      2058      2035      2129      2457      2358
dram[1]:       2085      2267      1924      2114      2303      2309      2162      2160      2085      2060      2067      2043      1976      1934      2060      2345
dram[2]:       2185      2360      2219      2292      2650      2210      2364      2240      2337      2161      2168      2150      2210      2189      1981      2061
dram[3]:       2247      2153      1949      2086      2318      2091      2138      2111      2074      2065      2511      1990      2218      2181      2300      2148
dram[4]:       2321      2051      2315      1994      2337      2265      2343      2078      2085      2398      2066      2197      2250      2171      2190      2122

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246051 n_nop=151211 n_act=11913 n_pre=11897 n_req=49069 n_rd=40750 n_write=30280 bw_util=0.5774
n_activity=236338 dram_eff=0.6011
bk0: 2498a 170449i bk1: 2562a 167604i bk2: 2446a 165104i bk3: 2404a 166236i bk4: 2572a 167531i bk5: 2620a 163205i bk6: 2512a 165293i bk7: 2594a 165961i bk8: 2608a 162190i bk9: 2528a 160123i bk10: 2622a 162784i bk11: 2720a 158337i bk12: 2536a 153285i bk13: 2430a 151966i bk14: 2614a 138465i bk15: 2484a 100787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5053
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246051 n_nop=151365 n_act=11867 n_pre=11851 n_req=49020 n_rd=40700 n_write=30268 bw_util=0.5769
n_activity=236426 dram_eff=0.6003
bk0: 2504a 169672i bk1: 2590a 168359i bk2: 2466a 164168i bk3: 2424a 165012i bk4: 2570a 167997i bk5: 2646a 164877i bk6: 2494a 164177i bk7: 2588a 165563i bk8: 2578a 162533i bk9: 2518a 160406i bk10: 2590a 164029i bk11: 2700a 158306i bk12: 2506a 153609i bk13: 2406a 150507i bk14: 2620a 137593i bk15: 2500a 100934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5421
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246051 n_nop=151414 n_act=11806 n_pre=11790 n_req=49074 n_rd=40754 n_write=30287 bw_util=0.5774
n_activity=236443 dram_eff=0.6009
bk0: 2528a 170876i bk1: 2600a 168389i bk2: 2472a 165511i bk3: 2422a 165579i bk4: 2584a 167499i bk5: 2636a 163957i bk6: 2486a 164355i bk7: 2572a 165773i bk8: 2558a 163170i bk9: 2502a 161513i bk10: 2588a 162812i bk11: 2708a 159347i bk12: 2506a 154387i bk13: 2432a 150938i bk14: 2650a 138917i bk15: 2510a 101796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6306
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246051 n_nop=151821 n_act=11642 n_pre=11626 n_req=49018 n_rd=40686 n_write=30276 bw_util=0.5768
n_activity=236374 dram_eff=0.6004
bk0: 2530a 170621i bk1: 2584a 169057i bk2: 2470a 165932i bk3: 2376a 166038i bk4: 2546a 168011i bk5: 2610a 165003i bk6: 2468a 164916i bk7: 2572a 166326i bk8: 2564a 164046i bk9: 2518a 161602i bk10: 2612a 164067i bk11: 2716a 158799i bk12: 2526a 153973i bk13: 2442a 152210i bk14: 2632a 139880i bk15: 2520a 102020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.535
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246051 n_nop=151405 n_act=11800 n_pre=11784 n_req=49097 n_rd=40770 n_write=30292 bw_util=0.5776
n_activity=236584 dram_eff=0.6007
bk0: 2526a 171038i bk1: 2544a 168930i bk2: 2446a 166131i bk3: 2384a 167304i bk4: 2554a 168478i bk5: 2598a 165223i bk6: 2508a 164616i bk7: 2592a 166292i bk8: 2580a 163094i bk9: 2530a 160283i bk10: 2628a 163505i bk11: 2732a 157362i bk12: 2534a 153626i bk13: 2464a 150935i bk14: 2640a 138597i bk15: 2510a 102032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5284
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41426, Miss = 20375 (0.492), PendingHit = 16059 (0.388)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41385, Miss = 20350 (0.492), PendingHit = 16039 (0.388)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41398, Miss = 20377 (0.492), PendingHit = 16068 (0.388)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41500, Miss = 20343 (0.49), PendingHit = 16065 (0.387)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41460, Miss = 20385 (0.492), PendingHit = 16082 (0.388)
L2 Cache Total Miss Rate = 0.492

icnt_total_pkts_mem_to_simt=417673
icnt_total_pkts_simt_to_mem=361609

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 374.988
% Accepted packets = 0 at node 0 (avg = 0.0247209)
lat(3) = 374.988;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.113723 0.113661 0.113714 0.113696 0.113786 0 0 0 0 ];
% latency change    = 0.971649
% throughput change = 1.0763
Traffic 1 Stat
%=================================
% Average latency = 2.09492
% Accepted packets = 0 at node 14 (avg = 0.0263558)
lat(4) = 2.09492;
thru(4,:) = [ 0.056959 0.0572326 0.0282542 0.0565728 0.0434402 0.0284554 0.0546659 0.056428 0.0278841 0.028391 0.028037 0.0558728 0.055543 0.0284473 0 0 0 0 0 0 0 0 0 ];
% latency change    = 177.999
% throughput change = 0.0620334
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 223.81 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.017625 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1581 1475 147 175 110 158 108 168 131 155 134 169 243 268 444 2175 2608 1579 1559 1768 1589 1705 1713 1877 1903 1827 1829 1903 1902 1849 1823 1828 1822 1766 1711 1621 1595 1488 1485 1445 1402 1381 1354 1209 1184 1132 1122 1157 1126 1032 969 955 930 855 844 741 794 741 806 644 686 666 626 649 638 609 634 530 573 535 542 507 533 436 441 418 503 431 446 405 400 399 418 373 397 380 385 333 337 365 307 315 300 293 285 289 253 277 273 251 247 262 235 282 270 243 253 223 247 177 210 200 233 184 211 196 212 163 167 183 170 190 188 166 188 196 169 170 172 166 172 124 177 169 169 183 173 162 157 152 141 169 150 165 155 188 166 186 138 174 167 162 156 149 131 174 128 164 153 154 160 169 141 189 136 149 153 123 153 186 152 138 178 147 183 156 172 159 155 140 118 153 144 146 159 160 142 143 158 172 148 179 146 142 172 109 138 141 146 157 184 155 149 139 143 175 178 163 157 163 156 170 141 134 157 138 147 126 123 151 161 133 137 150 121 128 129 140 132 131 155 113 143 147 103 125 134 107 111 141 128 143 104 117 131 130 147 118 129 119 122 134 128 104 150 113 130 123 139 101 116 118 116 109 97 122 107 98 133 113 102 113 105 110 126 131 119 120 137 124 121 133 119 110 111 96 132 117 136 109 125 119 115 119 110 125 126 132 122 119 117 120 145 117 132 107 104 101 96 99 130 117 135 117 148 124 119 141 114 115 125 130 95 112 119 85 115 110 129 103 106 104 103 122 130 93 134 145 103 104 137 102 102 102 94 106 108 116 115 94 116 91 107 107 123 111 118 101 103 113 103 107 119 112 102 121 98 98 104 110 108 103 105 114 109 101 95 84 110 74 91 115 95 109 124 105 114 105 135 118 93 98 99 120 96 80 118 107 112 103 119 99 108 115 97 104 88 119 115 139 91 107 114 109 101 86 116 107 117 112 122 103 96 125 109 108 123 109 107 116 92 117 108 124 106 114 95 103 88 110 98 95 113 105 114 113 113 107 106 121 97 135 126 94 116 104 119 126 103 127 103 114 116 107 101 104 105 121 110 119 113 105 121 119 130 124 111 90 98 118 122 112 78 126 109 100 107 99 108 97 95 95 90 104 103 102 79 80 92 77 82 88 87 79 98 127 103 101 95 109 93 101 101 91 94 75 91 95 85 93 99 85 81 89 92 69 81 102 82 82 83 82 97 91 98 92 99 80 113 102 84 101 82 75 84 90 92 93 120 83 109 85 92 84 112 110 96 72 74 88 100 88 80 80 91 92 107 121 105 93 87 100 96 88 75 93 92 120 74 94 119 81 85 93 102 102 90 100 88 103 85 91 90 76 80 101 96 87 78 75 74 94 78 87 88 90 85 92 92 98 91 84 106 94 71 76 76 98 110 80 86 86 87 86 82 81 84 84 80 85 91 66 103 80 87 101 71 71 91 76 89 75 89 79 107 67 71 85 82 68 56 76 72 89 60 75 75 79 65 75 57 77 90 72 70 83 84 89 73 84 62 74 91 83 82 76 83 73 84 89 59 82 82 71 68 55 77 68 77 60 87 77 74 59 79 92 105 88 87 88 85 75 73 89 70 87 69 73 78 76 77 73 85 76 75 65 71 59 68 89 69 75 66 67 56 66 64 67 76 72 76 61 79 65 86 70 71 67 72 70 70 70 61 66 63 85 70 85 46 60 77 60 73 71 80 67 76 61 74 77 72 67 70 89 75 61 65 73 65 78 59 87 89 68 87 71 81 59 76 55 79 75 73 70 66 78 73 66 79 53 70 70 91 66 66 77 83 69 69 80 87 79 84 71 72 87 74 77 90 65 82 71 78 70 92 76 64 75 83 64 69 74 66 68 65 82 83 68 74 74 71 81 76 86 84 57 65 75 68 72 60 78 77 80 71 87 73 75 73 68 66 61 62 80 58 53 66 52 63 63 52 55 61 47 64 76 65 66 55 55 56 69 61 66 62 62 60 62 76 47 40 63 68 43 63 70 69 59 60 64 55 62 60 63 47 62 50 48 54 45 59 48 57 60 55 54 64 46 53 55 71 43 71 49 59 52 71 59 69 54 63 68 52 62 58 51 67 64 62 49 55 59 62 60 67 64 58 53 66 49 92 65 52 54 58 54 71 45 69 41 66 63 64 40 51 64 52 50 66 39 53 49 67 53 59 63 68 52 42 62 43 53 61 64 57 65 70 51 76 66 62 54 64 52 52 65 67 61 65 53 55 46 58 55 43 69 58 47 22497 ];
Traffic[0]class1Average hops = 1 (207169 samples)
traffic_manager/hop_stats_freq = [ 0 207169 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.36303 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0388418 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 143295 6010 939 1854 39943 3396 652 1209 452 748 144 54 64 41 27 20 6 11 6 7 5 2 0 2 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (207169 samples)
traffic_manager/hop_stats_freq = [ 0 207169 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 38 sec (158 sec)
gpgpu_simulation_rate = 135408 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 510494
gpu_sim_insn = 157206464
gpu_ipc =     307.9497
gpu_tot_sim_cycle = 838563
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     212.9846
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1026066
gpu_stall_icnt2sh    = 558760
gpu_total_sim_rate=294721
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135144, Miss = 35108 (0.26), PendingHit = 99420 (0.736)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134714, Miss = 34680 (0.257), PendingHit = 99522 (0.739)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132718, Miss = 32559 (0.245), PendingHit = 99600 (0.75)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134902, Miss = 34614 (0.257), PendingHit = 99574 (0.738)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134616, Miss = 33893 (0.252), PendingHit = 99634 (0.74)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132974, Miss = 33013 (0.248), PendingHit = 99399 (0.748)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135080, Miss = 34404 (0.255), PendingHit = 99665 (0.738)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134836, Miss = 32257 (0.239), PendingHit = 101760 (0.755)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132606, Miss = 32514 (0.245), PendingHit = 99487 (0.75)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132910, Miss = 32608 (0.245), PendingHit = 99723 (0.75)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132466, Miss = 32462 (0.245), PendingHit = 99395 (0.75)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135458, Miss = 34888 (0.258), PendingHit = 99705 (0.736)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134790, Miss = 34461 (0.256), PendingHit = 99549 (0.739)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132464, Miss = 32508 (0.245), PendingHit = 99536 (0.751)
total_dl1_misses=469969
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.250560
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 19469
gpgpu_n_l1dcache_read_hits = 9740
gpgpu_n_l1dcache_read_misses = 1865938
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 6603724
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 670801
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6505413
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8144988	W0_Idle:2119840	W0_Scoreboard:4736138	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 3386 
maxdqlatency = 0 
maxmflatency = 2650 
averagemflatency = 411 
max_icnt2mem_latency = 5313 
max_icnt2sh_latency = 328068 
mrq_lat_table:63246 	33972 	13938 	23143 	49794 	111400 	104021 	58342 	19812 	954 	20 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	19470 	295339 	321856 	107632 	80636 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:262 	414798 	8100 	49653 	115242 	76130 	25091 	26726 	52259 	54545 	3623 	95 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	291449 	238766 	137752 	2770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	4 	551 	482 	326 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        41        45        32        32        32        32        40        32        32        41        32        53        32        33        47 
dram[1]:        32        34        34        32        32        32        32        41        32        34        55        32        55        32        34        35 
dram[2]:        32        33        47        32        32        45        32        41        32        39        37        32        53        32        32        34 
dram[3]:        32        32        53        32        32        60        32        45        32        41        32        32        44        32        33        32 
dram[4]:        32        35        41        32        32        46        32        47        32        40        32        32        37        32        32        39 
maximum service time to same row:
dram[0]:     26622     26728     26412     21874     21711     21990     21960     21912     21733     21952     22064     21877     21896     22091     21904     25664 
dram[1]:     26694     26656     26547     21821     21777     21820     22035     21872     22043     22056     21965     21880     21863     22130     22024     25607 
dram[2]:     26585     26626     26522     21891     21859     21935     22075     22092     21768     21881     22040     21950     21876     22027     22083     25548 
dram[3]:     26642     26703     26441     22037     21927     21848     21850     21956     21823     22082     22133     21821     21989     21877     22151     25795 
dram[4]:     26761     26568     26266     21992     21863     21883     22141     22124     21820     22024     22028     21693     22029     22036     22034     25661 
average row accesses per activate:
dram[0]:  6.976716  7.451031  7.036070  7.235220  7.182771  7.242741  7.037975  7.497573  7.140715  7.089953  7.380096  6.915368  7.082353  6.905814  6.995249  7.158690 
dram[1]:  6.947689  7.566013  6.786826  7.466926  7.009101  7.509004  6.981693  7.263840  7.173458  7.387136  7.293349  7.130334  7.048122  6.736902  7.307787  7.103621 
dram[2]:  6.895054  7.289308  6.775656  7.281921  7.304142  7.447087  7.225119  7.598522  7.434783  7.204276  7.476248  7.305785  6.910345  6.819333  7.238095  7.006165 
dram[3]:  6.815476  7.227216  7.158690  7.420440  7.435990  7.429251  7.393682  7.822560  7.390156  7.398295  7.535539  7.182346  7.137604  7.117647  7.080336  7.079602 
dram[4]:  7.003672  7.411082  7.097867  7.162733  7.161816  7.629131  7.223141  7.777359  7.043478  7.330121  7.298578  7.006772  7.045614  6.852873  7.161604  7.159548 
average row locality = 478663/66492 = 7.198806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3973      4001      3943      3966      4262      4286      4232      4273      4280      4222      4255      4304      4212      4159      4083      3962 
dram[1]:      3978      4015      3953      3976      4261      4299      4223      4270      4265      4217      4239      4294      4197      4147      4086      3970 
dram[2]:      3987      4020      3956      3975      4268      4294      4219      4262      4255      4209      4238      4298      4197      4160      4101      3975 
dram[3]:      3985      4012      3955      3954      4249      4281      4210      4262      4258      4217      4250      4302      4207      4165      4092      3980 
dram[4]:      3983      3992      3943      3972      4253      4275      4230      4272      4266      4223      4258      4310      4211      4176      4082      3975 
total reads: 332017
bank skew: 4310/3943 = 1.09
chip skew: 66421/66379 = 1.00
number of total write accesses:
dram[0]:      1720      1781      1714      1786      1908      1950      1884      1905      1911      1847      1900      1906      1808      1780      1807      1722 
dram[1]:      1733      1773      1714      1781      1900      1956      1879      1897      1897      1870      1902      1888      1808      1768      1826      1720 
dram[2]:      1729      1775      1722      1785      1904      1969      1879      1908      1901      1857      1900      1890      1815      1766      1827      1707 
dram[3]:      1740      1777      1729      1782      1908      1967      1875      1910      1898      1857      1899      1882      1810      1764      1813      1712 
dram[4]:      1739      1759      1714      1794      1899      1958      1888      1911      1890      1861      1902      1898      1813      1786      1812      1724 
total reads: 146646
bank skew: 1969/1707 = 1.15
chip skew: 29348/29312 = 1.00
average mf latency per bank:
dram[0]:        659       697       713       756       757       736       734       730       708       708       686       681       684       698       702       699
dram[1]:        668       699       719       751       760       732       734       740       708       707       682       692       686       704       697       708
dram[2]:        671       698       721       749       749       732       738       729       708       698       674       684       691       696       684       697
dram[3]:        664       693       708       757       747       729       735       730       702       703       675       691       688       707       691       702
dram[4]:        664       700       710       757       746       736       735       737       705       709       688       690       686       707       697       699
maximum mf latency per bank:
dram[0]:       1956      1968      2297      1994      2353      2169      2271      2129      2075      2435      2080      2058      2035      2129      2457      2358
dram[1]:       2085      2267      1924      2114      2303      2309      2162      2160      2085      2060      2067      2043      1976      1934      2060      2345
dram[2]:       2185      2360      2219      2292      2650      2210      2364      2240      2337      2161      2168      2150      2210      2189      1981      2061
dram[3]:       2247      2153      1949      2086      2318      2091      2138      2111      2074      2065      2511      1990      2218      2181      2300      2148
dram[4]:       2321      2051      2315      1994      2337      2265      2343      2078      2085      2398      2066      2197      2250      2171      2190      2122

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628921 n_nop=437749 n_act=13406 n_pre=13390 n_req=95742 n_rd=132826 n_write=31550 bw_util=0.5227
n_activity=524355 dram_eff=0.627
bk0: 7946a 537140i bk1: 8002a 532184i bk2: 7886a 528709i bk3: 7932a 528883i bk4: 8524a 528972i bk5: 8572a 523468i bk6: 8464a 524689i bk7: 8546a 524045i bk8: 8560a 519276i bk9: 8444a 516144i bk10: 8510a 517865i bk11: 8608a 511822i bk12: 8424a 501163i bk13: 8318a 490604i bk14: 8166a 478598i bk15: 7924a 454319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.84964
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628921 n_nop=437883 n_act=13361 n_pre=13345 n_req=95702 n_rd=132780 n_write=31552 bw_util=0.5226
n_activity=524771 dram_eff=0.6263
bk0: 7956a 536367i bk1: 8030a 532750i bk2: 7906a 527537i bk3: 7952a 527361i bk4: 8522a 529105i bk5: 8598a 524927i bk6: 8446a 522942i bk7: 8540a 523461i bk8: 8530a 519398i bk9: 8434a 516442i bk10: 8478a 518902i bk11: 8588a 512178i bk12: 8394a 502054i bk13: 8294a 489753i bk14: 8172a 477420i bk15: 7940a 454151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.89185
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628921 n_nop=437942 n_act=13303 n_pre=13287 n_req=95748 n_rd=132828 n_write=31561 bw_util=0.5228
n_activity=524424 dram_eff=0.6269
bk0: 7974a 537988i bk1: 8040a 533280i bk2: 7912a 529229i bk3: 7950a 528404i bk4: 8536a 529186i bk5: 8588a 524306i bk6: 8438a 523795i bk7: 8524a 524053i bk8: 8510a 520265i bk9: 8418a 517805i bk10: 8476a 518251i bk11: 8596a 513532i bk12: 8394a 503181i bk13: 8320a 490381i bk14: 8202a 479090i bk15: 7950a 454946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.77493
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628921 n_nop=438339 n_act=13134 n_pre=13118 n_req=95702 n_rd=132758 n_write=31572 bw_util=0.5226
n_activity=524539 dram_eff=0.6266
bk0: 7970a 537688i bk1: 8024a 534025i bk2: 7910a 529848i bk3: 7908a 528507i bk4: 8498a 529307i bk5: 8562a 525312i bk6: 8420a 523969i bk7: 8524a 524335i bk8: 8516a 520736i bk9: 8434a 517187i bk10: 8500a 518837i bk11: 8604a 512483i bk12: 8414a 502658i bk13: 8330a 491185i bk14: 8184a 480229i bk15: 7960a 455376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.9199
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=628921 n_nop=437949 n_act=13291 n_pre=13275 n_req=95769 n_rd=132842 n_write=31564 bw_util=0.5228
n_activity=524797 dram_eff=0.6266
bk0: 7966a 537806i bk1: 7984a 533534i bk2: 7886a 529867i bk3: 7944a 530092i bk4: 8506a 530032i bk5: 8550a 525530i bk6: 8460a 523636i bk7: 8544a 524586i bk8: 8532a 520385i bk9: 8446a 516361i bk10: 8516a 518482i bk11: 8620a 511004i bk12: 8422a 501919i bk13: 8352a 490291i bk14: 8164a 478873i bk15: 7950a 455051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.90128
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165278, Miss = 66413 (0.402), PendingHit = 42939 (0.26)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165267, Miss = 66390 (0.402), PendingHit = 42947 (0.26)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165210, Miss = 66414 (0.402), PendingHit = 42953 (0.26)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165410, Miss = 66379 (0.401), PendingHit = 42938 (0.26)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165368, Miss = 66421 (0.402), PendingHit = 42883 (0.259)
L2 Cache Total Miss Rate = 0.402

icnt_total_pkts_mem_to_simt=3514493
icnt_total_pkts_simt_to_mem=980973

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 18.6588
% Accepted packets = 0 at node 0 (avg = 0.0605629)
lat(5) = 18.6588;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.278393 0.278423 0.278354 0.278889 0.278887 0 0 0 0 ];
% latency change    = 0.887725
% throughput change = 0.564819
Traffic 1 Stat
%=================================
% Average latency = 9.57534
% Accepted packets = 0 at node 14 (avg = 0.131877)
lat(6) = 9.57534;
thru(6,:) = [ 0.217265 0.21751 0.217569 0.217588 0.2175 0.217334 0.217412 0.206149 0.217353 0.217726 0.217177 0.217569 0.217442 0.217569 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.948632
% throughput change = 0.540761
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 155.426 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0319376 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 373788 38362 2552 385 633 210 170 451 506 483 268 209 308 325 340 6926 6974 515 390 324 6226 6430 522 427 340 8072 8109 543 420 333 8030 7922 461 381 334 7771 7932 433 334 267 7184 7266 403 294 220 6756 6905 370 301 224 5904 5981 292 251 199 5480 5497 260 262 138 4739 4681 213 234 127 4117 4149 191 211 111 3480 3544 176 166 107 2940 3008 146 164 71 2513 2552 137 106 87 2151 2127 117 114 50 1724 1657 118 109 50 1343 1397 86 92 44 1145 1069 73 84 57 937 972 70 75 30 788 752 68 70 44 637 636 58 47 19 570 528 50 42 38 424 390 38 54 29 295 338 43 33 26 244 240 40 31 9 157 170 31 35 14 181 174 23 35 17 160 143 26 27 15 117 122 28 39 13 89 89 40 25 17 65 72 21 36 11 67 53 41 27 13 44 42 33 38 21 36 22 35 17 18 29 29 22 26 18 16 17 21 32 14 14 10 21 21 8 23 11 6 3 11 10 14 8 14 17 18 18 8 11 16 22 12 12 13 16 24 11 8 7 15 17 13 7 12 18 16 13 7 9 14 14 12 4 11 9 24 10 12 8 13 15 18 5 7 17 20 8 16 8 17 13 11 5 13 19 18 11 4 10 18 17 18 7 10 12 13 9 17 11 20 21 11 9 18 9 29 17 9 9 11 17 16 14 13 14 20 8 12 8 18 19 6 4 12 11 15 5 11 10 16 10 7 9 19 14 21 8 17 13 19 17 10 7 12 19 27 7 11 14 20 13 14 12 17 15 29 5 13 8 15 12 5 5 18 13 18 5 10 10 23 12 14 4 12 15 14 3 9 12 10 10 2 7 15 6 9 3 8 6 9 11 7 16 12 5 9 3 10 7 14 11 11 8 9 9 10 8 7 6 21 6 9 2 12 3 8 3 10 4 12 4 11 1 6 7 15 4 7 5 9 3 8 3 8 10 8 3 8 5 5 10 6 3 3 3 4 3 3 3 11 7 4 1 2 6 10 0 3 1 6 5 4 4 5 1 7 5 1 3 7 3 2 2 3 3 7 7 2 4 4 5 3 2 4 1 1 4 2 1 1 0 2 0 2 2 2 4 0 0 5 3 0 0 2 4 2 0 1 1 3 0 1 0 3 0 6 2 1 0 2 0 1 0 2 0 2 0 0 0 1 0 0 0 1 0 3 0 1 0 1 0 0 0 0 0 1 0 0 0 1 0 4 0 3 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (826533 samples)
traffic_manager/hop_stats_freq = [ 0 826533 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.4338 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0698534 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 197223 49756 15124 94845 40937 28239 19919 15154 11844 11298 11886 76265 4597 3204 2973 3977 20285 979 676 654 890 5328 220 131 147 236 1616 36 30 36 68 479 8 6 7 17 166 1 3 3 9 60 0 1 2 2 13 0 0 1 2 7 0 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (826533 samples)
traffic_manager/hop_stats_freq = [ 0 826533 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 6 sec (606 sec)
gpgpu_simulation_rate = 294721 (inst/sec)
gpgpu_simulation_rate = 1383 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 115598
gpu_sim_insn = 6755328
gpu_ipc =      58.4381
gpu_tot_sim_cycle = 954161
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     194.2610
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1315517
gpu_stall_icnt2sh    = 558941
gpu_total_sim_rate=281269
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137320, Miss = 36004 (0.262), PendingHit = 100563 (0.732)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136954, Miss = 35608 (0.26), PendingHit = 100675 (0.735)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134958, Miss = 33487 (0.248), PendingHit = 100762 (0.747)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138038, Miss = 35926 (0.26), PendingHit = 101237 (0.733)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137688, Miss = 35173 (0.255), PendingHit = 101286 (0.736)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137006, Miss = 34709 (0.253), PendingHit = 101539 (0.741)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138216, Miss = 35716 (0.258), PendingHit = 101387 (0.734)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137908, Miss = 33537 (0.243), PendingHit = 103405 (0.75)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136702, Miss = 34242 (0.25), PendingHit = 101770 (0.744)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136878, Miss = 34272 (0.25), PendingHit = 101912 (0.745)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136434, Miss = 34126 (0.25), PendingHit = 101489 (0.744)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138594, Miss = 36200 (0.261), PendingHit = 101412 (0.732)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136966, Miss = 35357 (0.258), PendingHit = 100659 (0.735)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135536, Miss = 33788 (0.249), PendingHit = 101169 (0.746)
total_dl1_misses=488145
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.254348
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 20821
gpgpu_n_l1dcache_read_hits = 11788
gpgpu_n_l1dcache_read_misses = 1907410
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216285
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 7910759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 688977
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7812448
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10089524	W0_Idle:2684501	W0_Scoreboard:4835193	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 3386 
maxdqlatency = 0 
maxmflatency = 2771 
averagemflatency = 449 
max_icnt2mem_latency = 5313 
max_icnt2sh_latency = 954160 
mrq_lat_table:75317 	40919 	15325 	25612 	54979 	124077 	125009 	77361 	26025 	1567 	27 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	19471 	297875 	332688 	158056 	100378 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:277 	415912 	8720 	51251 	123358 	91561 	35927 	35636 	72665 	70600 	4359 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:78 	308908 	239467 	137768 	2770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	4 	552 	487 	517 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        41        45        80        40        50        55        65        80        40        45        75        55        32        33        47 
dram[1]:        32        34        34        80        35        40        55        60        70        34        55        75        55        32        34        35 
dram[2]:        38        35        47        80        32        45        60        60        80        39        45        55        53        35        32        35 
dram[3]:        35        32        53        80        45        60        50        70        75        41        45        70        44        32        33        32 
dram[4]:        40        35        41        80        50        46        55        70        80        40        45        80        50        32        32        47 
maximum service time to same row:
dram[0]:     26622     26728     26412     21874     21711     21990     21960     21912     21733     21952     22064     21877     21896     22091     21904     25664 
dram[1]:     26694     26656     26547     21821     21777     21820     22035     21872     22043     22056     21965     21880     21863     22130     22024     25607 
dram[2]:     26585     26626     26522     21891     21859     21935     22075     22092     21768     21881     22040     21950     21876     22027     22083     25548 
dram[3]:     26642     26703     26441     22037     21927     21848     21850     21956     21823     22082     22133     21821     21989     21877     22151     25795 
dram[4]:     26761     26568     26266     21992     21863     21883     22141     22124     21820     22024     22028     21693     22029     22036     22034     25661 
average row accesses per activate:
dram[0]:  6.462998  6.821218  6.500000  6.517992  6.538116  6.485228  6.389965  6.921919  6.808295  6.653954  6.896418  6.521661  6.442009  6.224508  6.239677  6.485632 
dram[1]:  6.507123  7.027300  6.319070  6.638996  6.410211  6.716790  6.457627  6.595324  6.892322  6.785038  6.774286  6.626495  6.307899  6.119153  6.478220  6.514832 
dram[2]:  6.248860  6.701923  6.119349  6.526066  6.631244  6.823034  6.542495  6.939394  7.072115  6.584104  7.062438  6.831599  6.411444  6.093064  6.566479  6.412098 
dram[3]:  6.332719  6.686539  6.408491  6.732615  6.615105  6.724584  6.568182  7.181463  7.020057  6.909266  7.078529  6.654696  6.499079  6.186999  6.313122  6.514861 
dram[4]:  6.488615  6.812008  6.461392  6.444445  6.545455  6.874882  6.558160  7.234022  6.808511  6.737535  6.939747  6.647978  6.489440  6.117544  6.431463  6.630964 
average row locality = 566239/85824 = 6.597677
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4369      4399      4327      4380      4668      4652      4607      4654      4664      4570      4575      4654      4564      4511      4459      4346 
dram[1]:      4376      4413      4337      4390      4665      4665      4598      4653      4649      4565      4559      4644      4549      4499      4464      4354 
dram[2]:      4385      4418      4340      4389      4672      4660      4594      4645      4639      4557      4558      4648      4549      4512      4477      4359 
dram[3]:      4383      4410      4339      4370      4653      4647      4585      4645      4642      4565      4570      4654      4559      4517      4468      4364 
dram[4]:      4380      4390      4327      4388      4657      4641      4607      4654      4650      4571      4578      4663      4563      4528      4460      4359 
total reads: 361968
bank skew: 4672/4327 = 1.08
chip skew: 72416/72371 = 1.00
number of total write accesses:
dram[0]:      2443      2545      2446      2503      2622      2592      2652      2704      2723      2583      2549      2572      2490      2448      2492      2425 
dram[1]:      2476      2537      2456      2488      2617      2616      2641      2681      2712      2600      2554      2559      2478      2434      2526      2454 
dram[2]:      2470      2552      2428      2496      2629      2627      2642      2683      2716      2567      2568      2573      2510      2428      2536      2425 
dram[3]:      2488      2544      2454      2504      2617      2629      2640      2716      2708      2593      2551      2573      2499      2431      2508      2431 
dram[4]:      2459      2531      2451      2514      2615      2612      2666      2703      2710      2591      2563      2570      2504      2446      2531      2451 
total reads: 204271
bank skew: 2723/2425 = 1.12
chip skew: 40917/40789 = 1.00
average mf latency per bank:
dram[0]:        674       695       719       759       760       737       734       736       712       708       696       695       699       708       711       710
dram[1]:        682       707       732       760       763       738       737       745       716       715       694       706       699       721       708       712
dram[2]:        694       710       725       752       757       742       741       747       728       711       681       697       707       714       693       705
dram[3]:        686       701       729       768       764       745       751       753       723       706       693       717       717       728       710       718
dram[4]:        678       715       730       763       748       743       747       748       711       720       705       708       710       725       710       710
maximum mf latency per bank:
dram[0]:       1956      1968      2297      1994      2353      2169      2271      2129      2075      2435      2080      2058      2035      2129      2457      2358
dram[1]:       2177      2267      2182      2120      2303      2309      2162      2160      2085      2060      2067      2247      1979      1934      2060      2345
dram[2]:       2278      2360      2220      2292      2650      2210      2364      2338      2497      2161      2168      2150      2210      2189      1981      2339
dram[3]:       2503      2153      2339      2338      2318      2164      2679      2524      2771      2094      2511      2166      2218      2181      2300      2160
dram[4]:       2321      2051      2315      1994      2337      2265      2343      2276      2085      2398      2066      2197      2250      2171      2190      2345

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715619 n_nop=490918 n_act=17274 n_pre=17258 n_req=113188 n_rd=144798 n_write=45371 bw_util=0.5315
n_activity=608918 dram_eff=0.6246
bk0: 8738a 599501i bk1: 8798a 594106i bk2: 8654a 590510i bk3: 8760a 590180i bk4: 9336a 591360i bk5: 9304a 584267i bk6: 9214a 584869i bk7: 9308a 582547i bk8: 9328a 579429i bk9: 9140a 576050i bk10: 9150a 577484i bk11: 9308a 569810i bk12: 9128a 559209i bk13: 9022a 544746i bk14: 8918a 528114i bk15: 8692a 493000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.65474
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715619 n_nop=490986 n_act=17239 n_pre=17223 n_req=113209 n_rd=144760 n_write=45411 bw_util=0.5315
n_activity=609673 dram_eff=0.6238
bk0: 8752a 598709i bk1: 8826a 595058i bk2: 8674a 589763i bk3: 8780a 588186i bk4: 9330a 590979i bk5: 9330a 585643i bk6: 9196a 582443i bk7: 9306a 581278i bk8: 9298a 579741i bk9: 9130a 576234i bk10: 9118a 578311i bk11: 9288a 568983i bk12: 9098a 559378i bk13: 8998a 544765i bk14: 8928a 526839i bk15: 8708a 492567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.70194
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715619 n_nop=491092 n_act=17184 n_pre=17168 n_req=113252 n_rd=144804 n_write=45371 bw_util=0.5315
n_activity=609042 dram_eff=0.6245
bk0: 8770a 599621i bk1: 8836a 595541i bk2: 8680a 591106i bk3: 8778a 589361i bk4: 9344a 591407i bk5: 9320a 585017i bk6: 9188a 582992i bk7: 9290a 582898i bk8: 9278a 581438i bk9: 9114a 577640i bk10: 9116a 577215i bk11: 9296a 571580i bk12: 9098a 561329i bk13: 9024a 545113i bk14: 8954a 528832i bk15: 8718a 493111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.60974
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715619 n_nop=491354 n_act=17044 n_pre=17028 n_req=113257 n_rd=144742 n_write=45451 bw_util=0.5315
n_activity=609391 dram_eff=0.6242
bk0: 8766a 599316i bk1: 8820a 596323i bk2: 8678a 591436i bk3: 8740a 589387i bk4: 9306a 590498i bk5: 9294a 585585i bk6: 9170a 583142i bk7: 9290a 581388i bk8: 9284a 580423i bk9: 9130a 576078i bk10: 9140a 577656i bk11: 9308a 569779i bk12: 9118a 560389i bk13: 9034a 545075i bk14: 8936a 530112i bk15: 8728a 493235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.76094
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715619 n_nop=491244 n_act=17086 n_pre=17070 n_req=113333 n_rd=144832 n_write=45387 bw_util=0.5316
n_activity=609137 dram_eff=0.6246
bk0: 8760a 599563i bk1: 8780a 595957i bk2: 8654a 591612i bk3: 8776a 591125i bk4: 9314a 592104i bk5: 9282a 587104i bk6: 9214a 583843i bk7: 9308a 583208i bk8: 9300a 580436i bk9: 9142a 577021i bk10: 9156a 578283i bk11: 9326a 568974i bk12: 9126a 559306i bk13: 9056a 544743i bk14: 8920a 528707i bk15: 8718a 493987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.72279
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182040, Miss = 72399 (0.398), PendingHit = 50406 (0.277)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182033, Miss = 72380 (0.398), PendingHit = 50485 (0.277)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181976, Miss = 72402 (0.398), PendingHit = 50539 (0.278)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182184, Miss = 72371 (0.397), PendingHit = 50547 (0.277)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182138, Miss = 72416 (0.398), PendingHit = 50556 (0.278)
L2 Cache Total Miss Rate = 0.398

icnt_total_pkts_mem_to_simt=3671539
icnt_total_pkts_simt_to_mem=1170283

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 274.82
% Accepted packets = 0 at node 0 (avg = 0.0356014)
lat(7) = 274.82;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.163715 0.163732 0.163732 0.163801 0.163853 0 0 0 0 ];
% latency change    = 0.965158
% throughput change = 2.70425
Traffic 1 Stat
%=================================
% Average latency = 2.09684
% Accepted packets = 0 at node 14 (avg = 0.0295339)
lat(8) = 2.09684;
thru(8,:) = [ 0.0334134 0.0346591 0.0346591 0.0490538 0.0478081 0.0634486 0.0490538 0.0478081 0.0646943 0.0622029 0.0622029 0.0490538 0.0334134 0.0478081 0 0 0 0 0 0 0 0 0 ];
% latency change    = 130.064
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 185.275 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0328536 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 461 753 168 154 170 156 50 94 97 113 81 139 166 402 480 1986 2101 926 941 926 857 917 886 859 917 908 786 871 795 810 723 798 746 752 704 772 679 656 704 645 633 645 584 636 582 591 568 560 589 558 521 480 495 506 478 504 480 511 441 480 439 429 418 440 388 382 370 398 389 371 339 375 345 315 331 317 318 335 297 305 289 286 260 235 275 271 233 250 214 205 224 225 214 176 177 183 153 176 167 160 175 167 129 131 153 126 161 128 145 124 126 129 148 125 108 116 106 108 91 113 99 131 113 104 108 111 85 94 93 85 106 79 70 86 88 61 71 60 58 55 70 82 78 57 60 60 58 47 54 58 47 47 53 61 55 65 58 48 46 63 47 52 60 49 44 52 50 62 52 58 50 38 44 33 43 47 47 44 53 42 47 48 48 58 66 45 45 53 43 46 49 42 50 55 39 45 48 43 47 46 49 59 49 54 53 43 54 43 45 45 47 63 56 46 59 47 44 58 52 53 59 60 46 48 44 62 37 51 49 40 53 43 44 45 46 53 43 49 30 50 52 47 45 37 44 48 42 31 43 32 41 44 47 32 38 31 25 31 36 27 49 21 44 51 33 37 39 43 36 49 43 38 36 49 37 36 45 32 33 37 34 27 30 37 29 42 30 50 34 37 42 34 30 34 49 41 29 41 37 26 35 49 39 39 37 39 33 41 41 41 36 30 41 36 35 28 31 32 29 43 32 35 30 40 27 35 29 41 35 37 35 35 30 30 31 30 32 31 35 40 37 35 35 30 30 41 28 44 31 37 30 25 32 38 24 41 34 40 37 37 33 35 39 26 34 22 34 26 32 18 22 28 26 28 28 19 25 35 25 30 17 23 20 23 29 21 21 19 23 24 29 26 29 37 27 34 22 28 22 27 35 32 23 23 22 26 28 18 16 21 28 26 19 27 28 16 19 23 20 18 15 24 30 22 21 28 19 30 19 28 29 25 27 25 23 34 25 26 18 34 23 16 25 26 33 31 24 28 36 25 27 31 27 28 32 24 28 40 37 34 36 33 30 32 27 36 31 30 24 27 31 26 26 22 36 27 30 17 28 29 26 32 31 24 29 24 15 34 25 21 16 22 17 17 28 18 20 26 22 25 28 31 31 29 20 24 22 22 37 24 39 32 22 35 30 27 19 18 27 23 20 22 32 35 28 26 21 22 16 28 17 22 24 24 15 36 19 19 23 19 26 27 16 16 28 28 21 30 21 28 25 31 19 22 22 14 24 22 25 19 13 17 22 31 27 11 31 32 26 33 12 23 19 18 23 23 19 22 20 21 30 22 22 19 22 24 22 29 16 23 30 24 21 27 18 25 23 15 24 23 20 18 24 34 23 23 31 20 28 21 22 24 25 16 14 25 24 27 27 32 25 26 21 31 26 35 29 22 30 32 37 34 30 23 26 20 26 25 21 27 35 29 20 24 25 32 24 26 22 19 18 32 28 23 14 34 17 23 21 42 23 29 20 18 28 23 35 22 34 29 27 28 35 41 30 24 25 37 32 22 33 43 30 25 28 28 29 24 34 36 25 27 18 23 26 22 23 26 23 26 24 34 26 28 24 24 17 20 20 23 25 18 26 33 26 36 25 37 26 27 36 22 19 29 33 25 26 18 42 43 27 27 40 26 25 29 30 34 21 28 25 33 29 36 18 25 35 33 25 28 27 31 38 20 29 26 32 38 30 29 33 29 26 28 28 26 31 20 37 17 25 32 21 24 29 22 21 27 37 34 28 23 23 32 15 24 27 14 16 23 28 22 28 18 26 23 27 28 28 30 28 23 29 26 25 20 20 21 30 24 28 25 23 15 22 18 24 23 23 17 26 18 23 26 25 25 23 24 22 23 20 25 22 27 23 17 16 21 19 26 26 27 21 19 15 25 24 27 10 16 12 16 21 17 19 18 11 19 19 19 14 12 24 23 15 19 15 12 17 22 27 19 24 13 27 19 16 11 9 22 24 11 20 17 16 11 17 14 19 15 19 16 25 22 15 19 24 17 20 29 22 20 21 15 19 22 18 13 10 21 18 15 13 22 18 19 19 21 7 11 21 24 15 18 21 11 17 12 13 21 9 16 14 16 9 19 9 15 11 24 19 12 21 13 21 16 16 26 17 16 19 20 29 18 16 24 16 24 20 14 12 16 20 25 19 18 21 22 18 11 16 11 23 18 12 19 15 17 16 19 22 20 16 12 17 19 22 28 20 13 18 19 18 30 16 17 21 14 6228 ];
Traffic[0]class1Average hops = 1 (910371 samples)
traffic_manager/hop_stats_freq = [ 0 910371 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.09956 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0597735 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 59678 2735 472 1102 17439 1384 230 339 121 217 39 17 12 8 8 16 1 3 0 5 0 4 0 0 1 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (910371 samples)
traffic_manager/hop_stats_freq = [ 0 910371 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 59 sec (659 sec)
gpgpu_simulation_rate = 281269 (inst/sec)
gpgpu_simulation_rate = 1447 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 18145
gpu_sim_insn = 5500864
gpu_ipc =     303.1614
gpu_tot_sim_cycle = 972306
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     196.2933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1338506
gpu_stall_icnt2sh    = 573117
gpu_total_sim_rate=283591
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138850, Miss = 36786 (0.265), PendingHit = 100931 (0.727)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137972, Miss = 36162 (0.262), PendingHit = 100800 (0.731)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136228, Miss = 33993 (0.25), PendingHit = 101073 (0.742)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139310, Miss = 36499 (0.262), PendingHit = 101485 (0.728)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138450, Miss = 35672 (0.258), PendingHit = 101374 (0.732)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138408, Miss = 35618 (0.257), PendingHit = 101719 (0.735)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139232, Miss = 36159 (0.26), PendingHit = 101671 (0.73)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138924, Miss = 33975 (0.245), PendingHit = 103693 (0.746)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137718, Miss = 34687 (0.252), PendingHit = 102045 (0.741)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137768, Miss = 34702 (0.252), PendingHit = 102139 (0.741)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137200, Miss = 34595 (0.252), PendingHit = 101531 (0.74)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140120, Miss = 37066 (0.265), PendingHit = 101656 (0.725)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138492, Miss = 36258 (0.262), PendingHit = 100902 (0.729)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136554, Miss = 34229 (0.251), PendingHit = 101436 (0.743)
total_dl1_misses=496401
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.256508
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 24021
gpgpu_n_l1dcache_read_hits = 16370
gpgpu_n_l1dcache_read_misses = 1918856
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216285
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 7990487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 697361
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7892176
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10219041	W0_Idle:2733344	W0_Scoreboard:4901847	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 3386 
maxdqlatency = 0 
maxmflatency = 2771 
averagemflatency = 449 
max_icnt2mem_latency = 5313 
max_icnt2sh_latency = 954160 
mrq_lat_table:76421 	41333 	15400 	25774 	55300 	124811 	125792 	78042 	26368 	1614 	27 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	20086 	299501 	336304 	160409 	100552 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:452 	419035 	8957 	51568 	123813 	92154 	37069 	37276 	73447 	70660 	4359 	96 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:173 	312912 	240941 	140436 	2913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	7 	561 	498 	525 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        41        45        80        40        50        55        65        80        40        45        75        55        35        33        47 
dram[1]:        32        34        34        80        35        45        55        60        70        34        55        75        55        35        34        35 
dram[2]:        38        35        47        80        32        45        60        60        80        39        45        55        53        35        32        35 
dram[3]:        35        32        53        80        45        75        50        70        75        41        45        70        44        35        33        32 
dram[4]:        40        35        41        80        50        75        55        70        80        40        45        80        50        35        32        47 
maximum service time to same row:
dram[0]:     26622     26728     26412     21874     21711     21990     21960     21912     21733     21952     22064     21877     21896     22091     21904     25664 
dram[1]:     26694     26656     26547     21821     21777     21820     22035     21872     22043     22056     21965     21880     21863     22130     22024     25607 
dram[2]:     26585     26626     26522     21891     21859     21935     22075     22092     21768     21881     22040     21950     21876     22027     22083     25548 
dram[3]:     26642     26703     26441     22037     21927     21848     21850     21956     21823     22082     22133     21821     21989     21877     22151     25795 
dram[4]:     26761     26568     26266     21992     21863     21883     22141     22124     21820     22024     22028     21693     22029     22036     22034     25661 
average row accesses per activate:
dram[0]:  6.358998  6.699141  6.337037  6.431227  6.456942  6.365854  6.303972  6.855556  6.610620  6.484277  6.813688  6.394921  6.314716  6.218165  6.145359  6.326248 
dram[1]:  6.400186  6.866080  6.163375  6.551136  6.327869  6.578335  6.381579  6.514109  6.703604  6.590702  6.701968  6.449956  6.185702  6.113357  6.365194  6.364815 
dram[2]:  6.176523  6.587465  5.964286  6.432156  6.544484  6.662138  6.458259  6.829021  6.812099  6.384752  7.014691  6.665753  6.274890  6.089161  6.436364  6.254562 
dram[3]:  6.259058  6.541899  6.235240  6.640730  6.505329  6.567978  6.482143  7.063809  6.788848  6.717209  7.010774  6.527256  6.359821  6.178919  6.198944  6.366080 
dram[4]:  6.392758  6.660000  6.270814  6.377185  6.422067  6.706691  6.475642  7.103448  6.605684  6.557169  6.875479  6.475221  6.315044  6.097561  6.330942  6.454972 
average row locality = 570903/88150 = 6.476495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4395      4463      4394      4406      4722      4716      4646      4692      4732      4628      4607      4719      4632      4535      4525      4410 
dram[1]:      4402      4480      4404      4417      4716      4732      4633      4694      4714      4626      4589      4710      4614      4523      4531      4419 
dram[2]:      4411      4486      4404      4416      4722      4728      4628      4688      4703      4618      4588      4716      4611      4538      4541      4427 
dram[3]:      4409      4477      4404      4394      4704      4714      4619      4690      4707      4625      4600      4722      4621      4545      4533      4432 
dram[4]:      4406      4454      4394      4410      4712      4705      4644      4696      4718      4628      4611      4728      4628      4554      4528      4424 
total reads: 366087
bank skew: 4732/4394 = 1.08
chip skew: 73240/73196 = 1.00
number of total write accesses:
dram[0]:      2460      2551      2450      2514      2626      2592      2654      2712      2738      2589      2561      2584      2491      2448      2493      2435 
dram[1]:      2491      2544      2462      2501      2618      2616      2642      2693      2727      2604      2562      2572      2481      2434      2528      2455 
dram[2]:      2482      2556      2443      2505      2634      2627      2644      2701      2729      2584      2574      2583      2511      2428      2539      2428 
dram[3]:      2501      2549      2461      2519      2621      2629      2641      2727      2720      2596      2558      2582      2502      2431      2509      2437 
dram[4]:      2479      2539      2460      2522      2622      2612      2667      2720      2720      2598      2567      2589      2508      2446      2531      2457 
total reads: 204816
bank skew: 2738/2428 = 1.13
chip skew: 41037/40898 = 1.00
average mf latency per bank:
dram[0]:        672       694       721       758       759       739       735       734       712       710       694       695       701       708       709       712
dram[1]:        680       704       735       759       762       739       738       744       715       717       692       706       701       720       707       714
dram[2]:        693       709       728       752       756       744       742       744       729       712       679       698       710       713       693       708
dram[3]:        685       699       731       771       762       747       751       750       724       708       691       718       719       727       709       721
dram[4]:        676       713       735       763       746       747       749       746       713       723       703       710       713       724       709       713
maximum mf latency per bank:
dram[0]:       1956      1968      2297      1994      2353      2169      2271      2129      2075      2435      2080      2058      2035      2129      2457      2358
dram[1]:       2177      2267      2182      2120      2303      2309      2162      2160      2085      2060      2067      2247      1979      1934      2060      2345
dram[2]:       2278      2360      2220      2292      2650      2210      2364      2338      2497      2161      2168      2150      2210      2189      1981      2339
dram[3]:       2503      2153      2339      2338      2318      2164      2679      2524      2771      2094      2511      2166      2218      2181      2300      2160
dram[4]:       2321      2051      2315      1994      2337      2265      2343      2276      2085      2398      2066      2197      2250      2171      2190      2345

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729227 n_nop=501774 n_act=17718 n_pre=17702 n_req=114120 n_rd=146444 n_write=45589 bw_util=0.5267
n_activity=614470 dram_eff=0.625
bk0: 8790a 611305i bk1: 8926a 605719i bk2: 8788a 601920i bk3: 8812a 601843i bk4: 9444a 603212i bk5: 9432a 595585i bk6: 9292a 596444i bk7: 9384a 594406i bk8: 9464a 590827i bk9: 9256a 587399i bk10: 9214a 589320i bk11: 9438a 581160i bk12: 9264a 570404i bk13: 9070a 556303i bk14: 9050a 539147i bk15: 8820a 502585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.57229
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729227 n_nop=501826 n_act=17698 n_pre=17682 n_req=114134 n_rd=146408 n_write=45613 bw_util=0.5266
n_activity=615158 dram_eff=0.6243
bk0: 8804a 610515i bk1: 8960a 606715i bk2: 8808a 601126i bk3: 8834a 599827i bk4: 9432a 602724i bk5: 9464a 597025i bk6: 9266a 593987i bk7: 9388a 593046i bk8: 9428a 591078i bk9: 9252a 587509i bk10: 9178a 590073i bk11: 9420a 580334i bk12: 9228a 570647i bk13: 9046a 556370i bk14: 9062a 537873i bk15: 8838a 502186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.61493
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729227 n_nop=501874 n_act=17656 n_pre=17640 n_req=114193 n_rd=146450 n_write=45607 bw_util=0.5267
n_activity=614780 dram_eff=0.6248
bk0: 8822a 611370i bk1: 8972a 607068i bk2: 8808a 602339i bk3: 8832a 601107i bk4: 9444a 603213i bk5: 9456a 596197i bk6: 9256a 594405i bk7: 9376a 594708i bk8: 9406a 592774i bk9: 9236a 588881i bk10: 9176a 589058i bk11: 9432a 583074i bk12: 9222a 572411i bk13: 9076a 556618i bk14: 9082a 539863i bk15: 8854a 502643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.52914
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729227 n_nop=502192 n_act=17507 n_pre=17491 n_req=114179 n_rd=146392 n_write=45645 bw_util=0.5267
n_activity=615019 dram_eff=0.6245
bk0: 8818a 611144i bk1: 8954a 607844i bk2: 8808a 602684i bk3: 8788a 601032i bk4: 9408a 602382i bk5: 9428a 596870i bk6: 9238a 594763i bk7: 9380a 593211i bk8: 9414a 591812i bk9: 9250a 587382i bk10: 9200a 589590i bk11: 9444a 581129i bk12: 9242a 571552i bk13: 9090a 556593i bk14: 9066a 541155i bk15: 8864a 502709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.66801
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729227 n_nop=501988 n_act=17574 n_pre=17558 n_req=114277 n_rd=146480 n_write=45627 bw_util=0.5269
n_activity=614896 dram_eff=0.6248
bk0: 8812a 611370i bk1: 8908a 607502i bk2: 8788a 602695i bk3: 8820a 602624i bk4: 9424a 603800i bk5: 9410a 598034i bk6: 9288a 595312i bk7: 9392a 594910i bk8: 9436a 591594i bk9: 9256a 588247i bk10: 9222a 590048i bk11: 9456a 580174i bk12: 9256a 570356i bk13: 9108a 556379i bk14: 9056a 539601i bk15: 8848a 503278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.64586
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183714, Miss = 73222 (0.399), PendingHit = 50408 (0.274)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183693, Miss = 73204 (0.399), PendingHit = 50491 (0.275)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183670, Miss = 73225 (0.399), PendingHit = 50545 (0.275)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184004, Miss = 73196 (0.398), PendingHit = 50556 (0.275)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183814, Miss = 73240 (0.398), PendingHit = 50559 (0.275)
L2 Cache Total Miss Rate = 0.398

icnt_total_pkts_mem_to_simt=3713775
icnt_total_pkts_simt_to_mem=1178807

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 105.226
% Accepted packets = 0 at node 0 (avg = 0.0103661)
lat(9) = 105.226;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0461297 0.0457439 0.0466808 0.0536802 0.0461848 0 0 0 0 ];
% latency change    = 0.980073
% throughput change = 1.8491
Traffic 1 Stat
%=================================
% Average latency = 10.5196
% Accepted packets = 0 at node 14 (avg = 0.0506034)
lat(10) = 10.5196;
thru(10,:) = [ 0.109785 0.0781504 0.0716471 0.0808785 0.0704621 0.127284 0.0628565 0.0621676 0.0631321 0.0610653 0.0663286 0.121359 0.126181 0.0625809 0 0 0 0 0 0 0 0 0 ];
% latency change    = 9.0029
% throughput change = 0.795151
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 169.265 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0283561 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 4193 406 68 47 51 23 30 17 32 9 19 6 27 5 29 7 39 10 22 6 19 11 14 7 20 5 10 4 8 6 13 4 15 2 18 2 6 5 10 6 12 4 8 6 11 3 13 7 13 7 7 4 20 13 16 3 20 4 18 2 7 8 13 7 15 4 11 6 20 6 15 2 13 5 11 9 14 11 16 7 14 5 17 6 18 5 12 7 15 6 13 9 14 7 15 3 18 12 13 9 12 3 12 5 7 5 14 4 10 3 11 4 14 5 13 3 7 5 9 2 16 5 10 7 10 2 12 0 11 3 12 3 6 5 17 3 11 1 14 4 16 4 17 2 18 1 12 0 6 5 9 6 7 3 11 6 7 2 13 7 15 6 14 5 10 4 14 5 12 4 6 2 14 6 6 3 9 5 12 3 16 0 24 3 21 7 13 7 11 8 9 3 16 2 15 2 11 8 16 5 12 4 8 4 19 5 12 1 18 3 15 6 9 2 14 6 11 4 13 1 6 6 8 4 14 3 10 4 8 2 13 1 11 2 18 3 10 3 8 3 8 4 8 0 8 4 7 4 9 3 11 3 14 5 11 7 9 3 11 3 12 3 10 4 13 2 11 3 9 5 10 2 10 4 23 2 9 1 11 2 10 4 13 2 11 2 11 5 10 2 19 2 13 3 17 2 19 6 9 2 4 2 14 5 12 3 9 3 10 2 13 6 5 1 4 3 9 5 6 3 12 1 5 3 10 3 7 1 10 3 6 2 7 1 12 3 5 1 9 1 4 4 10 5 8 0 10 3 13 0 11 2 9 3 8 1 5 0 5 2 13 3 5 5 10 3 5 4 13 1 6 3 10 3 10 1 4 1 9 1 3 2 6 1 5 5 3 4 3 1 8 1 7 1 3 2 7 0 6 0 8 1 1 1 9 3 6 2 5 1 5 1 7 2 8 0 5 2 3 0 10 2 10 4 12 0 9 1 1 2 2 4 1 1 7 0 5 1 2 1 4 1 6 0 4 0 5 2 2 0 5 3 2 1 6 1 2 0 1 1 5 0 4 0 3 2 4 0 8 0 4 1 2 0 4 0 6 0 3 1 6 1 3 0 3 0 3 0 4 0 4 1 5 0 2 1 1 0 4 0 1 0 5 3 4 0 4 0 2 0 1 0 6 1 4 0 4 1 6 0 1 2 3 2 3 1 3 1 1 1 5 1 6 1 3 0 3 1 4 0 0 0 3 2 3 0 3 0 5 2 4 0 2 0 0 1 3 0 3 0 3 0 1 1 2 0 2 0 4 0 3 1 4 0 2 0 3 0 0 0 3 0 4 0 2 1 0 1 1 1 4 0 1 1 3 0 3 0 1 0 1 0 0 0 2 0 1 0 0 0 1 1 2 0 2 0 3 0 1 1 2 0 1 0 1 0 2 1 3 0 2 0 2 1 1 0 0 0 2 0 2 0 1 2 1 0 2 0 0 0 1 0 1 1 1 0 2 1 3 0 1 0 0 1 0 0 3 0 0 0 1 0 2 2 2 0 3 2 3 0 4 0 1 0 0 0 2 0 1 1 1 0 2 0 0 0 0 1 0 0 0 0 1 0 0 0 3 0 3 0 2 0 1 0 0 0 2 0 1 0 1 0 0 0 0 0 3 0 0 0 2 0 2 0 0 0 0 0 0 0 2 0 1 0 1 0 0 1 2 0 3 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 1 0 1 1 1 1 1 1 2 0 1 1 0 0 0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 2 0 1 0 1 0 0 0 0 0 0 0 2 0 1 0 1 0 1 1 0 0 1 0 2 0 1 0 1 0 1 0 0 0 1 0 1 1 0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 10 ];
Traffic[0]class1Average hops = 1 (918895 samples)
traffic_manager/hop_stats_freq = [ 0 918895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.98357 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0579395 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 95 2 1 3571 490 152 420 392 242 66 76 99 133 130 1421 49 51 65 40 572 21 18 24 26 191 8 8 8 8 71 8 2 3 3 27 3 2 1 0 11 2 1 0 1 6 0 0 0 0 2 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (918895 samples)
traffic_manager/hop_stats_freq = [ 0 918895 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 13 sec (673 sec)
gpgpu_simulation_rate = 283591 (inst/sec)
gpgpu_simulation_rate = 1444 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 312854
gpu_sim_insn = 15893670
gpu_ipc =      50.8022
gpu_tot_sim_cycle = 1285160
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     160.8756
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2325742
gpu_stall_icnt2sh    = 573375
gpu_total_sim_rate=254306
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143182, Miss = 40888 (0.286), PendingHit = 100932 (0.705)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142304, Miss = 40220 (0.283), PendingHit = 100820 (0.708)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138394, Miss = 35953 (0.26), PendingHit = 101077 (0.73)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141476, Miss = 38437 (0.272), PendingHit = 101501 (0.717)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142782, Miss = 39902 (0.279), PendingHit = 101374 (0.71)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140574, Miss = 37707 (0.268), PendingHit = 101720 (0.724)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141398, Miss = 38209 (0.27), PendingHit = 101678 (0.719)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142534, Miss = 37009 (0.26), PendingHit = 103720 (0.728)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139884, Miss = 36678 (0.262), PendingHit = 102056 (0.73)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142100, Miss = 38689 (0.272), PendingHit = 102169 (0.719)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141532, Miss = 38752 (0.274), PendingHit = 101534 (0.717)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144452, Miss = 41230 (0.285), PendingHit = 101657 (0.704)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140658, Miss = 38368 (0.273), PendingHit = 100903 (0.717)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140886, Miss = 38212 (0.271), PendingHit = 101439 (0.72)
total_dl1_misses=540254
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.272559
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 36695
gpgpu_n_l1dcache_read_hits = 19322
gpgpu_n_l1dcache_read_misses = 1962834
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370725
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 11482507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 741214
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11384196
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15690397	W0_Idle:4044441	W0_Scoreboard:4978162	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 3386 
maxdqlatency = 0 
maxmflatency = 2771 
averagemflatency = 541 
max_icnt2mem_latency = 5917 
max_icnt2sh_latency = 1285159 
mrq_lat_table:108402 	60001 	18160 	30901 	69381 	160531 	186739 	133017 	45096 	2369 	27 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	20130 	301734 	348360 	261906 	182685 	829 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:469 	421127 	9858 	53902 	139266 	118195 	55344 	60385 	127478 	124032 	7905 	191 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:173 	354151 	243501 	140490 	2913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	106355 	113621 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	561 	502 	814 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        41        45        80        82        59        55        65        80        40        45        75        55        35        33        47 
dram[1]:        32        34        34        80        75        53        55        60        70        34        55        75        55        35        34        35 
dram[2]:        38        35        47        80        81        48        60        60        80        39        45        55        53        35        32        35 
dram[3]:        35        32        53        80        80        75        50        70        75        41        45        70        44        35        33        32 
dram[4]:        53        35        41        80        81        75        55        70        80        41        45        80        50        35        32        47 
maximum service time to same row:
dram[0]:     26622     26728     26412     21874     21711     21990     21960     21912     21733     21952     22064     21877     21896     22091     21904     25664 
dram[1]:     26694     26656     26547     21821     21777     21820     22035     21872     22043     22056     21965     21880     21863     22130     22024     25607 
dram[2]:     26585     26626     26522     21891     21859     21935     23730     22092     21768     21881     22040     21950     21876     22027     22083     25548 
dram[3]:     26642     26703     26441     22037     21927     21848     23591     21956     21823     22082     22133     21821     21989     21877     22151     25795 
dram[4]:     26761     26568     26266     21992     21863     21883     22141     22124     21820     22024     22028     21693     22029     22036     22034     25661 
average row accesses per activate:
dram[0]:  5.262073  5.740230  5.541667  5.621023  5.683585  5.655041  5.502679  5.726125  5.678762  5.571274  5.664105  5.616862  5.508876  5.500816  5.488512  5.375277 
dram[1]:  5.294886  5.760231  5.353963  5.583991  5.569084  5.665399  5.504828  5.536055  5.753938  5.634080  5.708102  5.638814  5.399576  5.425417  5.582734  5.452714 
dram[2]:  5.233620  5.563818  5.251733  5.534338  5.723219  5.746417  5.601639  5.703785  5.790137  5.616266  5.837117  5.812431  5.484459  5.450567  5.645648  5.370166 
dram[3]:  5.312466  5.572621  5.489966  5.754222  5.800664  5.868510  5.656164  5.839686  5.883268  5.849035  5.964679  5.739748  5.593545  5.504897  5.501091  5.463305 
dram[4]:  5.435098  5.697595  5.575637  5.603848  5.714052  5.892674  5.669603  5.917187  5.660609  5.704257  5.758082  5.598618  5.556818  5.413774  5.521620  5.461582 
average row locality = 814645/145407 = 5.602516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5580      5698      5632      5639      5991      5930      5819      5906      6007      5873      5902      6027      5884      5794      5771      5590 
dram[1]:      5592      5721      5648      5663      5992      5954      5806      5916      5981      5857      5866      5996      5854      5777      5782      5601 
dram[2]:      5610      5733      5648      5659      5990      5942      5798      5887      5956      5849      5858      5998      5859      5800      5802      5621 
dram[3]:      5613      5718      5642      5622      5958      5915      5782      5883      5967      5861      5887      6020      5872      5813      5800      5629 
dram[4]:      5609      5680      5631      5636      5967      5907      5820      5899      5983      5870      5907      6033      5897      5821      5790      5605 
total reads: 465096
bank skew: 6033/5580 = 1.08
chip skew: 93055/92982 = 1.00
number of total write accesses:
dram[0]:      4118      4290      4210      4254      4535      4447      4449      4527      4635      4445      4418      4499      4357      4311      4262      4107 
dram[1]:      4140      4273      4214      4243      4528      4476      4455      4525      4612      4459      4420      4464      4335      4298      4306      4143 
dram[2]:      4135      4293      4199      4253      4535      4482      4453      4511      4611      4440      4427      4476      4375      4289      4315      4099 
dram[3]:      4146      4296      4207      4258      4518      4484      4450      4535      4617      4445      4414      4478      4353      4305      4278      4123 
dram[4]:      4147      4268      4210      4266      4524      4470      4476      4533      4608      4449      4423      4498      4372      4319      4298      4133 
total reads: 349549
bank skew: 4635/4099 = 1.13
chip skew: 69994/69864 = 1.00
average mf latency per bank:
dram[0]:        713       727       743       768       771       763       760       763       736       733       724       728       727       736       737       740
dram[1]:        721       736       754       770       766       762       770       768       737       745       721       735       729       745       735       745
dram[2]:        723       736       748       765       764       757       760       764       741       734       709       724       732       736       723       736
dram[3]:        713       721       747       771       763       755       762       761       736       724       712       734       735       739       727       737
dram[4]:        709       730       747       768       750       754       763       761       729       739       723       730       732       732       730       735
maximum mf latency per bank:
dram[0]:       2203      2125      2297      2085      2353      2169      2311      2224      2159      2435      2224      2081      2081      2169      2457      2472
dram[1]:       2317      2267      2221      2120      2326      2309      2354      2314      2085      2563      2069      2339      2157      2118      2311      2345
dram[2]:       2314      2360      2220      2292      2650      2210      2364      2338      2497      2161      2168      2150      2210      2189      2271      2540
dram[3]:       2503      2165      2339      2338      2318      2383      2679      2524      2771      2175      2511      2179      2272      2181      2300      2195
dram[4]:       2321      2117      2391      1994      2337      2420      2343      2276      2357      2398      2066      2342      2346      2171      2340      2728

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963867 n_nop=643298 n_act=29245 n_pre=29229 n_req=162907 n_rd=186086 n_write=76009 bw_util=0.5438
n_activity=847962 dram_eff=0.6182
bk0: 11160a 770137i bk1: 11396a 763364i bk2: 11264a 756145i bk3: 11278a 755291i bk4: 11982a 758284i bk5: 11860a 748081i bk6: 11638a 750012i bk7: 11812a 748041i bk8: 12014a 741879i bk9: 11746a 734561i bk10: 11804a 740558i bk11: 12054a 728843i bk12: 11768a 714378i bk13: 11588a 696836i bk14: 11542a 665923i bk15: 11180a 593417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2212
Cache L2_bank_001:
MSHR contents
MSHR: tag=0x807b7d80, atomic=0 1 entries : 0x2b4a32425760 :  mf: uid=16222295, sid04:w43, part=1, addr=0x807b7de0, load , size=32, unknown  status = IN_PARTITION_DRAM (1285158), 

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963867 n_nop=643151 n_act=29337 n_pre=29321 n_req=162897 n_rd=186010 n_write=76048 bw_util=0.5438
n_activity=848395 dram_eff=0.6178
bk0: 11184a 769479i bk1: 11442a 764457i bk2: 11296a 754209i bk3: 11326a 753567i bk4: 11982a 758367i bk5: 11908a 748704i bk6: 11612a 745008i bk7: 11832a 746187i bk8: 11962a 740853i bk9: 11714a 735837i bk10: 11732a 741179i bk11: 11992a 727471i bk12: 11708a 713830i bk13: 11554a 697302i bk14: 11564a 664947i bk15: 11202a 592699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2421
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963867 n_nop=643492 n_act=29177 n_pre=29161 n_req=162903 n_rd=186020 n_write=76017 bw_util=0.5437
n_activity=848701 dram_eff=0.6175
bk0: 11220a 770472i bk1: 11466a 764335i bk2: 11296a 756154i bk3: 11318a 755988i bk4: 11980a 758819i bk5: 11884a 748890i bk6: 11596a 746822i bk7: 11774a 748129i bk8: 11912a 743563i bk9: 11698a 737786i bk10: 11716a 740779i bk11: 11996a 730564i bk12: 11718a 715651i bk13: 11600a 696514i bk14: 11604a 667737i bk15: 11242a 593988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.193
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963867 n_nop=644442 n_act=28716 n_pre=28700 n_req=162889 n_rd=185964 n_write=76045 bw_util=0.5437
n_activity=848274 dram_eff=0.6177
bk0: 11226a 771003i bk1: 11436a 766265i bk2: 11284a 757445i bk3: 11244a 758682i bk4: 11916a 759500i bk5: 11830a 750582i bk6: 11564a 748866i bk7: 11766a 748495i bk8: 11934a 743634i bk9: 11722a 737694i bk10: 11774a 743054i bk11: 12040a 728911i bk12: 11744a 716670i bk13: 11626a 697787i bk14: 11600a 670168i bk15: 11258a 596553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2663
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963867 n_nop=643868 n_act=28935 n_pre=28919 n_req=163049 n_rd=186110 n_write=76035 bw_util=0.5439
n_activity=848435 dram_eff=0.6179
bk0: 11218a 770232i bk1: 11360a 765403i bk2: 11262a 757429i bk3: 11272a 755941i bk4: 11934a 759402i bk5: 11814a 750651i bk6: 11640a 747897i bk7: 11798a 748478i bk8: 11966a 742389i bk9: 11740a 736478i bk10: 11814a 741468i bk11: 12066a 728523i bk12: 11794a 714273i bk13: 11642a 696375i bk14: 11580a 667212i bk15: 11210a 595976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2737
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223608, Miss = 93043 (0.416), PendingHit = 66711 (0.298)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223533, Miss = 93006 (0.416), PendingHit = 66776 (0.299)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223501, Miss = 93010 (0.416), PendingHit = 66783 (0.299)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223841, Miss = 92982 (0.415), PendingHit = 66811 (0.298)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223691, Miss = 93055 (0.416), PendingHit = 66845 (0.299)
L2 Cache Total Miss Rate = 0.416

icnt_total_pkts_mem_to_simt=4092410
icnt_total_pkts_simt_to_mem=1532526

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 378.694
% Accepted packets = 0 at node 0 (avg = 0.0245787)
lat(11) = 378.694;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.113123 0.113037 0.113023 0.113032 0.113096 0 0 0 0 ];
% latency change    = 0.972221
% throughput change = 1.05883
Traffic 1 Stat
%=================================
% Average latency = 2.09336
% Accepted packets = 0 at node 14 (avg = 0.0263101)
lat(12) = 2.09336;
thru(12,:) = [ 0.05625 0.0559703 0.0274138 0.0271501 0.0574566 0.0285245 0.028125 0.0437745 0.0276295 0.055339 0.0567534 0.0568972 0.0285885 0.0552591 0 0 0 0 0 0 0 0 0 ];
% latency change    = 179.903
% throughput change = 0.0658048
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 204.17 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0277265 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 1696 1523 255 228 144 133 125 146 148 119 150 185 225 286 337 2130 2776 1626 1729 1596 1730 1638 1823 1906 1987 1730 1822 1619 1799 1793 1786 1672 1709 1638 1613 1583 1440 1511 1424 1322 1333 1217 1192 1194 1124 1222 1058 1127 945 1002 904 959 842 952 804 888 781 758 657 701 660 764 612 662 594 631 567 598 492 504 494 482 422 533 444 453 452 500 422 410 402 391 400 390 354 326 327 350 265 345 310 322 299 324 265 331 300 275 245 273 256 263 253 298 261 288 211 244 223 234 271 237 238 208 206 231 192 234 192 219 220 182 197 223 203 173 193 182 174 193 181 166 164 208 180 162 173 166 163 168 157 175 191 149 186 140 164 144 163 156 157 159 191 134 162 149 174 138 163 131 131 141 128 152 144 122 150 141 157 160 143 164 161 134 144 124 153 134 163 136 144 141 165 150 171 144 174 139 125 133 132 131 165 129 143 158 141 138 151 154 145 154 137 151 135 153 155 152 135 141 129 140 135 160 122 155 144 170 145 146 154 139 146 153 137 135 135 140 138 145 137 152 152 133 122 135 125 145 118 142 114 142 135 123 134 128 120 124 122 142 149 124 144 112 139 109 143 151 153 110 146 141 134 120 123 113 122 123 142 117 149 130 114 124 123 110 109 141 119 111 137 122 128 133 114 129 127 119 98 110 112 114 127 145 105 144 102 115 107 120 111 99 101 110 143 133 154 125 132 119 113 133 87 133 124 119 129 110 105 122 119 142 108 91 117 117 119 125 121 106 125 127 148 124 103 118 120 115 133 123 104 107 120 115 127 101 125 110 118 124 103 135 122 109 109 119 113 119 120 105 102 108 100 123 106 98 106 144 110 123 107 109 123 115 94 138 124 101 113 99 144 111 114 119 116 124 107 95 120 105 89 104 140 114 127 125 117 119 103 113 112 121 124 135 123 104 110 115 107 107 105 94 103 117 142 133 116 92 120 89 106 114 116 97 106 113 102 82 95 96 94 96 125 131 93 102 101 140 100 109 117 112 89 99 111 127 94 116 112 103 107 125 135 118 108 119 112 96 125 110 117 107 97 106 108 102 98 94 107 109 122 115 106 103 116 103 91 93 101 108 109 108 110 100 98 106 98 98 119 100 115 91 112 89 104 112 97 127 97 123 107 115 95 109 104 96 119 99 123 107 113 98 101 85 115 90 122 121 98 112 107 92 101 100 105 105 92 98 108 115 93 101 91 95 110 91 121 108 115 97 95 116 107 93 87 88 91 112 113 94 107 93 96 69 86 98 92 90 93 93 87 92 96 100 89 77 83 78 90 80 98 94 96 88 77 81 76 80 91 90 97 94 106 86 80 97 88 91 89 75 93 114 83 69 101 76 85 87 77 81 97 82 93 80 88 92 79 92 92 97 103 95 97 93 99 90 110 96 107 87 60 99 104 93 90 94 88 96 94 99 99 106 95 78 92 99 113 96 100 117 98 57 89 84 97 94 101 86 87 73 106 91 83 92 79 86 93 93 90 96 88 80 74 74 101 80 90 72 83 95 69 88 79 93 79 82 81 91 88 83 91 93 83 80 88 72 70 85 91 78 85 72 91 77 81 87 94 88 65 84 88 95 74 74 78 83 86 77 84 76 86 90 96 74 75 78 76 85 94 77 85 72 92 74 79 68 74 91 66 84 91 94 76 77 73 69 87 66 78 61 76 66 108 75 85 68 100 84 70 74 78 69 83 79 69 82 68 80 76 81 70 78 71 67 58 65 44 54 62 62 78 62 79 54 66 68 74 62 78 76 79 64 74 70 65 76 66 73 84 63 58 68 71 64 80 60 62 74 75 69 69 53 73 68 63 67 78 68 75 76 46 68 64 55 64 57 60 59 89 80 96 62 67 71 63 57 72 66 65 62 60 51 65 66 69 89 79 58 75 78 44 70 67 62 55 63 63 64 69 77 93 67 52 59 75 84 50 64 55 91 47 62 73 61 59 53 67 66 66 76 56 60 56 45 61 63 69 61 59 41 75 58 50 53 50 70 76 64 49 52 63 71 53 65 65 55 65 65 72 72 64 56 63 71 67 58 74 65 65 60 54 53 56 56 57 62 52 53 53 50 57 39 55 42 48 68 64 52 52 50 56 65 54 64 57 65 58 49 61 41 53 51 64 46 71 40 67 48 62 45 62 63 67 47 71 54 73 55 72 52 72 57 71 54 57 54 66 75 64 50 57 49 55 43 65 61 57 56 64 65 55 72 82 56 67 62 52 49 54 63 50 68 54 64 61 54 67 59 22007 ];
Traffic[0]class1Average hops = 1 (1118174 samples)
traffic_manager/hop_stats_freq = [ 0 1118174 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.16853 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0526679 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 143636 5882 867 1835 40419 3370 555 1143 391 780 146 68 83 28 24 21 7 12 6 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1118174 samples)
traffic_manager/hop_stats_freq = [ 0 1118174 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 33 sec (813 sec)
gpgpu_simulation_rate = 254306 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 509085
gpu_sim_insn = 157206464
gpu_ipc =     308.8020
gpu_tot_sim_cycle = 1794245
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     202.8471
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2371611
gpu_stall_icnt2sh    = 1148811
gpu_total_sim_rate=304821
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272598, Miss = 70938 (0.26), PendingHit = 200143 (0.734)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271776, Miss = 70284 (0.259), PendingHit = 200066 (0.736)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 267802, Miss = 63697 (0.238), PendingHit = 202613 (0.757)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270884, Miss = 68485 (0.253), PendingHit = 200709 (0.741)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272254, Miss = 69966 (0.257), PendingHit = 200634 (0.737)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270238, Miss = 67803 (0.251), PendingHit = 201100 (0.744)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270934, Miss = 68273 (0.252), PendingHit = 200987 (0.742)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271958, Miss = 67045 (0.247), PendingHit = 202948 (0.746)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269196, Miss = 66686 (0.248), PendingHit = 201220 (0.747)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271644, Miss = 68755 (0.253), PendingHit = 201503 (0.742)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271132, Miss = 68832 (0.254), PendingHit = 200878 (0.741)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273868, Miss = 71264 (0.26), PendingHit = 200907 (0.734)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270154, Miss = 68436 (0.253), PendingHit = 200188 (0.741)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270438, Miss = 68296 (0.253), PendingHit = 200779 (0.742)
total_dl1_misses=958760
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.252646
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1577, 1549, 1527, 1569, 1457, 1499, 1527, 1415, 1499, 1485, 1569, 1471, 1527, 1527, 1429, 1485, 3089, 3173, 3187, 3117, 3173, 3215, 3187, 3173, 3201, 3299, 3229, 3215, 3257, 3187, 3145, 3243, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3187, 3201, 3243, 3201, 3173, 3257, 3159, 3229, 3173, 3201, 3257, 3145, 3215, 3257, 3187, 3257, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 39441
gpgpu_n_l1dcache_read_hits = 21441
gpgpu_n_l1dcache_read_misses = 3773435
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370725
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 14541507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1360424
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14348084
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18265199	W0_Idle:4787350	W0_Scoreboard:9568785	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 3609 
maxdqlatency = 0 
maxmflatency = 2771 
averagemflatency = 433 
max_icnt2mem_latency = 5917 
max_icnt2sh_latency = 1285159 
mrq_lat_table:140040 	75846 	29650 	48781 	105075 	231332 	231036 	137837 	45813 	2446 	36 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	35833 	597444 	651517 	266545 	182685 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:563 	830891 	16778 	102075 	236707 	166097 	61324 	63192 	127761 	124032 	7905 	191 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:173 	595778 	480183 	278492 	5811 	1 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	106355 	113621 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	1085 	984 	824 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        41        45        80        82        59        55        65        80        41        45        75        55        35        33        47 
dram[1]:        32        34        34        80        75        53        55        60        70        34        55        75        55        35        34        35 
dram[2]:        38        35        47        80        81        48        60        60        80        39        45        55        53        35        32        35 
dram[3]:        35        32        53        80        80        75        50        70        75        41        45        70        44        40        33        32 
dram[4]:        53        35        41        80        81        75        55        70        80        41        45        80        50        40        32        47 
maximum service time to same row:
dram[0]:     26721     26728     26597     21874     21711     21990     21960     22464     22371     22495     22542     22585     22513     22623     22621     26606 
dram[1]:     26694     26665     26589     21821     21777     21820     22035     22444     22383     22441     22477     22333     22448     22553     22476     26563 
dram[2]:     26678     26685     26678     21891     21859     21935     23730     22477     22398     22468     22604     22434     22589     22653     22624     26572 
dram[3]:     26642     26703     26541     22037     21927     21848     23591     22393     22317     22541     22527     22329     22516     22557     22498     26608 
dram[4]:     26761     26609     26575     21992     21863     21883     22141     22461     22335     22441     22537     22519     22465     22547     22512     26503 
average row accesses per activate:
dram[0]:  6.446170  6.973180  6.763695  6.852910  6.967642  6.951814  6.763748  7.015136  6.935976  6.831622  6.943081  6.864260  6.764074  6.777720  6.681581  6.579810 
dram[1]:  6.484943  6.995609  6.542531  6.808556  6.834677  6.957644  6.767075  6.792424  7.028941  6.905034  6.998417  6.897331  6.642281  6.692821  6.787368  6.662047 
dram[2]:  6.406971  6.764426  6.424783  6.750398  7.013961  7.052907  6.881224  6.993218  7.073997  6.887448  7.148787  7.097625  6.736359  6.720679  6.853659  6.568720 
dram[3]:  6.499221  6.768823  6.702660  7.018222  7.109942  7.198179  6.947037  7.149095  7.180137  7.156082  7.295055  7.010406  6.864795  6.780942  6.684647  6.673426 
dram[4]:  6.642591  6.920981  6.796007  6.849006  7.007250  7.228987  6.954023  7.237480  6.920611  6.983211  7.051404  6.842452  6.816778  6.671414  6.709375  6.675575 
average row locality = 1047915/152840 = 6.856287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8304      8418      8352      8403      8967      8906      8795      8882      8983      8831      8846      8971      8828      8738      8547      8310 
dram[1]:      8318      8441      8368      8427      8968      8930      8782      8892      8957      8815      8810      8940      8798      8721      8558      8321 
dram[2]:      8333      8453      8368      8423      8966      8918      8774      8863      8932      8807      8802      8942      8803      8744      8578      8341 
dram[3]:      8333      8438      8362      8388      8934      8891      8758      8859      8943      8819      8831      8964      8816      8757      8576      8349 
dram[4]:      8329      8400      8351      8416      8943      8883      8796      8875      8959      8828      8851      8977      8841      8765      8552      8325 
total reads: 695283
bank skew: 8983/8304 = 1.08
chip skew: 139091/139018 = 1.00
number of total write accesses:
dram[0]:      4150      4322      4242      4316      4599      4511      4489      4559      4667      4477      4450      4531      4389      4343      4295      4139 
dram[1]:      4172      4305      4246      4305      4592      4540      4495      4557      4644      4491      4452      4496      4367      4330      4338      4177 
dram[2]:      4167      4325      4231      4315      4599      4546      4493      4543      4643      4472      4459      4508      4407      4321      4348      4133 
dram[3]:      4178      4328      4239      4322      4582      4548      4490      4567      4649      4477      4446      4510      4385      4337      4312      4157 
dram[4]:      4179      4300      4242      4330      4588      4534      4514      4565      4640      4482      4455      4530      4404      4351      4330      4165 
total reads: 352632
bank skew: 4667/4133 = 1.13
chip skew: 70609/70479 = 1.00
average mf latency per bank:
dram[0]:        678       702       720       759       755       744       741       746       712       707       695       699       698       704       706       712
dram[1]:        684       708       729       761       752       743       748       750       715       715       692       703       698       710       704       715
dram[2]:        686       708       723       756       749       739       742       746       717       706       683       694       700       702       694       707
dram[3]:        678       698       724       764       749       739       743       745       712       699       686       704       704       706       698       709
dram[4]:        675       706       724       760       738       736       744       745       707       711       693       699       701       700       700       707
maximum mf latency per bank:
dram[0]:       2203      2125      2297      2085      2353      2169      2311      2224      2159      2435      2224      2081      2081      2169      2457      2472
dram[1]:       2317      2267      2221      2120      2326      2309      2354      2314      2085      2563      2069      2339      2157      2118      2311      2345
dram[2]:       2314      2360      2220      2292      2650      2210      2364      2338      2497      2161      2168      2150      2210      2189      2271      2540
dram[3]:       2503      2165      2339      2338      2318      2383      2679      2524      2771      2175      2511      2179      2272      2181      2655      2195
dram[4]:       2321      2117      2391      1994      2337      2420      2343      2276      2357      2398      2066      2342      2346      2171      2340      2728

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345681 n_nop=928834 n_act=30731 n_pre=30715 n_req=209560 n_rd=278162 n_write=77239 bw_util=0.5282
n_activity=1136224 dram_eff=0.6256
bk0: 16608a 1136537i bk1: 16836a 1127559i bk2: 16704a 1118835i bk3: 16806a 1116969i bk4: 17934a 1118952i bk5: 17812a 1107798i bk6: 17590a 1108487i bk7: 17764a 1105308i bk8: 17966a 1098404i bk9: 17662a 1090325i bk10: 17692a 1095252i bk11: 17942a 1081875i bk12: 17656a 1061886i bk13: 17476a 1035110i bk14: 17094a 1005048i bk15: 16620a 945999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.32782
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345681 n_nop=928681 n_act=30822 n_pre=30806 n_req=209553 n_rd=278092 n_write=77280 bw_util=0.5282
n_activity=1137239 dram_eff=0.625
bk0: 16636a 1135992i bk1: 16882a 1128962i bk2: 16736a 1117407i bk3: 16854a 1115571i bk4: 17936a 1119134i bk5: 17860a 1108231i bk6: 17564a 1103434i bk7: 17784a 1103952i bk8: 17914a 1097538i bk9: 17630a 1091574i bk10: 17620a 1095997i bk11: 17880a 1081212i bk12: 17596a 1062254i bk13: 17442a 1036376i bk14: 17116a 1004788i bk15: 16642a 945689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33504
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345681 n_nop=929024 n_act=30664 n_pre=30648 n_req=209557 n_rd=278094 n_write=77251 bw_util=0.5281
n_activity=1137120 dram_eff=0.625
bk0: 16666a 1136792i bk1: 16906a 1128550i bk2: 16736a 1119071i bk3: 16846a 1117888i bk4: 17932a 1119374i bk5: 17836a 1108307i bk6: 17548a 1105126i bk7: 17726a 1105120i bk8: 17864a 1100003i bk9: 17614a 1093266i bk10: 17604a 1094885i bk11: 17884a 1083503i bk12: 17606a 1063125i bk13: 17488a 1034833i bk14: 17156a 1007020i bk15: 16682a 946949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.28085
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345681 n_nop=929968 n_act=30204 n_pre=30188 n_req=209545 n_rd=278036 n_write=77285 bw_util=0.5281
n_activity=1136994 dram_eff=0.625
bk0: 16666a 1137013i bk1: 16876a 1130020i bk2: 16724a 1120021i bk3: 16776a 1120239i bk4: 17868a 1120173i bk5: 17782a 1109847i bk6: 17516a 1107034i bk7: 17718a 1105850i bk8: 17886a 1099897i bk9: 17638a 1092852i bk10: 17662a 1097106i bk11: 17928a 1081662i bk12: 17632a 1063959i bk13: 17514a 1035925i bk14: 17152a 1009444i bk15: 16698a 949201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.363
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345681 n_nop=929406 n_act=30422 n_pre=30406 n_req=209700 n_rd=278182 n_write=77265 bw_util=0.5283
n_activity=1136704 dram_eff=0.6254
bk0: 16658a 1136593i bk1: 16800a 1129897i bk2: 16702a 1120438i bk3: 16832a 1117906i bk4: 17886a 1120361i bk5: 17766a 1110261i bk6: 17592a 1106549i bk7: 17750a 1106027i bk8: 17918a 1098930i bk9: 17656a 1091916i bk10: 17702a 1096120i bk11: 17954a 1081753i bk12: 17682a 1061584i bk13: 17530a 1034945i bk14: 17104a 1006888i bk15: 16650a 948940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.34577
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347462, Miss = 139081 (0.4), PendingHit = 94871 (0.273)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347413, Miss = 139046 (0.4), PendingHit = 94903 (0.273)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347311, Miss = 139047 (0.4), PendingHit = 94898 (0.273)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347751, Miss = 139018 (0.4), PendingHit = 95008 (0.273)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347601, Miss = 139091 (0.4), PendingHit = 94927 (0.273)
L2 Cache Total Miss Rate = 0.400

icnt_total_pkts_mem_to_simt=7189230
icnt_total_pkts_simt_to_mem=2151890

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 18.5685
% Accepted packets = 0 at node 0 (avg = 0.0607305)
lat(13) = 18.5685;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.279166 0.279191 0.279123 0.279661 0.279661 0 0 0 0 ];
% latency change    = 0.887263
% throughput change = 0.566773
Traffic 1 Stat
%=================================
% Average latency = 9.66657
% Accepted packets = 0 at node 14 (avg = 0.132242)
lat(14) = 9.66657;
thru(14,:) = [ 0.218024 0.218092 0.206699 0.218014 0.218092 0.21825 0.218092 0.217955 0.217817 0.218102 0.218171 0.217945 0.218112 0.218191 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.920895
% throughput change = 0.540761
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 177.655 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0324414 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 374013 38219 2481 365 664 213 187 461 539 509 244 252 321 306 321 7182 7427 573 360 394 6171 6317 560 397 369 8223 8293 564 440 347 7856 7826 501 392 321 7915 7773 507 415 271 7158 7366 426 386 226 6627 6733 349 310 231 5964 6072 316 274 211 5319 5324 268 257 149 4786 4680 254 210 142 4070 3987 198 226 111 3520 3540 175 161 108 2887 2997 153 146 80 2377 2384 143 118 76 2055 2052 115 113 60 1691 1643 107 88 65 1356 1363 103 89 46 1145 1071 79 81 43 916 905 62 72 34 736 703 85 56 41 589 599 56 58 28 492 490 58 48 27 406 459 48 43 25 339 318 49 37 19 241 269 29 41 24 179 199 42 46 21 166 175 32 30 17 124 156 31 31 29 92 93 23 43 21 88 94 42 36 21 69 68 22 37 22 51 49 41 34 18 41 51 21 25 6 39 26 32 25 13 33 27 32 35 11 26 19 23 24 17 18 15 24 28 17 20 21 24 13 20 14 13 18 24 11 20 11 15 15 10 12 11 10 14 17 18 5 19 5 20 18 13 4 12 21 15 14 15 7 14 14 11 8 8 8 24 8 13 4 12 13 14 5 14 9 19 5 5 9 18 12 14 11 16 19 15 17 9 9 16 12 13 7 9 16 20 10 11 10 12 15 10 3 12 17 21 5 11 11 11 9 6 7 14 10 14 7 7 12 19 7 11 11 15 10 11 9 9 10 14 16 12 6 16 9 11 13 9 11 14 10 11 8 14 13 17 6 7 13 19 15 13 2 14 11 20 9 9 12 13 16 9 12 13 13 20 7 8 8 12 14 9 6 13 16 20 10 11 8 12 15 13 4 9 10 11 11 8 11 19 9 11 4 12 8 15 11 9 11 4 9 9 7 15 8 15 5 3 10 12 12 14 8 10 12 15 6 5 8 10 13 16 8 7 8 11 9 2 5 8 11 5 3 4 8 13 4 10 6 10 3 5 2 6 5 6 7 6 1 2 3 9 1 4 2 8 6 2 0 6 10 8 1 6 2 10 5 3 1 7 2 6 3 5 1 5 2 2 0 1 4 5 1 4 1 2 3 3 0 1 5 2 5 5 0 0 4 3 4 2 1 2 0 0 0 1 0 2 1 0 0 2 2 1 1 0 0 1 0 1 0 2 4 0 0 2 0 1 1 1 1 1 1 1 0 1 0 0 0 0 1 0 0 0 1 1 0 0 0 2 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 2 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1737538 samples)
traffic_manager/hop_stats_freq = [ 0 1737538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.66825 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0640356 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 193940 47708 16009 96762 40285 28073 19884 15043 12562 10764 11040 78534 4457 3272 2962 3653 21656 980 728 688 840 5938 206 144 156 221 1753 27 34 45 65 548 9 6 12 18 207 2 1 6 6 71 3 0 2 1 29 0 0 0 1 7 0 0 1 0 4 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1737538 samples)
traffic_manager/hop_stats_freq = [ 0 1737538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 54 sec (1194 sec)
gpgpu_simulation_rate = 304821 (inst/sec)
gpgpu_simulation_rate = 1502 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 113643
gpu_sim_insn = 6755328
gpu_ipc =      59.4434
gpu_tot_sim_cycle = 1907888
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     194.3052
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2665357
gpu_stall_icnt2sh    = 1148983
gpu_total_sim_rate=298480
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274774, Miss = 71834 (0.261), PendingHit = 201297 (0.733)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275744, Miss = 71948 (0.261), PendingHit = 202236 (0.733)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270874, Miss = 64977 (0.24), PendingHit = 204283 (0.754)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274020, Miss = 69797 (0.255), PendingHit = 202448 (0.739)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275390, Miss = 71278 (0.259), PendingHit = 202334 (0.735)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273374, Miss = 69115 (0.253), PendingHit = 202859 (0.742)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274966, Miss = 69969 (0.254), PendingHit = 203126 (0.739)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274134, Miss = 67941 (0.248), PendingHit = 204065 (0.744)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272332, Miss = 67998 (0.25), PendingHit = 202887 (0.745)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274780, Miss = 70067 (0.255), PendingHit = 203198 (0.739)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274268, Miss = 70144 (0.256), PendingHit = 202565 (0.739)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276940, Miss = 72544 (0.262), PendingHit = 202584 (0.732)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274186, Miss = 70132 (0.256), PendingHit = 202369 (0.738)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272614, Miss = 69192 (0.254), PendingHit = 201918 (0.741)
total_dl1_misses=976936
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.254517
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 3243, 3173, 3221, 3193, 3221, 3263, 3235, 3179, 3095, 3193, 3109, 3221, 3249, 3207, 3179, 3165, 3165, 3081, 3207, 3179, 3165, 3193, 3165, 3179, 3207, 3165, 3151, 3207, 3277, 3123, 3249, 3123, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1577, 1549, 1527, 1569, 1457, 1499, 1527, 1415, 1499, 1485, 1569, 1471, 1527, 1527, 1429, 1485, 3089, 3173, 3187, 3117, 3173, 3215, 3187, 3173, 3201, 3299, 3229, 3215, 3257, 3187, 3145, 3243, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3187, 3201, 3243, 3201, 3173, 3257, 3159, 3229, 3173, 3201, 3257, 3145, 3215, 3257, 3187, 3257, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 40838
gpgpu_n_l1dcache_read_hits = 23291
gpgpu_n_l1dcache_read_misses = 3815105
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 432488
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 15861827
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1378600
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3199
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3199
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15668404
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20248953	W0_Idle:5339331	W0_Scoreboard:9665898	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 3609 
maxdqlatency = 0 
maxmflatency = 2934 
averagemflatency = 451 
max_icnt2mem_latency = 5917 
max_icnt2sh_latency = 1907887 
mrq_lat_table:151987 	82964 	31042 	51226 	110513 	243871 	252207 	157023 	51859 	2934 	53 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	35833 	599761 	663003 	316481 	202506 	982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:578 	832423 	17684 	103669 	243347 	179206 	72168 	73898 	149509 	140221 	8459 	192 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:173 	613281 	480842 	278506 	5811 	1 	0 	0 	0 	0 	0 	0 	0 	0 	8390 	18148 	31120 	65791 	30991 	106355 	179157 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	1086 	991 	1006 	702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        41        45        80        82        60        55        69        80        45        45        75        55        35        36        47 
dram[1]:        32        34        40        80        75        70        55        75        70        35        55        75        55        40        34        35 
dram[2]:        40        35        47        80        81        70        60        75        80        39        45        55        53        55        32        40 
dram[3]:        60        34        53        80        80        80        50        75        75        41        45        80        50        50        33        40 
dram[4]:        53        35        41        80        81        75        55        79        80        55        45        80        50        40        32        47 
maximum service time to same row:
dram[0]:     26721     26728     26597     21874     21711     21990     21960     22464     22371     22495     22542     22585     22513     22623     22621     26606 
dram[1]:     26694     26665     26589     21821     21777     21820     22035     22444     22383     22441     22477     22333     22448     22553     22476     26563 
dram[2]:     26678     26685     26678     21891     21859     21935     23730     22477     22398     22468     22604     22434     22589     22653     22624     26572 
dram[3]:     26642     26703     26541     22037     21927     21848     23591     22393     22317     22541     22527     22329     22516     22557     22498     26608 
dram[4]:     26761     26609     26575     21992     21863     21883     22141     22461     22335     22441     22537     22519     22465     22547     22512     26503 
average row accesses per activate:
dram[0]:  6.276802  6.727009  6.533810  6.588123  6.656845  6.654839  6.511964  6.793872  6.764465  6.686165  6.779782  6.666973  6.540367  6.354533  6.313209  6.381356 
dram[1]:  6.316033  6.772683  6.359093  6.517614  6.624267  6.639029  6.506318  6.608931  6.919121  6.664193  6.830533  6.676824  6.428442  6.436986  6.426403  6.395951 
dram[2]:  6.265718  6.588374  6.204792  6.498362  6.728355  6.701202  6.591762  6.778449  6.872499  6.666358  6.923564  6.828302  6.482947  6.495624  6.456602  6.389281 
dram[3]:  6.364102  6.565976  6.458138  6.701550  6.776285  6.840114  6.680614  6.968556  6.998107  6.904419  7.116210  6.755473  6.587309  6.518450  6.356102  6.516037 
dram[4]:  6.406015  6.729258  6.587500  6.571496  6.720055  6.960501  6.738827  7.069531  6.759817  6.784535  6.934498  6.629900  6.577880  6.319767  6.336211  6.434123 
average row locality = 1135702/171656 = 6.616151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8700      8816      8736      8817      9373      9272      9173      9266      9367      9179      9166      9321      9180      9090      8923      8694 
dram[1]:      8716      8839      8752      8841      9372      9297      9158      9276      9338      9163      9130      9290      9150      9073      8934      8705 
dram[2]:      8731      8851      8752      8837      9370      9286      9150      9247      9314      9155      9122      9292      9155      9096      8954      8725 
dram[3]:      8731      8836      8746      8804      9338      9257      9134      9243      9325      9167      9151      9316      9168      9109      8952      8733 
dram[4]:      8726      8798      8735      8832      9347      9249      9174      9259      9341      9176      9171      9329      9193      9117      8930      8709 
total reads: 725240
bank skew: 9373/8694 = 1.08
chip skew: 145086/145010 = 1.00
number of total write accesses:
dram[0]:      4883      5082      4985      5051      5312      5169      5251      5368      5481      5223      5119      5213      5078      4998      4985      4860 
dram[1]:      4914      5045      4990      5035      5314      5196      5260      5376      5462      5205      5098      5172      5044      5024      5037      4880 
dram[2]:      4922      5090      4973      5050      5318      5202      5253      5347      5455      5211      5099      5184      5101      5006      5031      4865 
dram[3]:      4920      5097      4984      5028      5292      5203      5236      5384      5462      5208      5117      5188      5054      5023      5006      4879 
dram[4]:      4906      5071      4967      5047      5296      5201      5301      5382      5463      5214      5121      5217      5081      5014      5016      4867 
total reads: 410462
bank skew: 5481/4860 = 1.13
chip skew: 82164/82052 = 1.00
average mf latency per bank:
dram[0]:        689       713       730       766       762       750       746       751       720       714       703       706       707       713       713       718
dram[1]:        692       713       733       760       756       744       750       755       719       719       694       710       707       715       710       720
dram[2]:        691       711       724       758       750       745       744       750       723       708       687       701       706       708       698       713
dram[3]:        681       702       728       769       750       740       748       748       713       702       690       710       711       711       706       713
dram[4]:        678       707       726       762       741       739       746       749       708       713       697       705       707       705       704       710
maximum mf latency per bank:
dram[0]:       2775      2368      2317      2337      2353      2169      2311      2224      2468      2435      2224      2081      2135      2169      2457      2472
dram[1]:       2317      2267      2221      2305      2326      2309      2354      2314      2440      2563      2069      2339      2157      2118      2311      2345
dram[2]:       2314      2360      2220      2292      2650      2769      2934      2340      2497      2161      2168      2150      2210      2189      2271      2540
dram[3]:       2503      2465      2339      2338      2318      2383      2925      2524      2771      2217      2511      2179      2348      2342      2655      2195
dram[4]:       2321      2783      2391      1994      2337      2420      2343      2276      2357      2398      2066      2342      2346      2171      2340      2728

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430913 n_nop=980597 n_act=34541 n_pre=34525 n_req=227131 n_rd=290146 n_write=91104 bw_util=0.5329
n_activity=1219958 dram_eff=0.625
bk0: 17400a 1197081i bk1: 17632a 1188095i bk2: 17472a 1179244i bk3: 17634a 1176167i bk4: 18746a 1178660i bk5: 18544a 1166486i bk6: 18346a 1166972i bk7: 18532a 1162168i bk8: 18734a 1157416i bk9: 18358a 1148433i bk10: 18332a 1152645i bk11: 18642a 1138090i bk12: 18360a 1117581i bk13: 18180a 1087540i bk14: 17846a 1052579i bk15: 17388a 983646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71764
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430913 n_nop=980624 n_act=34572 n_pre=34556 n_req=227086 n_rd=290068 n_write=91093 bw_util=0.5328
n_activity=1220712 dram_eff=0.6245
bk0: 17432a 1196538i bk1: 17678a 1189058i bk2: 17504a 1177900i bk3: 17682a 1174782i bk4: 18744a 1178652i bk5: 18594a 1167659i bk6: 18316a 1162530i bk7: 18552a 1162198i bk8: 18676a 1156241i bk9: 18326a 1149668i bk10: 18260a 1152769i bk11: 18580a 1137390i bk12: 18300a 1117945i bk13: 18146a 1089007i bk14: 17868a 1052720i bk15: 17410a 983080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71987
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430913 n_nop=980788 n_act=34469 n_pre=34453 n_req=227144 n_rd=290074 n_write=91129 bw_util=0.5328
n_activity=1220982 dram_eff=0.6244
bk0: 17462a 1196947i bk1: 17702a 1189275i bk2: 17504a 1180373i bk3: 17674a 1177964i bk4: 18740a 1179295i bk5: 18572a 1167636i bk6: 18300a 1163773i bk7: 18494a 1163006i bk8: 18628a 1158377i bk9: 18310a 1151674i bk10: 18244a 1152520i bk11: 18584a 1139682i bk12: 18310a 1119266i bk13: 18192a 1087556i bk14: 17908a 1054742i bk15: 17450a 984818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.67161
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430913 n_nop=981887 n_act=33939 n_pre=33923 n_req=227091 n_rd=290020 n_write=91144 bw_util=0.5328
n_activity=1220587 dram_eff=0.6246
bk0: 17462a 1197631i bk1: 17672a 1190544i bk2: 17492a 1180648i bk3: 17608a 1180313i bk4: 18676a 1180215i bk5: 18514a 1168985i bk6: 18268a 1165379i bk7: 18486a 1163505i bk8: 18650a 1158765i bk9: 18334a 1151252i bk10: 18302a 1155462i bk11: 18632a 1138530i bk12: 18336a 1120181i bk13: 18218a 1088426i bk14: 17904a 1057602i bk15: 17466a 986921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.73895
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1430913 n_nop=981375 n_act=34138 n_pre=34122 n_req=227250 n_rd=290172 n_write=91106 bw_util=0.5329
n_activity=1220378 dram_eff=0.6249
bk0: 17452a 1196396i bk1: 17596a 1190248i bk2: 17470a 1180728i bk3: 17664a 1177370i bk4: 18694a 1180303i bk5: 18498a 1168727i bk6: 18348a 1164941i bk7: 18518a 1163377i bk8: 18682a 1157536i bk9: 18352a 1149449i bk10: 18342a 1153472i bk11: 18658a 1138709i bk12: 18386a 1117394i bk13: 18234a 1087554i bk14: 17860a 1054943i bk15: 17418a 987077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.72382
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364224, Miss = 145073 (0.398), PendingHit = 102530 (0.282)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364179, Miss = 145034 (0.398), PendingHit = 102546 (0.282)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364077, Miss = 145037 (0.398), PendingHit = 102574 (0.282)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364525, Miss = 145010 (0.398), PendingHit = 102620 (0.282)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364371, Miss = 145086 (0.398), PendingHit = 102556 (0.281)
L2 Cache Total Miss Rate = 0.398

icnt_total_pkts_mem_to_simt=7346276
icnt_total_pkts_simt_to_mem=2341200

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 278.317
% Accepted packets = 0 at node 0 (avg = 0.0362139)
lat(15) = 278.317;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.166531 0.166549 0.166549 0.166619 0.166672 0 0 0 0 ];
% latency change    = 0.965268
% throughput change = 2.65169
Traffic 1 Stat
%=================================
% Average latency = 2.09967
% Accepted packets = 0 at node 14 (avg = 0.030042)
lat(16) = 2.09967;
thru(16,:) = [ 0.0339882 0.063273 0.0486306 0.0498977 0.0498977 0.0498977 0.0645401 0.0339882 0.0498977 0.0498977 0.0498977 0.0486306 0.0645401 0.0339882 0 0 0 0 0 0 0 0 0 ];
% latency change    = 131.553
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 190.238 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0329129 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 612 985 267 255 238 256 100 136 144 140 103 179 190 319 486 1873 2056 824 977 867 807 871 860 803 821 768 737 742 762 677 657 636 583 627 623 630 599 570 637 550 597 528 516 574 536 540 478 537 494 501 463 464 459 474 466 412 419 435 392 449 389 376 357 411 412 338 339 341 327 310 311 326 294 307 287 284 298 258 251 265 248 256 263 251 225 227 237 203 202 196 192 227 188 172 179 188 154 184 189 189 172 178 153 159 157 147 131 144 131 122 104 142 136 141 122 113 145 115 103 114 110 100 75 100 97 99 91 90 82 74 71 89 84 90 89 71 70 79 81 94 67 78 74 53 71 76 68 81 66 70 47 73 61 64 65 73 66 57 61 60 46 50 54 56 56 43 62 63 59 73 61 60 52 63 48 44 47 46 53 50 47 56 43 63 50 35 54 48 67 43 46 51 56 63 58 61 57 52 58 48 58 54 57 62 49 66 57 67 62 62 41 60 55 55 63 54 60 71 53 40 41 48 37 63 53 50 48 52 29 40 43 50 58 61 56 47 49 40 54 28 43 42 42 46 52 56 46 46 47 52 38 50 44 36 37 58 50 41 36 52 44 47 37 56 37 35 48 38 51 37 56 39 42 54 34 48 43 55 37 47 45 42 31 49 42 44 37 53 45 46 44 50 48 44 46 51 61 48 61 34 52 49 44 52 37 45 50 63 49 64 39 49 50 37 39 56 43 43 32 46 55 36 47 41 37 44 38 31 49 36 44 35 52 53 40 39 37 38 41 38 41 38 32 56 47 36 36 48 32 42 28 37 42 49 43 41 34 46 32 36 45 39 33 34 40 33 34 39 28 41 27 26 31 41 47 31 33 42 34 54 35 45 41 49 43 50 40 42 43 54 45 49 40 49 57 34 27 34 38 41 47 41 34 31 47 41 37 38 30 38 43 34 36 45 34 33 34 31 26 34 32 27 30 38 31 33 26 33 36 32 32 30 36 40 39 31 19 30 26 41 31 48 34 33 41 33 34 25 26 33 32 44 42 34 48 27 30 31 42 33 27 34 40 30 39 38 36 31 38 33 54 37 31 15 29 28 41 56 38 33 32 34 37 30 31 37 41 31 37 40 31 21 33 23 34 31 32 37 30 33 29 40 35 38 38 36 40 30 28 25 28 35 27 34 37 34 44 38 35 37 49 35 19 24 44 31 34 39 37 40 37 22 28 37 29 42 26 34 41 26 42 30 39 41 37 24 27 38 34 28 35 27 28 33 38 32 25 30 23 24 35 30 34 25 36 42 29 43 29 29 31 22 27 30 25 50 33 25 29 34 33 40 27 23 36 23 34 29 37 27 34 27 41 24 28 22 36 33 36 44 26 37 33 27 31 30 40 42 27 24 22 36 21 42 31 28 22 32 32 32 24 34 30 29 29 24 26 36 25 20 21 30 29 30 20 30 31 33 24 30 22 27 36 27 24 23 19 31 35 27 18 30 38 24 29 23 30 32 26 24 26 29 30 26 28 27 23 24 27 36 26 38 35 38 26 29 40 26 19 21 28 28 18 25 22 33 23 23 28 15 19 29 25 29 25 15 27 28 24 24 33 22 21 17 24 27 31 32 23 19 18 23 29 21 23 23 22 25 25 26 33 20 24 21 23 33 25 20 19 27 28 21 20 19 22 21 16 21 15 13 18 28 25 18 27 27 30 24 26 24 24 25 29 21 32 16 14 24 18 26 15 26 14 18 17 39 34 21 29 23 25 22 27 32 29 32 16 21 23 23 24 20 21 14 17 17 24 22 19 22 27 22 18 28 21 23 26 23 25 19 22 35 31 19 16 34 20 10 24 30 19 17 11 18 14 26 26 29 28 19 18 37 26 31 24 21 27 25 27 27 14 21 23 18 25 22 16 21 23 31 17 28 24 25 18 15 24 25 23 21 27 20 15 15 22 18 28 23 19 19 20 23 25 17 15 18 23 24 19 19 13 20 9 21 19 20 32 16 22 16 17 17 16 17 21 22 19 27 12 23 13 15 22 23 21 12 14 24 15 20 16 17 18 19 23 17 13 11 23 13 25 18 15 17 21 28 23 17 16 12 18 19 20 27 17 22 17 28 23 15 27 19 19 19 17 16 23 26 26 20 21 14 20 11 12 16 27 17 27 23 20 19 17 21 18 23 16 21 34 16 23 13 17 15 24 22 22 21 31 25 23 22 19 17 17 25 20 21 23 17 25 24 18 26 24 31 14 24 18 20 13 15 28 16 23 18 20 21 5696 ];
Traffic[0]class1Average hops = 1 (1821376 samples)
traffic_manager/hop_stats_freq = [ 0 1821376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 6.09718 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0597864 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 59572 2758 516 1113 17440 1421 199 332 151 198 60 14 22 12 8 7 1 1 2 3 2 3 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1821376 samples)
traffic_manager/hop_stats_freq = [ 0 1821376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 42 sec (1242 sec)
gpgpu_simulation_rate = 298480 (inst/sec)
gpgpu_simulation_rate = 1536 (cycle/sec)

