

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Thu Jul 14 16:49:44 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TMR2ON	set	32338
    49  0000                     _OSCCON	set	4051
    50  0000                     _TRISC2	set	31906
    51  0000                     _CCP1CON	set	4029
    52  0000                     _CCPR1L	set	4030
    53  0000                     _PR2	set	4043
    54  0000                     _TMR2	set	4044
    55  0000                     _T2CON	set	4042
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  007FD6                     __pcinit:
    61                           	callstack 0
    62  007FD6                     start_initialization:
    63                           	callstack 0
    64  007FD6                     __initialization:
    65                           	callstack 0
    66  007FD6                     end_of_initialization:
    67                           	callstack 0
    68  007FD6                     __end_of__initialization:
    69                           	callstack 0
    70  007FD6  0100               	movlb	0
    71  007FD8  EFEE  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000000                     
    77                           ; 2 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 5 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  2   20[None  ] int 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       0       0       0       0       0       0       0       0
   100 ;;      Totals:         0       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FDC                     __ptext0:
   111                           	callstack 0
   112  007FDC                     _main:
   113                           	callstack 31
   114  007FDC                     
   115                           ;main.c: 7:     OSCCON=0x72;
   116  007FDC  0E72               	movlw	114
   117  007FDE  6ED3               	movwf	211,c	;volatile
   118  007FE0                     
   119                           ;main.c: 8:     TRISC2=0;
   120  007FE0  9494               	bcf	3988,2,c	;volatile
   121                           
   122                           ;main.c: 9:     PR2=199;
   123  007FE2  0EC7               	movlw	199
   124  007FE4  6ECB               	movwf	203,c	;volatile
   125                           
   126                           ;main.c: 10:     CCPR1L=40;
   127  007FE6  0E28               	movlw	40
   128  007FE8  6EBE               	movwf	190,c	;volatile
   129                           
   130                           ;main.c: 11:     CCP1CON=0x0C;
   131  007FEA  0E0C               	movlw	12
   132  007FEC  6EBD               	movwf	189,c	;volatile
   133                           
   134                           ;main.c: 12:     T2CON=0;
   135  007FEE  0E00               	movlw	0
   136  007FF0  6ECA               	movwf	202,c	;volatile
   137                           
   138                           ;main.c: 13:     TMR2=0;
   139  007FF2  0E00               	movlw	0
   140  007FF4  6ECC               	movwf	204,c	;volatile
   141  007FF6                     
   142                           ;main.c: 14:     TMR2ON=1;
   143  007FF6  84CA               	bsf	4042,2,c	;volatile
   144  007FF8                     l21:
   145  007FF8  EFFC  F03F         	goto	l21
   146  007FFC  EF00  F000         	goto	start
   147  008000                     __end_of_main:
   148                           	callstack 0
   149  0000                     
   150                           	psect	rparam
   151  0000                     
   152                           	psect	idloc
   153                           
   154                           ;Config register IDLOC0 @ 0x200000
   155                           ;	unspecified, using default values
   156  200000                     	org	2097152
   157  200000  FF                 	db	255
   158                           
   159                           ;Config register IDLOC1 @ 0x200001
   160                           ;	unspecified, using default values
   161  200001                     	org	2097153
   162  200001  FF                 	db	255
   163                           
   164                           ;Config register IDLOC2 @ 0x200002
   165                           ;	unspecified, using default values
   166  200002                     	org	2097154
   167  200002  FF                 	db	255
   168                           
   169                           ;Config register IDLOC3 @ 0x200003
   170                           ;	unspecified, using default values
   171  200003                     	org	2097155
   172  200003  FF                 	db	255
   173                           
   174                           ;Config register IDLOC4 @ 0x200004
   175                           ;	unspecified, using default values
   176  200004                     	org	2097156
   177  200004  FF                 	db	255
   178                           
   179                           ;Config register IDLOC5 @ 0x200005
   180                           ;	unspecified, using default values
   181  200005                     	org	2097157
   182  200005  FF                 	db	255
   183                           
   184                           ;Config register IDLOC6 @ 0x200006
   185                           ;	unspecified, using default values
   186  200006                     	org	2097158
   187  200006  FF                 	db	255
   188                           
   189                           ;Config register IDLOC7 @ 0x200007
   190                           ;	unspecified, using default values
   191  200007                     	org	2097159
   192  200007  FF                 	db	255
   193                           
   194                           	psect	config
   195                           
   196                           ;Config register CONFIG1L @ 0x300000
   197                           ;	PLL Prescaler Selection bits
   198                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   199                           ;	System Clock Postscaler Selection bits
   200                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   201                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   202                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   203  300000                     	org	3145728
   204  300000  00                 	db	0
   205                           
   206                           ;Config register CONFIG1H @ 0x300001
   207                           ;	Oscillator Selection bits
   208                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   209                           ;	Fail-Safe Clock Monitor Enable bit
   210                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   211                           ;	Internal/External Oscillator Switchover bit
   212                           ;	IESO = OFF, Oscillator Switchover mode disabled
   213  300001                     	org	3145729
   214  300001  08                 	db	8
   215                           
   216                           ;Config register CONFIG2L @ 0x300002
   217                           ;	Power-up Timer Enable bit
   218                           ;	PWRT = OFF, PWRT disabled
   219                           ;	Brown-out Reset Enable bits
   220                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   221                           ;	Brown-out Reset Voltage bits
   222                           ;	BORV = 3, Minimum setting 2.05V
   223                           ;	USB Voltage Regulator Enable bit
   224                           ;	VREGEN = OFF, USB voltage regulator disabled
   225  300002                     	org	3145730
   226  300002  1F                 	db	31
   227                           
   228                           ;Config register CONFIG2H @ 0x300003
   229                           ;	Watchdog Timer Enable bit
   230                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   231                           ;	Watchdog Timer Postscale Select bits
   232                           ;	WDTPS = 32768, 1:32768
   233  300003                     	org	3145731
   234  300003  1E                 	db	30
   235                           
   236                           ; Padding undefined space
   237  300004                     	org	3145732
   238  300004  FF                 	db	255
   239                           
   240                           ;Config register CONFIG3H @ 0x300005
   241                           ;	CCP2 MUX bit
   242                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   243                           ;	PORTB A/D Enable bit
   244                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   245                           ;	Low-Power Timer 1 Oscillator Enable bit
   246                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   247                           ;	MCLR Pin Enable bit
   248                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   249  300005                     	org	3145733
   250  300005  01                 	db	1
   251                           
   252                           ;Config register CONFIG4L @ 0x300006
   253                           ;	Stack Full/Underflow Reset Enable bit
   254                           ;	STVREN = ON, Stack full/underflow will cause Reset
   255                           ;	Single-Supply ICSP Enable bit
   256                           ;	LVP = OFF, Single-Supply ICSP disabled
   257                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   258                           ;	ICPRT = OFF, ICPORT disabled
   259                           ;	Extended Instruction Set Enable bit
   260                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   261                           ;	Background Debugger Enable bit
   262                           ;	DEBUG = 0x1, unprogrammed default
   263  300006                     	org	3145734
   264  300006  81                 	db	129
   265                           
   266                           ; Padding undefined space
   267  300007                     	org	3145735
   268  300007  FF                 	db	255
   269                           
   270                           ;Config register CONFIG5L @ 0x300008
   271                           ;	Code Protection bit
   272                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   273                           ;	Code Protection bit
   274                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   275                           ;	Code Protection bit
   276                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   277                           ;	Code Protection bit
   278                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   279  300008                     	org	3145736
   280  300008  0F                 	db	15
   281                           
   282                           ;Config register CONFIG5H @ 0x300009
   283                           ;	Boot Block Code Protection bit
   284                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   285                           ;	Data EEPROM Code Protection bit
   286                           ;	CPD = OFF, Data EEPROM is not code-protected
   287  300009                     	org	3145737
   288  300009  C0                 	db	192
   289                           
   290                           ;Config register CONFIG6L @ 0x30000A
   291                           ;	Write Protection bit
   292                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   293                           ;	Write Protection bit
   294                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   295                           ;	Write Protection bit
   296                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   299  30000A                     	org	3145738
   300  30000A  0F                 	db	15
   301                           
   302                           ;Config register CONFIG6H @ 0x30000B
   303                           ;	Configuration Register Write Protection bit
   304                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   305                           ;	Boot Block Write Protection bit
   306                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   307                           ;	Data EEPROM Write Protection bit
   308                           ;	WRTD = OFF, Data EEPROM is not write-protected
   309  30000B                     	org	3145739
   310  30000B  E0                 	db	224
   311                           
   312                           ;Config register CONFIG7L @ 0x30000C
   313                           ;	Table Read Protection bit
   314                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   315                           ;	Table Read Protection bit
   316                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   317                           ;	Table Read Protection bit
   318                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   319                           ;	Table Read Protection bit
   320                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   321  30000C                     	org	3145740
   322  30000C  0F                 	db	15
   323                           
   324                           ;Config register CONFIG7H @ 0x30000D
   325                           ;	Boot Block Table Read Protection bit
   326                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   327  30000D                     	org	3145741
   328  30000D  40                 	db	64
   329                           tosu	equ	0xFFF
   330                           tosh	equ	0xFFE
   331                           tosl	equ	0xFFD
   332                           stkptr	equ	0xFFC
   333                           pclatu	equ	0xFFB
   334                           pclath	equ	0xFFA
   335                           pcl	equ	0xFF9
   336                           tblptru	equ	0xFF8
   337                           tblptrh	equ	0xFF7
   338                           tblptrl	equ	0xFF6
   339                           tablat	equ	0xFF5
   340                           prodh	equ	0xFF4
   341                           prodl	equ	0xFF3
   342                           indf0	equ	0xFEF
   343                           postinc0	equ	0xFEE
   344                           postdec0	equ	0xFED
   345                           preinc0	equ	0xFEC
   346                           plusw0	equ	0xFEB
   347                           fsr0h	equ	0xFEA
   348                           fsr0l	equ	0xFE9
   349                           wreg	equ	0xFE8
   350                           indf1	equ	0xFE7
   351                           postinc1	equ	0xFE6
   352                           postdec1	equ	0xFE5
   353                           preinc1	equ	0xFE4
   354                           plusw1	equ	0xFE3
   355                           fsr1h	equ	0xFE2
   356                           fsr1l	equ	0xFE1
   357                           bsr	equ	0xFE0
   358                           indf2	equ	0xFDF
   359                           postinc2	equ	0xFDE
   360                           postdec2	equ	0xFDD
   361                           preinc2	equ	0xFDC
   362                           plusw2	equ	0xFDB
   363                           fsr2h	equ	0xFDA
   364                           fsr2l	equ	0xFD9
   365                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlhh         6      0       0      22        0.0%
BITBIGSFRlhlh        B      0       0      23        0.0%
BITBIGSFRlhll       28      0       0      24        0.0%
BITBIGSFRll         34      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Thu Jul 14 16:49:44 2022

                     l21 7FF8                       l22 7FF8                      l700 7FDC  
                    l702 7FE0                      l704 7FF6                      _PR2 000FCB  
                   _TMR2 000FCC                     _main 7FDC                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _T2CON 000FCA  
        __initialization 7FD6             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   _CCPR1L 000FBE                   _OSCCON 000FD3  
                 _TMR2ON 007E52                   _TRISC2 007CA2                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FD6            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  _CCP1CON 000FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FD6                  __ramtop 0800  
                __ptext0 7FDC     end_of_initialization 7FD6      start_initialization 7FD6  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
