Timing Analyzer report for FreqDivider_Demo
Mon Mar 13 11:38:53 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FreqDivider_Demo                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 262.47 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.810 ; -66.019         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.385 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                       ;
+----------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                    ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.810 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.726      ;
; -2.755 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.672      ;
; -2.716 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.634      ;
; -2.707 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.623      ;
; -2.694 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.612      ;
; -2.689 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.175      ;
; -2.685 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.171      ;
; -2.683 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.601      ;
; -2.664 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.582      ;
; -2.655 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.140      ;
; -2.652 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.569      ;
; -2.648 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.564      ;
; -2.645 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.561      ;
; -2.634 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.121      ;
; -2.623 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.539      ;
; -2.621 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.107      ;
; -2.619 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.535      ;
; -2.616 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.534      ;
; -2.613 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.531      ;
; -2.600 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.086      ;
; -2.596 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.513      ;
; -2.595 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.083      ;
; -2.593 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.510      ;
; -2.592 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.510      ;
; -2.590 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 3.075      ;
; -2.590 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.579 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.497      ;
; -2.579 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.496      ;
; -2.570 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.056      ;
; -2.568 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.485      ;
; -2.566 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.053      ;
; -2.564 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.481      ;
; -2.563 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.481      ;
; -2.562 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.480      ;
; -2.561 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 3.048      ;
; -2.559 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.477      ;
; -2.556 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.473      ;
; -2.555 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.472      ;
; -2.554 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.471      ;
; -2.554 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.472      ;
; -2.553 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.039      ;
; -2.552 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.469      ;
; -2.551 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.469      ;
; -2.551 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.469      ;
; -2.550 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.036      ;
; -2.549 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.467      ;
; -2.547 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.033      ;
; -2.547 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.464      ;
; -2.541 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.459      ;
; -2.541 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.459      ;
; -2.535 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.866      ;
; -2.535 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.452      ;
; -2.532 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.450      ;
; -2.530 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 3.018      ;
; -2.530 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.448      ;
; -2.529 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.447      ;
; -2.525 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.443      ;
; -2.525 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.443      ;
; -2.523 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.440      ;
; -2.523 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.441      ;
; -2.521 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.437      ;
; -2.519 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.437      ;
; -2.502 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.421      ;
; -2.496 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.414      ;
; -2.496 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.983      ;
; -2.492 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.411      ;
; -2.486 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.403      ;
; -2.482 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.400      ;
; -2.480 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.398      ;
; -2.468 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.386      ;
; -2.466 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.385      ;
; -2.466 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.383      ;
; -2.461 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.379      ;
; -2.460 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.378      ;
; -2.456 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.375      ;
; -2.453 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.370      ;
; -2.452 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.369      ;
; -2.451 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.368      ;
; -2.450 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.368      ;
; -2.449 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.366      ;
; -2.448 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.366      ;
; -2.444 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.361      ;
; -2.444 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.775      ;
; -2.441 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.360      ;
; -2.435 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.768      ;
; -2.435 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.922      ;
; -2.434 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.921      ;
; -2.433 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.920      ;
; -2.432 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.350      ;
; -2.431 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.349      ;
; -2.431 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.918      ;
; -2.430 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.762      ;
; -2.430 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.348      ;
; -2.430 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.348      ;
; -2.429 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.348      ;
; -2.428 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.346      ;
; -2.426 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 2.913      ;
; -2.421 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 2.907      ;
; -2.419 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.337      ;
; -2.418 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.335      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                    ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; FreqDivider:fd|clkOut        ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.653 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.681 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.985 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.990 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.091 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.359      ;
; 1.093 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.094 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.100 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.111 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.112 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.379      ;
; 1.113 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.116 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.148 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.415      ;
; 1.152 ; FreqDivider:fd|s_counter[16] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.418      ;
; 1.153 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.420      ;
; 1.178 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.875      ;
; 1.206 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.904      ;
; 1.219 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.221 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.224 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.491      ;
; 1.224 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.491      ;
; 1.227 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.237 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.504      ;
; 1.238 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.505      ;
; 1.239 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.239 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.243 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.510      ;
; 1.244 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.274 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.541      ;
; 1.279 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.546      ;
; 1.288 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.555      ;
; 1.323 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.590      ;
; 1.328 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 2.026      ;
; 1.345 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.612      ;
; 1.345 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.612      ;
; 1.346 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.347 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.614      ;
; 1.348 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.348 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.350 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.617      ;
; 1.350 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.617      ;
; 1.353 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.620      ;
; 1.363 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.630      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 289.86 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.450 ; -56.258        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.338 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.450 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.376      ;
; -2.405 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.332      ;
; -2.369 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.899      ;
; -2.362 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.290      ;
; -2.362 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.288      ;
; -2.352 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.881      ;
; -2.328 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.858      ;
; -2.322 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.852      ;
; -2.308 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.234      ;
; -2.305 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.232      ;
; -2.303 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.229      ;
; -2.295 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.827      ;
; -2.291 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.217      ;
; -2.288 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.216      ;
; -2.288 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.216      ;
; -2.285 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.211      ;
; -2.278 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.205      ;
; -2.278 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.809      ;
; -2.277 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.808      ;
; -2.272 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.200      ;
; -2.268 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.196      ;
; -2.263 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.190      ;
; -2.261 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.791      ;
; -2.260 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.791      ;
; -2.258 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.185      ;
; -2.247 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.777      ;
; -2.246 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.173      ;
; -2.243 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.773      ;
; -2.240 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.167      ;
; -2.239 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.167      ;
; -2.235 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.162      ;
; -2.234 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.161      ;
; -2.234 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 2.766      ;
; -2.233 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.160      ;
; -2.233 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.161      ;
; -2.232 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.159      ;
; -2.228 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.154      ;
; -2.226 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.153      ;
; -2.225 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.470     ; 2.754      ;
; -2.225 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.153      ;
; -2.221 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.149      ;
; -2.214 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.140      ;
; -2.212 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.742      ;
; -2.208 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.136      ;
; -2.207 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.135      ;
; -2.204 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.133      ;
; -2.200 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.128      ;
; -2.193 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.121      ;
; -2.189 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.117      ;
; -2.188 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.115      ;
; -2.183 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.110      ;
; -2.183 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.713      ;
; -2.176 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.104      ;
; -2.175 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.103      ;
; -2.172 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.100      ;
; -2.172 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.100      ;
; -2.171 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.097      ;
; -2.160 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.468      ;
; -2.160 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.086      ;
; -2.153 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.081      ;
; -2.152 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.080      ;
; -2.149 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.077      ;
; -2.148 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.075      ;
; -2.141 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.069      ;
; -2.140 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.068      ;
; -2.140 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.068      ;
; -2.137 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.668      ;
; -2.135 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.062      ;
; -2.134 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.061      ;
; -2.133 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.060      ;
; -2.132 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.059      ;
; -2.127 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.055      ;
; -2.126 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.053      ;
; -2.126 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.053      ;
; -2.123 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.051      ;
; -2.122 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.430      ;
; -2.120 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.048      ;
; -2.115 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.042      ;
; -2.114 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.043      ;
; -2.113 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.042      ;
; -2.107 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.638      ;
; -2.106 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.034      ;
; -2.106 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.637      ;
; -2.105 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.636      ;
; -2.105 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.033      ;
; -2.104 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.635      ;
; -2.098 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.629      ;
; -2.097 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.025      ;
; -2.096 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 2.626      ;
; -2.093 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.020      ;
; -2.092 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.019      ;
; -2.091 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.018      ;
; -2.091 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.019      ;
; -2.090 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.017      ;
; -2.088 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.015      ;
; -2.087 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.014      ;
; -2.086 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.013      ;
; -2.085 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.012      ;
; -2.084 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.011      ;
; -2.084 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.012      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; FreqDivider:fd|clkOut        ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.597 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.623 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.884 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.901 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.981 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.225      ;
; 0.983 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.994 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.237      ;
; 0.996 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.011 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.254      ;
; 1.013 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.045 ; FreqDivider:fd|s_counter[16] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.287      ;
; 1.050 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.293      ;
; 1.061 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.304      ;
; 1.078 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.717      ;
; 1.091 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.731      ;
; 1.093 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.093 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.095 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.097 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.340      ;
; 1.099 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.104 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.104 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.110 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.122 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.123 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.147 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.390      ;
; 1.160 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.403      ;
; 1.171 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.414      ;
; 1.186 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.429      ;
; 1.203 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.446      ;
; 1.207 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.450      ;
; 1.207 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.450      ;
; 1.208 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.451      ;
; 1.209 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.209 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.214 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.457      ;
; 1.216 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.856      ;
; 1.218 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.461      ;
; 1.220 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.463      ;
; 1.220 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.463      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.844 ; -16.435        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.173 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -38.156                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.844 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.790      ;
; -0.843 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.787      ;
; -0.840 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.786      ;
; -0.833 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.574      ;
; -0.830 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.776      ;
; -0.829 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.571      ;
; -0.814 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.556      ;
; -0.806 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.751      ;
; -0.803 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.747      ;
; -0.798 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.539      ;
; -0.796 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.538      ;
; -0.792 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.738      ;
; -0.792 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.535      ;
; -0.787 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.733      ;
; -0.787 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.733      ;
; -0.777 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.520      ;
; -0.777 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.520      ;
; -0.776 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.722      ;
; -0.776 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.518      ;
; -0.773 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.719      ;
; -0.773 ; FreqDivider:fd|s_counter[24] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.517      ;
; -0.772 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.718      ;
; -0.769 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.713      ;
; -0.769 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.715      ;
; -0.768 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.713      ;
; -0.767 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.509      ;
; -0.766 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.711      ;
; -0.764 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.904      ;
; -0.763 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.709      ;
; -0.762 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.708      ;
; -0.762 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.708      ;
; -0.761 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.503      ;
; -0.758 ; FreqDivider:fd|s_counter[18] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.502      ;
; -0.754 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.700      ;
; -0.753 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.697      ;
; -0.748 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.694      ;
; -0.747 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.692      ;
; -0.747 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.693      ;
; -0.745 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.691      ;
; -0.745 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.690      ;
; -0.742 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.485      ;
; -0.740 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.686      ;
; -0.740 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.684      ;
; -0.739 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.685      ;
; -0.739 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.683      ;
; -0.732 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.677      ;
; -0.731 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.725 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.724 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.670      ;
; -0.722 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.667      ;
; -0.718 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.664      ;
; -0.716 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.857      ;
; -0.716 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.661      ;
; -0.716 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.662      ;
; -0.716 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.856      ;
; -0.714 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.660      ;
; -0.713 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.659      ;
; -0.712 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.659      ;
; -0.710 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.656      ;
; -0.709 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.656      ;
; -0.708 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.654      ;
; -0.708 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.654      ;
; -0.708 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.450      ;
; -0.705 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.651      ;
; -0.705 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.651      ;
; -0.704 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.650      ;
; -0.703 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.647      ;
; -0.703 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.648      ;
; -0.702 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.647      ;
; -0.701 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.647      ;
; -0.701 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.647      ;
; -0.699 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.441      ;
; -0.698 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.645      ;
; -0.697 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.643      ;
; -0.697 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.643      ;
; -0.695 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.641      ;
; -0.695 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.641      ;
; -0.694 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.639      ;
; -0.694 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.436      ;
; -0.694 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.640      ;
; -0.693 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.833      ;
; -0.693 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.691 ; FreqDivider:fd|s_counter[14] ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 1.627      ;
; -0.691 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.637      ;
; -0.691 ; FreqDivider:fd|s_counter[13] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.638      ;
; -0.691 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.636      ;
; -0.689 ; FreqDivider:fd|s_counter[19] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.636      ;
; -0.686 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.826      ;
; -0.685 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.631      ;
; -0.684 ; FreqDivider:fd|s_counter[11] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.629      ;
; -0.684 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.426      ;
; -0.683 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.628      ;
; -0.683 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.629      ;
; -0.683 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.425      ;
; -0.683 ; FreqDivider:fd|s_counter[22] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.425      ;
; -0.681 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.627      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; FreqDivider:fd|clkOut        ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.298 ; FreqDivider:fd|s_counter[31] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.311 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.448 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; FreqDivider:fd|s_counter[9]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.458 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; FreqDivider:fd|s_counter[30] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; FreqDivider:fd|s_counter[8]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.509 ; FreqDivider:fd|s_counter[15] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.635      ;
; 0.511 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; FreqDivider:fd|s_counter[29] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.524 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.854      ;
; 0.526 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; FreqDivider:fd|s_counter[28] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; FreqDivider:fd|s_counter[16] ; FreqDivider:fd|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.565 ; FreqDivider:fd|s_counter[7]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.893      ;
; 0.577 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; FreqDivider:fd|s_counter[27] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.703      ;
; 0.578 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.580 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; FreqDivider:fd|s_counter[25] ; FreqDivider:fd|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.590 ; FreqDivider:fd|s_counter[0]  ; FreqDivider:fd|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.715      ;
; 0.591 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; FreqDivider:fd|s_counter[10] ; FreqDivider:fd|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.592 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.592 ; FreqDivider:fd|s_counter[26] ; FreqDivider:fd|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.594 ; FreqDivider:fd|s_counter[2]  ; FreqDivider:fd|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.721      ;
; 0.595 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.721      ;
; 0.595 ; FreqDivider:fd|s_counter[4]  ; FreqDivider:fd|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.720      ;
; 0.595 ; FreqDivider:fd|s_counter[5]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.923      ;
; 0.603 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.728      ;
; 0.609 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.734      ;
; 0.610 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.736      ;
; 0.621 ; FreqDivider:fd|s_counter[21] ; FreqDivider:fd|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.950      ;
; 0.636 ; FreqDivider:fd|s_counter[6]  ; FreqDivider:fd|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.965      ;
; 0.636 ; FreqDivider:fd|s_counter[20] ; FreqDivider:fd|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.965      ;
; 0.638 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.966      ;
; 0.643 ; FreqDivider:fd|s_counter[3]  ; FreqDivider:fd|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.768      ;
; 0.643 ; FreqDivider:fd|s_counter[17] ; FreqDivider:fd|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; FreqDivider:fd|s_counter[23] ; FreqDivider:fd|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; FreqDivider:fd|s_counter[1]  ; FreqDivider:fd|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.769      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.810  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.810  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -66.019 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLOCK_50        ; -66.019 ; 0.000 ; N/A      ; N/A     ; -45.405             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 13 11:38:52 2023
Info: Command: quartus_sta FreqDivider_Demo -c FreqDivider_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FreqDivider_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.810             -66.019 CLOCK_50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.450             -56.258 CLOCK_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.844             -16.435 CLOCK_50 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.156 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Mon Mar 13 11:38:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


