vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/sim/design_1_i2c_sender_adv7511_0_0.vhd" \
"../../../../tp2_p1.srcs/sources_1/bd/design_1/ipshared/addf/hdl/vhdl/regslice_core.vhd" \
"../../../../tp2_p1.srcs/sources_1/bd/design_1/ipshared/addf/hdl/vhdl/im_load.vhd" \
"../../../bd/design_1/ip/design_1_im_load_0_0/sim/design_1_im_load_0_0.vhd" \
"../../../../tp2_p1.srcs/sources_1/bd/design_1/ipshared/8bc0/hdl/vhdl/incrust_AXILiteS_s_axi.vhd" \
"../../../../tp2_p1.srcs/sources_1/bd/design_1/ipshared/8bc0/hdl/vhdl/incrust_im_incrusbkb.vhd" \
"../../../../tp2_p1.srcs/sources_1/bd/design_1/ipshared/8bc0/hdl/vhdl/incrust.vhd" \
"../../../bd/design_1/ip/design_1_incrust_0_0/sim/design_1_incrust_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
