<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 14 Configuration Register - configuration_dedicated_io_14</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 14 Configuration Register - configuration_dedicated_io_14</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 14</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp39ff3e47a94ee95ff6a1a0d662dcc9cb"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3240549815d1aeb00503c9bb71c218b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga3240549815d1aeb00503c9bb71c218b8">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3240549815d1aeb00503c9bb71c218b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cdef532aaafcb1528cc9172c5a13fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga66cdef532aaafcb1528cc9172c5a13fe">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga66cdef532aaafcb1528cc9172c5a13fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a66dc47da48bdfa0292ac875d9aa1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga54a66dc47da48bdfa0292ac875d9aa1d">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga54a66dc47da48bdfa0292ac875d9aa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaa13285076a357401b30d470d09788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaeaaa13285076a357401b30d470d09788">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gaeaaa13285076a357401b30d470d09788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e80703e747fd7e1182910b9d75a2e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga7e80703e747fd7e1182910b9d75a2e5c">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga7e80703e747fd7e1182910b9d75a2e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7730603d9a5b9f99e6915a17e8fc6df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga7730603d9a5b9f99e6915a17e8fc6df1">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga7730603d9a5b9f99e6915a17e8fc6df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d5c876a04dfa288b1fe6299691520d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga45d5c876a04dfa288b1fe6299691520d">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga45d5c876a04dfa288b1fe6299691520d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f9080530c434382a440f2b3e9cf970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga28f9080530c434382a440f2b3e9cf970">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga28f9080530c434382a440f2b3e9cf970"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp318870fd24ac5ad35025bb4d7e003b9f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafff58e1b014804fe398c38fc58db06ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gafff58e1b014804fe398c38fc58db06ab">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafff58e1b014804fe398c38fc58db06ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb50d2d29fc6e09f1e9698ccfdeb3b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gacb50d2d29fc6e09f1e9698ccfdeb3b54">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacb50d2d29fc6e09f1e9698ccfdeb3b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cb7c458115425dfaea83cf4c8f7698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga59cb7c458115425dfaea83cf4c8f7698">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga59cb7c458115425dfaea83cf4c8f7698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30f68fe52c1d97e5a5cd5f552350768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gad30f68fe52c1d97e5a5cd5f552350768">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gad30f68fe52c1d97e5a5cd5f552350768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdb6c341ad810c5e46144ec8f31a69b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gafcdb6c341ad810c5e46144ec8f31a69b">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gafcdb6c341ad810c5e46144ec8f31a69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17412afd43d63964af9942ee2dddd43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga17412afd43d63964af9942ee2dddd43a">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga17412afd43d63964af9942ee2dddd43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c0e843f40aa722e538c3e6e610bb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga96c0e843f40aa722e538c3e6e610bb6a">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga96c0e843f40aa722e538c3e6e610bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d54d055eb32559648606d76e49e341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga92d54d055eb32559648606d76e49e341">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga92d54d055eb32559648606d76e49e341"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdeb175091cccb2280e64171deadfabb8"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga736e7aa7d73408156c9193bf876a94ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga736e7aa7d73408156c9193bf876a94ef">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga736e7aa7d73408156c9193bf876a94ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f4f5489af88c3879f81d991a8a80ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaa7f4f5489af88c3879f81d991a8a80ff">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa7f4f5489af88c3879f81d991a8a80ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667c7aa2d8b03de878d7187353d7a51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga667c7aa2d8b03de878d7187353d7a51e">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga667c7aa2d8b03de878d7187353d7a51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5b63459cddd4022291f003bb8abbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga4a5b63459cddd4022291f003bb8abbe9">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga4a5b63459cddd4022291f003bb8abbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0854c82a72651cb4c980780e4e355d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaf0854c82a72651cb4c980780e4e355d9">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gaf0854c82a72651cb4c980780e4e355d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f62d9d97b6de3be0ca2ce2aea2e9d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga2f62d9d97b6de3be0ca2ce2aea2e9d1a">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2f62d9d97b6de3be0ca2ce2aea2e9d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab290c18e99528374a1782d7cd1abd7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gab290c18e99528374a1782d7cd1abd7e0">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gab290c18e99528374a1782d7cd1abd7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0602fff2b20911c0f4b9d9af8d4e634a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga0602fff2b20911c0f4b9d9af8d4e634a">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga0602fff2b20911c0f4b9d9af8d4e634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9a0c7420fde53e27ba7629e70d297ec1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3fc4d90b5002f00b4c6465d3365ed39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga3fc4d90b5002f00b4c6465d3365ed39e">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3fc4d90b5002f00b4c6465d3365ed39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac441f96a594b21e0ec446671aea93486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gac441f96a594b21e0ec446671aea93486">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac441f96a594b21e0ec446671aea93486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538827e890112a9759d7109051a3bc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga538827e890112a9759d7109051a3bc05">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga538827e890112a9759d7109051a3bc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a94ee0ed30fea358c374649f901ae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga2a94ee0ed30fea358c374649f901ae79">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga2a94ee0ed30fea358c374649f901ae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d222ab664f8006e04338fc574de8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gac3d222ab664f8006e04338fc574de8d2">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gac3d222ab664f8006e04338fc574de8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7058795139326aedf560184e469adfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga7058795139326aedf560184e469adfc8">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7058795139326aedf560184e469adfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3253a28cb33189067b0eee39ee1e344e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga3253a28cb33189067b0eee39ee1e344e">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga3253a28cb33189067b0eee39ee1e344e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a38b51ef918d7b57d5345fb0f55d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga7a38b51ef918d7b57d5345fb0f55d7d9">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga7a38b51ef918d7b57d5345fb0f55d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7426862cde60b9c13a3029c3a2e00227"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga66e4b5a0a0af55d2b78d541876606154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga66e4b5a0a0af55d2b78d541876606154">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga66e4b5a0a0af55d2b78d541876606154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7024245e18caf6c1fb03c928512ce4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gab7024245e18caf6c1fb03c928512ce4b">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gab7024245e18caf6c1fb03c928512ce4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c8207b7e423c535cf582916477f2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga82c8207b7e423c535cf582916477f2e2">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga82c8207b7e423c535cf582916477f2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca759018e22ad5d79ee103194073e3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaca759018e22ad5d79ee103194073e3e2">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaca759018e22ad5d79ee103194073e3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d4686f608cc7c7879b12f5e96d26d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gae2d4686f608cc7c7879b12f5e96d26d7">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gae2d4686f608cc7c7879b12f5e96d26d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35580c1cd9b304e8166092e632f3a232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga35580c1cd9b304e8166092e632f3a232">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga35580c1cd9b304e8166092e632f3a232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb30e5aa00f5e7c635426ba34ae38865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gafb30e5aa00f5e7c635426ba34ae38865">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gafb30e5aa00f5e7c635426ba34ae38865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f6cad7603b8daf727eccc733b2f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga8c0f6cad7603b8daf727eccc733b2f99">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga8c0f6cad7603b8daf727eccc733b2f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52e002f560683704b9bcf5224d492b2a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabfe35da4e079395e41732346133df23a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gabfe35da4e079395e41732346133df23a">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gabfe35da4e079395e41732346133df23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6062f07a906f185868bae42bb1016a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaa6062f07a906f185868bae42bb1016a8">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa6062f07a906f185868bae42bb1016a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb73d4db35e7a88a031176d242637ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gacdb73d4db35e7a88a031176d242637ed">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacdb73d4db35e7a88a031176d242637ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea4ea22da6f5db323577e33bafe5e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaeea4ea22da6f5db323577e33bafe5e79">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gaeea4ea22da6f5db323577e33bafe5e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb0b2cf8471865ce4eff935aae64714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaebb0b2cf8471865ce4eff935aae64714">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gaebb0b2cf8471865ce4eff935aae64714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a2e09235aa056e135363620550c9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaf1a2e09235aa056e135363620550c9fe">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf1a2e09235aa056e135363620550c9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba4656c3ee225ab76024a9e8e9652e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gafba4656c3ee225ab76024a9e8e9652e7">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gafba4656c3ee225ab76024a9e8e9652e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa6a3a61784ade05f7a41fab72ff737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaffa6a3a61784ade05f7a41fab72ff737">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gaffa6a3a61784ade05f7a41fab72ff737"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdfe49ef768af1d7a6a1222ccb198b936"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga75b3378160661c1bc0a66a0486fb19a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga75b3378160661c1bc0a66a0486fb19a3">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga75b3378160661c1bc0a66a0486fb19a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33f1c0cb4399168722d938f3c4e0df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gae33f1c0cb4399168722d938f3c4e0df5">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae33f1c0cb4399168722d938f3c4e0df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00e38451837b8c319fec13f06cc5765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gae00e38451837b8c319fec13f06cc5765">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae00e38451837b8c319fec13f06cc5765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b7316b9d601ed25217c687058b04df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga41b7316b9d601ed25217c687058b04df">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga41b7316b9d601ed25217c687058b04df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92515814e2e713f9989de20d10e0d454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga92515814e2e713f9989de20d10e0d454">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga92515814e2e713f9989de20d10e0d454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcbd0ce2d171aa3a98ef8253daf32c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga5fcbd0ce2d171aa3a98ef8253daf32c1">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5fcbd0ce2d171aa3a98ef8253daf32c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a8163ca814e86bcba20fa004acbd20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga78a8163ca814e86bcba20fa004acbd20">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga78a8163ca814e86bcba20fa004acbd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac192b19540d5378b03e4c1d5e4dbd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga6ac192b19540d5378b03e4c1d5e4dbd7">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga6ac192b19540d5378b03e4c1d5e4dbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe64afbc97181d22e6a77551cb85764a4"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae66ea949206aa1ba3730c28ab1ae2c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gae66ea949206aa1ba3730c28ab1ae2c7d">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae66ea949206aa1ba3730c28ab1ae2c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bef14a78ef417afb6f6baf1267d13f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga6bef14a78ef417afb6f6baf1267d13f2">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6bef14a78ef417afb6f6baf1267d13f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8779e4013b41002340bcedd915f84431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga8779e4013b41002340bcedd915f84431">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8779e4013b41002340bcedd915f84431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542808cf887e48326b2f1a55c034a75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga542808cf887e48326b2f1a55c034a75e">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga542808cf887e48326b2f1a55c034a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed31f9ac716b080e4078323cbae8782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga6ed31f9ac716b080e4078323cbae8782">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga6ed31f9ac716b080e4078323cbae8782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af33b4a33a16e2ed091735bb2544b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga4af33b4a33a16e2ed091735bb2544b85">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4af33b4a33a16e2ed091735bb2544b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e01aa8a5aeb756f30e4252fb519f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga5e01aa8a5aeb756f30e4252fb519f06d">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga5e01aa8a5aeb756f30e4252fb519f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea43599ebb1a2f955320173eaf72c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga23ea43599ebb1a2f955320173eaf72c4">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga23ea43599ebb1a2f955320173eaf72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5c08cbc38013537f90c37c5874f10427"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0cebf12d101105ffef3a04568848f219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga0cebf12d101105ffef3a04568848f219">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga0cebf12d101105ffef3a04568848f219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b3a5bf4071a03fd6b83f0b5e6362bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga04b3a5bf4071a03fd6b83f0b5e6362bd">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga04b3a5bf4071a03fd6b83f0b5e6362bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb8d5aca2174c34e50f2126f7acd1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga9fb8d5aca2174c34e50f2126f7acd1f9">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9fb8d5aca2174c34e50f2126f7acd1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180615b10dba90fb0b98f9a5faf49534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga180615b10dba90fb0b98f9a5faf49534">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga180615b10dba90fb0b98f9a5faf49534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03ae42dcc01ebbe40d052a261dbf1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaa03ae42dcc01ebbe40d052a261dbf1a0">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gaa03ae42dcc01ebbe40d052a261dbf1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347c57ce42692410d47682be03a5fe4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga347c57ce42692410d47682be03a5fe4a">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga347c57ce42692410d47682be03a5fe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cc571d9b0b1f47457546e1a51929f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga55cc571d9b0b1f47457546e1a51929f9">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga55cc571d9b0b1f47457546e1a51929f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acfa83e6f59fc7ed561babf4442cf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga0acfa83e6f59fc7ed561babf4442cf3a">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga0acfa83e6f59fc7ed561babf4442cf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp06dc676da3636524e0eeb0d35c8fe411"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae9410ecbfe9e8d18fb860eeb3e325dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gae9410ecbfe9e8d18fb860eeb3e325dec">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gae9410ecbfe9e8d18fb860eeb3e325dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab162321ef5c4669198adc207e0805a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gab162321ef5c4669198adc207e0805a04">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gab162321ef5c4669198adc207e0805a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a68c72a2b0f25ad5aef72910d73e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga32a68c72a2b0f25ad5aef72910d73e45">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga32a68c72a2b0f25ad5aef72910d73e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9121c9b3582c0d72327b9b4e761198a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gad9121c9b3582c0d72327b9b4e761198a">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gad9121c9b3582c0d72327b9b4e761198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2538a81e7d7ddf05d2131ab435648f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga2538a81e7d7ddf05d2131ab435648f1d">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga2538a81e7d7ddf05d2131ab435648f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac090111882e4b179c84774ed3e45c8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gac090111882e4b179c84774ed3e45c8cb">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac090111882e4b179c84774ed3e45c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efd4a34a008ab9230456dccc07dca6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga0efd4a34a008ab9230456dccc07dca6c">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga0efd4a34a008ab9230456dccc07dca6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b220c24990d7b0e493a4ba90b473f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga1b220c24990d7b0e493a4ba90b473f67">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga1b220c24990d7b0e493a4ba90b473f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s">ALT_PINMUX_DCTD_IO_CFG_14_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6367e86ac5fcf0c19a88339675f9823c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga6367e86ac5fcf0c19a88339675f9823c">ALT_PINMUX_DCTD_IO_CFG_14_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga6367e86ac5fcf0c19a88339675f9823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5669f12a2eb3d16eef1631c85af953a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#gaa5669f12a2eb3d16eef1631c85af953a">ALT_PINMUX_DCTD_IO_CFG_14_OFST</a>&#160;&#160;&#160;0x138</td></tr>
<tr class="separator:gaa5669f12a2eb3d16eef1631c85af953a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga027806d522886d56b0e14c660dc77dbd"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s">ALT_PINMUX_DCTD_IO_CFG_14_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga027806d522886d56b0e14c660dc77dbd">ALT_PINMUX_DCTD_IO_CFG_14_t</a></td></tr>
<tr class="separator:ga027806d522886d56b0e14c660dc77dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_14_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html">ALT_PINMUX_DCTD_IO_CFG_14</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbfbef813fa1620848029c11fa94969d"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa777a575203e7f11bed8c2edab289fdf"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3ca502cc0dcd1f06515cfec035db8d4"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5c2d702534d4ef484acbdaf57c361c0c"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a2305544520a32ef6f352f1367ab6cc"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57820a4f441aa86b2078b5054a3ef3d8"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60212b2556d77558b0cafd058095eca9"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a22f0b383daee121e2f92cfe8b205565a"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef5e0525b5c3a9a8c046aa8f96664e42"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a908e335101167e7924c6faaa0113f695"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga3240549815d1aeb00503c9bb71c218b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66cdef532aaafcb1528cc9172c5a13fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54a66dc47da48bdfa0292ac875d9aa1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeaaa13285076a357401b30d470d09788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7e80703e747fd7e1182910b9d75a2e5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7730603d9a5b9f99e6915a17e8fc6df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45d5c876a04dfa288b1fe6299691520d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28f9080530c434382a440f2b3e9cf970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafff58e1b014804fe398c38fc58db06ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb50d2d29fc6e09f1e9698ccfdeb3b54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59cb7c458115425dfaea83cf4c8f7698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad30f68fe52c1d97e5a5cd5f552350768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafcdb6c341ad810c5e46144ec8f31a69b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga17412afd43d63964af9942ee2dddd43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96c0e843f40aa722e538c3e6e610bb6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga92d54d055eb32559648606d76e49e341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga736e7aa7d73408156c9193bf876a94ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7f4f5489af88c3879f81d991a8a80ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga667c7aa2d8b03de878d7187353d7a51e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a5b63459cddd4022291f003bb8abbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0854c82a72651cb4c980780e4e355d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2f62d9d97b6de3be0ca2ce2aea2e9d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab290c18e99528374a1782d7cd1abd7e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0602fff2b20911c0f4b9d9af8d4e634a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3fc4d90b5002f00b4c6465d3365ed39e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac441f96a594b21e0ec446671aea93486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga538827e890112a9759d7109051a3bc05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a94ee0ed30fea358c374649f901ae79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac3d222ab664f8006e04338fc574de8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7058795139326aedf560184e469adfc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3253a28cb33189067b0eee39ee1e344e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7a38b51ef918d7b57d5345fb0f55d7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_14_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga66e4b5a0a0af55d2b78d541876606154"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7024245e18caf6c1fb03c928512ce4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82c8207b7e423c535cf582916477f2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca759018e22ad5d79ee103194073e3e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae2d4686f608cc7c7879b12f5e96d26d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga35580c1cd9b304e8166092e632f3a232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb30e5aa00f5e7c635426ba34ae38865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8c0f6cad7603b8daf727eccc733b2f99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_14_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabfe35da4e079395e41732346133df23a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6062f07a906f185868bae42bb1016a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdb73d4db35e7a88a031176d242637ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeea4ea22da6f5db323577e33bafe5e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaebb0b2cf8471865ce4eff935aae64714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1a2e09235aa056e135363620550c9fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafba4656c3ee225ab76024a9e8e9652e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaffa6a3a61784ade05f7a41fab72ff737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga75b3378160661c1bc0a66a0486fb19a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae33f1c0cb4399168722d938f3c4e0df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae00e38451837b8c319fec13f06cc5765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41b7316b9d601ed25217c687058b04df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga92515814e2e713f9989de20d10e0d454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5fcbd0ce2d171aa3a98ef8253daf32c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga78a8163ca814e86bcba20fa004acbd20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6ac192b19540d5378b03e4c1d5e4dbd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_14_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae66ea949206aa1ba3730c28ab1ae2c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bef14a78ef417afb6f6baf1267d13f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8779e4013b41002340bcedd915f84431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga542808cf887e48326b2f1a55c034a75e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6ed31f9ac716b080e4078323cbae8782"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4af33b4a33a16e2ed091735bb2544b85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e01aa8a5aeb756f30e4252fb519f06d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga23ea43599ebb1a2f955320173eaf72c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_14_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0cebf12d101105ffef3a04568848f219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04b3a5bf4071a03fd6b83f0b5e6362bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9fb8d5aca2174c34e50f2126f7acd1f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga180615b10dba90fb0b98f9a5faf49534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa03ae42dcc01ebbe40d052a261dbf1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga347c57ce42692410d47682be03a5fe4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55cc571d9b0b1f47457546e1a51929f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0acfa83e6f59fc7ed561babf4442cf3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RTRIM">ALT_PINMUX_DCTD_IO_CFG_14_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae9410ecbfe9e8d18fb860eeb3e325dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab162321ef5c4669198adc207e0805a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32a68c72a2b0f25ad5aef72910d73e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9121c9b3582c0d72327b9b4e761198a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2538a81e7d7ddf05d2131ab435648f1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac090111882e4b179c84774ed3e45c8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0efd4a34a008ab9230456dccc07dca6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1b220c24990d7b0e493a4ba90b473f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_14_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6367e86ac5fcf0c19a88339675f9823c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html">ALT_PINMUX_DCTD_IO_CFG_14</a> register. </p>

</div>
</div>
<a class="anchor" id="gaa5669f12a2eb3d16eef1631c85af953a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_14_OFST&#160;&#160;&#160;0x138</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html">ALT_PINMUX_DCTD_IO_CFG_14</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga027806d522886d56b0e14c660dc77dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14__s">ALT_PINMUX_DCTD_IO_CFG_14_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html#ga027806d522886d56b0e14c660dc77dbd">ALT_PINMUX_DCTD_IO_CFG_14_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__14.html">ALT_PINMUX_DCTD_IO_CFG_14</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
