
<html><head><title>Using Complex Port Definition with User Defined Nettype</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864937" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using Complex Port Definition with User Defined Nettype" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed Signal,AMS Designer,Explorer,Digital Mixed Signal,Analog Mixed Signal," />
<meta name="prod_subfeature" content="Documentation,AMS Designer,SV-MS,SV-MS," />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864937" />
<meta name="NextFile" content="Features_Enabled_Using_the_-adv_ms_Option.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using Complex Port Definition with User Defined Nettype" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Features_Enabled_Using_the_-adv_ms_Option.html" title="Features_Enabled_Using_the_-adv_ms_Option">Features_Enabled_Using_the_-ad ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using Complex Port Definition with User Defined Nettype</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="UsingComplexPortDefinitionwithUserDefinedNettype-Using_Complex_Port_Definition_with_UDN"></span>You can have complex port connections&#160;with System Verilog user-defined nettypes (UDN) in your design by using the&#160;<code style="letter-spacing: 0.0px;">-svudn_complex_port</code>&#160;option. All the elements in the connections to the ports must be of user-defined nettypes. The direction of the port can be input, output, or inout.</p>

<p>Port expressions can be any of the following:</p>
<ul><li>Bit-select of UDN array used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1], aain[0]}) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></li><li>
<p>Part-select of UDN array used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1:0], aain[3:2]}) );</code><br /><code>&#160; &#160; input [3:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Identifier of UDN used in port concatenation. For example:<br /><code>module dut ( .aain({a3, a2}) );</code><br /><code>&#160; &#160; input a2, a3;</code><br /><code>&#160; &#160; wire a1;</code><br /><code>&#160; &#160; cell1 I0 ( .ain({a3, a2, a1}));</code><br /><code>endmodule</code></p>
</li><li>
<p>Combination of above used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1], aain[3:2]}) );</code><br /><code>&#160;&#160;&#160; input [3:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Bit-select of UDN array used in port definition (no concatenation). For example:<br /><code>module dut ( .aain(aain[0]) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Part-select of UDN array used in port definition (no concatenation). For example:<br /><code>module dut ( .aain(aain[1:0]) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li></ul>
<p>The following is an example of a complex port definition:</p>

<p><code>typedef struct {</code><br /><code>&#160; real V;</code><br /><code>&#160; real I;</code><br /><code>} real_wire_t;</code></p>

<p><code>function automatic real_wire_t real_wire_res(input real_wire_t driver[]);</code><br /><code>&#160; foreach (driver[i]) begin</code><br /><code>&#160; &#160; real_wire_res.V += driver[i].V;</code><br /><code>&#160; &#160; real_wire_res.I += driver[i].I;</code><br /><code>&#160; end</code><br /><code>endfunction</code></p>

<p><code>nettype real_wire_t real_wire with real_wire_res;</code></p>

<p><code>module top (&#160; );</code><br /><code>&#160; &#160; wire&#160;[1:0]&#160;aain;</code><br /><code>&#160; &#160; dut I0 ( .aain(aain));</code><br /><code>endmodule</code><br /><code>module cell1(ain);</code><br /><code>&#160; &#160; input&#160; real_wire ain[2:0];</code><br /><code>&#160;&#160; &#160;assign ain[0] = &#39;{1,&#160;1.1};</code><br /><code>&#160; &#160; assign ain[1] = &#39;{2.2,&#160;2.1};</code><br /><code>endmodule</code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" id="prev" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></em></b><b><em><a href="Features_Enabled_Using_the_-adv_ms_Option.html" id="nex" title="Features_Enabled_Using_the_-adv_ms_Option">Features_Enabled_Using_the_-ad ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>