Implementacion de contador de 0 - 9999 usando un clock divider para reducir la frecuencia de cambio del contador

## Vista RTL

![image](https://user-images.githubusercontent.com/84602829/222990061-88b0507b-8eda-4ee5-b5f8-85576cb8dde7.png)

![image](https://user-images.githubusercontent.com/84602829/222990035-897252a2-a036-496d-8488-12e79eae773e.png)

![image](https://user-images.githubusercontent.com/84602829/222990057-dc72d924-ec2c-495e-929f-19baef9a00ff.png)

![image](https://user-images.githubusercontent.com/84602829/222990081-92db3b15-71f5-4b62-a151-684e91cdecb7.png)

![image](https://user-images.githubusercontent.com/84602829/222990086-c813986c-4c75-4298-89e2-68fc749e0634.png)


## Simulation

![image](https://user-images.githubusercontent.com/84602829/222990099-d595acb7-fc86-4f87-8e70-fc51cc765725.png)

## FPGA

![image](https://user-images.githubusercontent.com/84602829/222990116-19dd31ce-0918-4c7b-8dfb-f5b7bb52796b.png)

![image](https://user-images.githubusercontent.com/84602829/222990118-c89efa96-bfaa-4abf-9fc4-c2a5a7a9cc6d.png)

![image](https://user-images.githubusercontent.com/84602829/222990122-59f781d2-6f84-4faa-b946-817dfd1c6390.png)
