{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79991,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.05138e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.21661e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.32011e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.21661e-05,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 33.7824,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 86.3328,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 33,
	"finish__design__instance__area__class:multi_input_combinational_cell": 256.496,
	"finish__design__instance__count": 68,
	"finish__design__instance__area": 618.093,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.92171,
	"finish__clock__skew__setup": 0.000729597,
	"finish__clock__skew__hold": 0.000729597,
	"finish__timing__drv__max_slew_limit": 0.855619,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.910204,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000152632,
	"finish__power__switching__total": 5.12756e-05,
	"finish__power__leakage__total": 2.84997e-10,
	"finish__power__total": 0.000203908,
	"finish__design__io": 23,
	"finish__design__die__area": 5497.48,
	"finish__design__core__area": 4879.68,
	"finish__design__instance__count": 135,
	"finish__design__instance__area": 701.923,
	"finish__design__instance__count__stdcell": 135,
	"finish__design__instance__area__stdcell": 701.923,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.143846,
	"finish__design__instance__utilization__stdcell": 0.143846,
	"finish__design__rows": 25,
	"finish__design__rows:unithd": 25,
	"finish__design__sites": 3900,
	"finish__design__sites:unithd": 3900,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}