[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADUM120N1BRZ-RL7 production of ANALOG DEVICES from the text: 3.0 kV rms,  \nDual-Channel Digital Isolators  \nData Sheet ADuM120N /ADuM121N  \n \n Rev.  E Docume nt Feedback  \nInformati on furnished by Analog Devices is believed to be accurate and reliable. However, no  \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result fr om it s use. Specifications subject to change without notice. \nNo license is granted by implication or otherwise under any patent or patent rights of Analog \nDevices. Trademarks and registered trademarks are the property of their respective owners.    \n \nOne Tec hnolo gy Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2016– 2021 Analog Devices, Inc. All rights reserved.  \nTechnical Supp ort www.analog.com   FEATURES  \nHigh common -mode transient immunity: 100 kV/µs typical  \nHigh robustness to radiated and conducted noise \nLow propagation delay  \n13 ns maximum for 5 V operation  \n15 ns maximum for 1.8 V operation  \n150 Mbps m inimum data rate  \nSafety and regulatory approvals  \nUL recognition : 3000  V rms for 1 minute per UL 1577  \nCSA Component Acceptance No tice 5A  \nVDE certificate of conformity  \nDIN  VDE V 0884 -11:2017-01 \nVIOR M = 565 V peak  \nCQC certific ation per GB4943.1- 2011  \nBackward compatibility   \nADuM120N0  pin-compatible with ADuM1285  \nADuM120N1  pin-compatible with ADuM1280  and \nADuM12 00 \nADuM121N0  pin-compatible with ADuM1286  \nADuM 121N1 pin-compatible with ADuM1281  and \nADuM1201  \nLow dynamic power consumption  \n1.8 V to 5 V level translation  \nHigh t emperatur e operation: 125°C  \nFailsafe high or low options  \n8-lead, RoHS -compliant, SOIC package  \nQualified for automotive applications \nAPPLICATIONS  \nGeneral -purpose multichannel isolation  \nIndustrial field bus isolation  FUNCTIONAL BLOCK DIAGRAMS  \nENCODE DECODEENCODE DECODEVDD1\nVIA\nVIB\nGND 1VDD2\nVOA\nVOB\nGND 21\n2\n3\n48\n7\n6\n5ADuM120N\n14122-001 \nFigure 1. ADuM120N Functional Block Diagram  \nENCODE DECODEDECODE ENCODEVDD1\nVOA\nVIB\nGND 1VDD2\nVIA\nVOB\nGND 21\n2\n3\n48\n7\n6\n5ADuM121N\n14122-002 \nFigure 2. ADuM121N Functional Blo ck Diagra m \n \n  \n \n     \nGENERA L DESCRIPTION  \nThe ADuM120N /ADuM121N1 are dua l-channel digital isolators \nbased on Analog Devic es, Inc.,  iCoupler® technol ogy. Combining  \nhigh speed, complementary metal -oxide semiconductor (CMOS ) \nand monolithic air core transformer technology, these isolation \ncomponents provide outstanding performance characteristics \nsuperior to alternatives such as  optocoupler devices and other \nintegrated couplers. The maximum propagation delay is 13 ns \nwith a pulse width distortion of less than 3 ns at 5 V operation. \nChannel matching is tight at 3.0 ns maximum.  \nThe ADuM120N /ADuM121N  data channels are independent and \nare available in a variety of configurations with a withstand voltage rating of 3 kV rms (see the Or dering Guide ). The devices operate \nwith the supply voltage on either side ranging from 1.8  V to 5 V,  \nproviding compatibility with lower voltage systems as well as \nenabling voltage translation functionality across the isolation  \nbarrier.   \nUnlike other opt ocoupler alternatives, dc correctness is ensured in  \nthe absence of input logic transitions. Two different fail -safe \noptions  are available in which the outputs transition to a \npredetermined state when the input power supply is not applied or the inputs are disabled.  \nThe ADuM120N0 is pin -compatible with the ADuM1285, and \nthe ADuM120N1 is pin -compatible with the ADuM1280 and \nthe ADuM1200 . The ADuM121N0 is pin -compatible with \nADuM1286, and t he ADuM121N1 is pin -compatible with the \nADuM1281 and the ADuM1201. \n \n1 Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.  \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 2 of 20 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ...................................................................................... 1 \nFunctional Block Diagrams  ............................................................. 1 \nGeneral Description  ......................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  .................................................................................... 3 \nElectrical Characteristics —5 V Operation  ................................ 3 \nElectrical Characteristics —3.3 V Operation  ............................ 5 \nElectrical Characteristics —2.5 V Operation  ............................ 7 \nElectrical Characteristics —1.8 V Operation  ............................ 9 \nInsu lation and Safety Related Specifications  .......................... 10 \nPackage Characteristics  ............................................................. 10 \nRegulatory Information  ............................................................. 11 \nDIN VDE V 0884- 11:2017- 01 Insulation Characteristics  .... 12 \nRecommended Operating Conditions  .................................... 12 Absolute Maxi mum Ratings  ......................................................... 13 \nESD Caution  ............................................................................... 13 \nPin Configurations and Function Descriptions  ......................... 14 \nTypical Performance Characteristics  .......................................... 15 \nApplications Information  ............................................................. 16 \nOverview  ...................................................................................... 16 \nPCB Layout  ................................................................................. 16 \nPropagation De lay Related Parameters  ................................... 17 \nJitter Measurement  .................................................................... 17 \nInsulation Lifetime  ..................................................................... 17 \nOutline Dimensions  ....................................................................... 19 \nOrdering Guide  .......................................................................... 19 \nAutomotive Products  ................................................................ 20 \n \n \nREVISION HISTORY  \n11/2021— Rev. D to Rev. E  \nChanged to DIN V VDE V 0884 -10 to  \nDIN VDE V 0884- 11 ..................................................... Throughout  \nChange s to Features   ........................................................................ 1 \nChange s to Table 1 1 ....................................................................... 11 \nChanged DIN V VDE V 0884 -10 (V DE V 0884- 10) Insulation \nCharacteristics  Section  to DIN VDE V 0884- 11:2017- 01 \nInsulation Characteristics S ection  ................................................ 12 \nChange s to Table 1 2 ....................................................................... 12 \nChange s to Table 1 5 ....................................................................... 13 \nChange s to Table 1 7 and Table 1 8 ............................................... 14 \n \n7/2019— Rev. C to Rev. D  \nChange s to CQC Parameter, Table 1 1 ......................................... 11 \n 9/2017— Rev. B to Rev. C  \nChanges to Ordering Guide  .......................................................... 19 \n 9/2016— Rev. A to Rev . B \nChange to General Description Section  ......................................... 1 \nChanges to Table 11  ....................................................................... 11 \n 4/2016— Rev. 0 to Rev. A  \nChanges to Features Section  ............................................................ 1 \nChanges to Jitter Measurement Section  ...................................... 17 \nChanges to Or dering Guide  .......................................................... 19 \nAdded Automotive Products Section  .......................................... 19 \n 1/2016— Revision 0: Initia l Version  \n \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 3 of 20 SPECIFICATIONS  \nELECTRICAL CHARACTERISTICS —5 V OPERATION  \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 5 V. M inimum/maximum specifications  apply over th e entire recommended \noperation range of 4.5 V ≤ V DD1 ≤ 5.5 V, 4.5 V ≤ V DD2 ≤ 5.5 V, and − 40°C  ≤ TA ≤ +125°C , unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are spe cified with 50% duty cycle signals.  \nTabl e 1.  \nParamet er Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within pulse width distortion (PWD) limit  \nData Rate   150   Mbps  With in PWD limit  \nPropagation Delay  tPHL, tPLH 4.8 7.2 13 ns 50% input t o 50% out put \nPulse Width Distortion  PWD  0.5 3 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   6.0 ns Between any two units at the same  \ntemperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.5 3.0 ns  \nOpposing Direction  tPSKOD   0.5 3.0 ns  \nJitter   380  ps p -p See the Jitter Measurement  section  \n   55  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS       \nInput Threshold  Voltage        \nLogic High   VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx1 = −20 µA, V Ix = V IxH2 \n  VDDx − 0.4  VDDx − 0.2   V IOx1 = −4 mA, V Ix = V IxH2 \nLogic Low  VOL  0.0 0.1 V IOx1 = 20 µA, V Ix = V IxL3  \n   0.2 0.4 V IOx1 = 4 mA, V Ix = V IxL3 \nInput Current per Channel  II −10 +0.01 +10  µA 0 V ≤ V Ix ≤ VDDx \nQuiescent Supply Current        \nADuM120N  IDD1 (Q)   0.9 1.3 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.3 1.8 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   6.4 10.0 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   1.4 1.9 mA VI4 = 1 (N0), 0 (N1)5 \nADuM121N  IDD1 (Q)   1.1 1.6 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.1 1.5 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   4.0 5.8 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   4.9 6.4 mA VI4 = 1 (N0), 0 (N1)5 \nDynamic Supply Current        \nDynamic Input  IDDI (D)   0.01  mA/Mbps  Inputs switching, 50% duty cycle  \nDynamic Output  IDDO (D)   0.02  mA/Mbps  Inputs switching, 50% duty cycle  \nUndervoltage Lockout  UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \n       \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 4 of 20 Paramet er Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nAC SPECIFICATIONS       \nOutput Rise/Fall Time tR/tF  2.5  ns 10% to 90%  \nCommon- Mode Transient  \nImmunity6 |CM H| 75 100  kV/µs  VIx = V DDx, V CM = 1000 V, transient \nmagnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V, transient \nmagnitude = 800 V  \n \n1 IOx is the Cha nnel x output current, where x = A or B . \n2 VIxH is the input side logic high voltage . \n3 VIxL is the input s ide logic low  voltage . \n4 VI is the input voltage.  \n5 N0 is  the ADuM120N0 /ADuM121N0 models, and N 1 is the ADuM120N1/ ADuM121N1 model s. See the Ordering Guide . \n6 |CM H| is the maximum common -mode vol tage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximu m common -\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates apply to both rising and fa lling  common -mode \nvoltage edges.  \n \nTable 2. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT              \nADuM120N             \nSupply Current Side 1 IDD1  3.7 6.8  4.2 7.2  6.2 9.3 mA \nSupply Current Side 2 IDD2  1.4 2.0  2.5 3.2  6.0 8.1 mA \nADuM121N             \nSupply Current Side 1 IDD1  2.6 4.5  3.2 5.4  5.4 8.2 mA \nSupply Current Side 2 IDD2  3.0 4.9  3.7 5.9  5.8 8.6 mA \n \n  \n \n \n    \n \n \n     \n \n \n  \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 5 of 20 ELECTRICAL CHARACTERISTICS —3.3 V OPERATION  \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 3.3 V. Minimum/maximum specifications  apply over the entire recomm ended \noperation range: 3.0 V ≤ V DD1 ≤ 3.6 V, 3.0 V ≤ V DD2 ≤ 3.6 V, and − 40°C  ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% d uty cycle signals.  \nTable 3.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate   150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 4.8 6.8 14 ns 50% input to 50% output  \nPulse Width Distortion  PWD  0.7 3 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   7.0 ns Between any two units at the same \ntemperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter   290  ps p -p See the Jitter Measurement  section  \n   45  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS       \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx1 = −20 µA, V Ix = V IxH2 \n  VDDx − 0.4  VDDx − 0.2  V IOx1 = −2 mA, V Ix = V IxH2 \nLogic Low  VOL  0.0 0.1 V IOx1 = 20 µA, V Ix = V IxL3  \n   0.2 0.4 V IOx1 = 2 mA, V Ix = V IxL3 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ V Ix ≤ VDDx \nQuiescent Supply Current        \nADuM120N  IDD1 (Q)   0.8 1.3 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.2 1.8 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   6.3 9.7 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   1.3 1.8 mA VI4 = 1 (N0), 0 (N1)5 \nADuM121N  IDD1  (Q)  1.0 1.6 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.0 1.5 mA VI4 = 01 (N0), 1 (N1)5 \n IDD1 (Q)   3.9 5.8 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   4.8 6.4 mA VI4 = 1 (N0), 0 (N1)5 \nDynamic Supply Current        \nDynamic Input  IDDI (D)   0.01  mA/Mbps  Inputs switching, 50% duty cycle  \nDynamic Output  IDDO (D)   0.01  mA/Mbps  Inputs switching, 50% duty cycle  \nUndervoltage Lockout  UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \n       \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 6 of 20 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nAC SPECIFICATIONS       \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon-Mode Transient  \nImmunity6 |CM H| 75 100  kV/µs  VIx = V DDx, V CM = 1000 V, transient \nmagnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V, transient \nmagnitude = 800 V  \n \n1 IOx is the Channel x outp ut current , where x = A  or B. \n2 VIxH is the input s ide logic high  voltage . \n3 VIxL is the input side logic low  voltage . \n4 VI is the input voltage.  \n5 N0 is the ADuM120N0 /ADuM121N0 models, and N 1 is the ADuM120N1/ ADuM121N1 models . See the Ordering G uide . \n6 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining V O > 0.8 V DDx. |CM L| is the maximum common -mode vo ltage slew rate \nthat c an be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates ap ply to both rising and falling common- mode voltage edges.  \n \nTable 4. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM120N             \nSupply Current Side 1 IDD1  3.6 6.2  4.0 6.7  5.6 9.1 mA \nSupply Current Side 2 IDD2  1.3 1.9  2.3 3.1  5.2 6.8 mA \nADuM121N             \nSupply Current  Side 1  IDD1  2.5 4.6  3.0 5.5  5.0 8.1 mA \nSupply Current Side 2 IDD2  2.9 4.8  3.5 5.8  5.4 8.3 mA \n \n \n   \n \n \n \n \n \n    \n \n \n \n \n  \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 7 of 20 ELECTRICAL CHARACTERISTICS —2.5 V OPERATION  \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 2.5 V. Minimum/maximum specifica tions  apply over the entire recommended \noperation range: 2.25  V ≤ V DD1 ≤ 2.75 V, 2.25 V ≤ V DD2 ≤ 2.75 V, − 40°C  ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply  currents are specified with 50% duty cycle signals.  \nTable 5.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate   150   Mbps  Within PWD l imit  \nPropagation Delay  tPHL, tPLH 5.0 7.0 14 ns 50% input to 50% output  \nPulse Width Distortion  PWD  0.7 3 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   7.0 ns Between any two units at the same \ntemperature, voltage, load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter    320  ps p -p See the Jitter Measurement  section  \n   65  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS       \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx1 = −20 µA, V Ix = V IxH2 \n  VDDx − 0.4  VDDx − 0.2   V IOx1 = −2 mA, V Ix = V IxH2 \nLogic Low  VOL  0.0 0.1 V IOx1 = 20 µA, V Ix = V IxL3  \n   0.2 0.4 V IOx1 = 2 mA, V Ix = V IxL3 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ V Ix ≤ VDDx \nQuiescent Supply Current        \nADuM120N  IDD1 (Q)   0.8 1.2 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.2 1.8 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   6.2 9.5 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   1.3 1.8 mA VI4 = 1 (N0), 0 (N1)5 \nADuM121N  IDD1  (Q)  1.0 1.5 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.0 1.4 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   3.9 5.8 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   4.8 6.4 mA VI4 = 1 (N0), 0 (N1)5 \nDynamic Supply Current        \nDynamic Input  IDDI (D)   0.01  mA/Mbps  Inpu ts switching, 50% duty cycle \nDynamic Output  IDDO (D)   0.01  mA/Mbps  Inputs switching, 50% duty cycle  \nUndervoltage Lockout        \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \n       \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 8 of 20 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nAC SPECIFICATIONS       \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon- Mode Transient  \nImmunity6 |CM H| 75 100  kV/µs  VIx = V DDx, V CM = 1000 V, transient \nmagnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V, transient \nmagnitude = 800  V \n \n1 IOx is the Channe l x o utput current , where x = A or B . \n2 VIxH is the input side logic high voltage . \n3 VIxL is the  input side logic low  voltage . \n4 VI is the input voltage.  \n5 N0 is the ADuM120N0 /ADuM121N0 models, and N 1 is the ADuM120N1/ ADuM121N1 models . See the Ordering Guide . \n6 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining V O > 0.8 V DDx. |CM L| is the maximum common -mode voltage slew rate \nthat can be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates apply to both  rising and falling common -mode voltage edges.  \n \nTable 6. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM120N             \nSupply Current Side 1 IDD1  3.5 6.2  3.9 6.6  5.4 9.0 mA \nSupply Current Side 2 IDD2  1.3 1.9  2.0 2.8  4.2 5.8 mA \nADuM121N             \nSupply Current Side  1 IDD1  2.4 4.7  2.9 5.5  4.5 8.0 mA \nSupply Current Side 2 IDD2  2.9 4.9  3.3 5.7  4.9 7.7 mA \n \n \n   \n \n \n \n \n \n    \n \n \n \n \n   \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 9 of 20 ELECTRICAL CHARACTERISTICS —1.8 V OPERATION  \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 1.8 V. Minimum/maximum specification s apply over the entire recommended \noperation range: 1.7 V ≤ V DD1 ≤ 1.9 V, 1.7 V ≤ V DD2 ≤ 1.9 V, and − 40°C  ≤ TA ≤ +125°C , unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply cur rents are specified with 50% duty cycle signals.  \nTable 7.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate   150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 5.8 8.7 15 ns 50% input to 50% output  \nPulse Width Distortion  PWD  0.7 3 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   7.0 ns Between any two units at the same \ntemperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter   630  ps p -p See the Jitter Measurement  section  \n   190  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS       \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx1 = −20 µA, V Ix = V IxH2 \n  VDDx − 0.4  VDDx − 0.2   V IOx1 = −2 mA, V Ix = V IxH2 \nLogic Low  VOL  0.0 0.1 V IOx1 = 20 µA, V Ix = V IxL3  \n   0.2 0.4 V IOx1 = 2 mA, V Ix = V IxL3 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ V Ix ≤ VDDx \nQuiescent Supply Current        \nADuM120N  IDD1 (Q)   0.7 1.2 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.2 1.8 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   6.2 9.6 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   1.3 1.8 mA VI4 = 1 (N0), 0 (N1)5 \nADuM121N  IDD1  (Q)  1.0 1.5 mA VI4 = 0 (N0), 1 (N1)5 \n IDD2 (Q)   1.0 1.4 mA VI4 = 0 (N0), 1 (N1)5 \n IDD1 (Q)   3.8 5.8 mA VI4 = 1 (N0), 0 (N1)5 \n IDD2 (Q)   4.7 6.4 mA VI4 = 1 (N0), 0 (N1)5 \nDynamic Supply Current        \nDynamic Input  IDDI (D)   0.01  mA/Mbps  Inpu ts switching, 50% duty cycle \nDynamic Output  IDDO (D)   0.01  mA/Mbps  Inputs switching, 50% duty cycle  \nUndervoltage Lockout  UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \n       \n       \n       \n       \n       \n       \n       \n       \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 10 of 20 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nAC SPECIFICATIONS       \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon-Mode Transient Immunity6 |CM H| 75 100  kV/µs  VIx = V DDx, V CM = 1000 V, transient \nmagnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V, transient \nmagnitude = 800 V  \n \n1 IOx is the Channel x o utput current , where x = A  or B. \n2 VIxH is the input side logic high voltage . \n3 VIxL is the input side logic low  voltage . \n4 VI is the input voltage.  \n5 N0 is the ADuM120N0 /ADuM121N0 models, N 1 is the ADuM120N1/ ADuM121N1 models . See the Ordering Guide . \n6 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining V O > 0.8 V DDx. |CM L| is the maximum common -mode voltage slew r ate \nthat can be sustained while maintaining V O > 0.8 V. The common -mode voltage slew  rates apply to both rising and falling common -mode voltage edges.  \n \nTable 8. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM120N             \nSupply Current Side 1 IDD1  3.4 6.0  3.8 6.4  5.2 8.4 mA \nSupply Current Side 2 IDD2  1.2 1.8  1.9 2.8  4.0 5.8 mA \nADuM121N             \nSupply Current Side 1 IDD1  2.4 4.7  2.8 5.5  4.4 7.8 mA \nSupply Current Side 2 IDD2  2.8 4.8  3.2 5.6  4.8 7.9 mA \n \nINSULATION AND SAFETY RELATED SPECIFICATIONS  \nFor additional information, see www.analog.com/icouplersafety . \nTable 9.  \nParameter  Symbol  Value  Unit  Test Conditions/Comments \nRated Dielectric Insulation Voltage  3000 V rms  1-minute duration  \nMinimum External  Air Gap (Clearance)  L (I01)  4.0 mm min  Measured from input terminals to output terminals, \nshortest distance through air  \nMinimum External Tracking (Creepage)  L (I02)  4.0 mm min  Measured from input terminals to output terminals, shortest distance path along body  \nMinimum Clearance in the Plane of the Printed \nCircuit Board (PCB Clearance)  L (PCB)  4.5 mm min  Measured from input terminals to output terminals, \nshortest distance through air, line of sight, in the PCB \nmounting plane  \nMinimum Internal Gap (Internal Clearance)   25.5 µm min  Insulation distance through insulation  \nTracking Resistance (Comparative Tracking Index)  CTI >400 V DIN IEC 112/VDE 0303 Part 1  \nMaterial Group   II  Material Group (DIN VDE 0110, 1/89, Table 1)  \n \nPACKAGE CHARACTERISTICS  \nTable 10.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nResistance (Input to Output)1 RI-O  1013  Ω  \nCapacitance (Input to Output)1  CI-O  2  pF f = 1 MHz  \nInput Capacitance2 CI  4.0  pF  \nIC Junction to Ambient Thermal Resistance  θJA  80  °C/W  Thermocouple located at center of package underside  \n \n1 The device is considered a 2 -terminal device: Pin 1 through Pin 4 are shorte d tog ether, and Pin 5 throu gh Pin 8 are shorted together.  \n2 Input capacitance is from any input data pin to gr ound.  \n \n  \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 11 of 20 REGULATORY INFORMATION  \nSee Table 15 and the Insulation Lifetime  section for details regarding recommended maximum working voltages for specific cross -\nisolation waveforms and insulation levels.  \nTable 11.  \nRegulatory Body  Insulation \nParameter  Insulation Specifications  Recognition/Approval Program  File  \nUL  Sing le protection  3000 V rms isolation voltage  Recognized under UL 1577 \nComponent Recognition Program1 File E214100  \nCSA    Approved under CSA Component \nAcceptance Notice  File 205078  \nIEC 62368- 1:2014 Ed ition  2 \nand CSA 62368 -1-14 Basic insulation  400 V rms  \n Reinforced  \ninsulation  200 V rms  \nIEC 60601- 1 Ed ition  3 + A1 Basic insulation  \n(1 MOPP)  250 V rms  \nCSA 61010- 1-12 and \nIEC 61010- 1 Third  Edition  Basic insulation  300 V rms mains, 400 V  rms  \n Reinforced  \ninsulation  300 V r ms mains, 200 V \nsecondary  \nVDE  Reinforc ed \ninsulation  565 V peak, V IOSM = 6250 V peak  DIN VDE V 0884 -11:2017 -012 File 2471900- 4880-\n0003  \nCQC    Certified un der  \nCQC11 -471543- 2015  File \nCQC 18001192422 GB4943.1 -2011  Basic insulation  400 V rms (565 V peak) working \nvoltage  \n \n1 In accordance with UL 1577, e ach ADuM12 0N/ADuM121N  is proof tested by applying  an insulation test voltage ≥ 36 00 V rms for 1 sec . \n2 In accordance with DIN VDE V 0884- 11, each ADuM12 0N/ADuM121N  is proof tested by applying a n insulation test voltage ≥ 1059  V peak  for 1 sec (partial discharge \ndetection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884- 11 approval.  \n \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 12 of 20 DIN VDE  V 0884-1 1:2017 -01 INSULATION CHARACTERISTICS  \nThese isolators are sui table for reinforced electri cal isolation only wit hin the safety limit data. Protective circuits ensure the maintenance \nof the safety data. The * marking on packages denotes DIN  VDE  V 0884 -11 approval.  \nTable 12.  \nDescription  Test Conditions/Comments Symbol  Characteristic  Unit  \nInstallation Classification per DIN VDE 0110      \nFor Rated Mains Voltage ≤ 150 V rms    I to IV   \nFor Rated Mains Voltage ≤ 300 V rms    I to III   \nFor Rated Mains Voltage ≤ 400 V rms    I to III   \nClimatic Cla ssification    40/105/21   \nPollution Degree per DIN  VDE 0110, Table 1   2  \nMaximum Working Insulation Voltage   VIORM 565 V peak  \nInput to Output Test Voltage, Method B1  VIORM × 1.875 = V pd (m) , 100% production test,  \ntini = t m = 1 sec, partial discharge <  5 pC Vpd (m)  1059 V peak  \nInput to Output Test Vo ltage, Method A      \nAfter Environmental Tests Subgroup 1  VIORM × 1.5 =  Vpd (m) , tini = 60 sec, t m = 10 sec,  \npartial discharge < 5 pC  Vpd (m)  848 V peak  \nAfter Input and/or Safety Test Subgroup 2  \nand Subgroup 3  VIORM × 1.2 = V pd (m ), tini = 60 sec, t m = 10 sec,  \npartial discharge < 5 pC   678 V peak  \nHighest Allowable Overvo ltage   VIOTM 4200 V peak  \nSurge Isolation Voltage Reinf orced  V peak = 10 kV, 1.2 µs rise time, 50 µs,  \n50% fall time  VIOSM 6250 V peak  \nSafety Limiting Values  Maximum value allowed in the event of a \nfailure (see Figure 3)    \nMax imum Junction Temperature  TS 150 °C \nTotal Power Dissip ation at 25°C   PS 1.56 W \nInsulation Resistance at T S  VIO = 500 V  RS >109 Ω \n \n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n0 50 100 150 200SAFETY LIMITING POWER (W)\nAMBIENT TEMPERATURE (°C)\n14122-003 \nFigure 3. Thermal Derating Curve, Dependence of Safety Limiting Values \nwith Ambient Temperature per DIN VDE V 0884 -11  RECOMMENDED OPERATING CONDIT IONS  \nTable 13.  \nParameter  Symbol  Rating  \nOperating Te mperature  TA −40°C to +125°C \nSupply Voltages  VDD1, V DD2 1.7 V to 5.5 V  \nInput Signal Rise and Fall Times   1.0 ms  \n \n   \n \n \n  \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 13 of 20 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C, unless otherwise noted.  \nTable 14.  \nParameter  Rating  \nSupply Voltages ( VDD1, V DD2)  −0.5 V to +7.0 V  \nInput Voltages (V IA, V IB)1 −0.5 V to V DDI + 0.5 V  \nOutput Voltages (V OA, VOB)2 −0.5 V to V DDO + 0.5 V  \nAverage Output C urrent per Pin3  \nSide 1 Out put Current (I O1)  −10 mA to +10 mA  \nSide 2 Output Current (I O2)  −10 mA to + 10 mA  \nCommon-Mode Transients4 −150 kV/ µs to +150 kV/µs \nStorage Temperature (T ST) Range  −65°C to +150°C \nAmbient Operating Temperature  \n(TA) Range  −40°C to +125°C \n1 VDDI is the i nput side supply volta ge. \n2 VDDO is the output side supply voltage.  \n3 See Figure 3 for the maximum rated current values for various temperatures.  \n4 Common -mode transients  refer to the common -mode transi ents across the \ninsulation b arrier. Common -mode tr ansients exceeding the absolute \nmaximum ratings can  cause latch -up or permanent damage.  Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; function al operation of the pr oduct at these \nor any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for \nextended periods may affec t product reliability.  \nESD C AUTION  \n \n \n \n  \nTable 15. Maximum Continuous Working Voltage\n1 \nParameter  Rating  Constraint2 \nAC VOLTAGE   Lifetime limited by package creepage maximum approved working voltage per IEC 60664-1  \nBipolar Wavef orm    \nBasic Insulation  789 V peak   \nReinforced I nsulation  403 V p eak  \nUnipolar Waveform    \nBasic Insulation  909 V peak   \nReinforced Insulation  469 V peak   \nDC VOLTAGE   Lifetime limited by package creepage maximum approved working voltage per IEC 60664-1  \nBasic Insulation  558 V pea k  \nReinforced Insulat ion 285 V peak   \n \n1 Maximum continuous working voltage  refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime  section for more details.  \n2 Insulation lifetime fo r the specified test condition is greater than 50 years . \n \nTruth Tables  \nTable 16. ADuM120N/ ADu M121N Truth Table (Positive Logic)  \nVIx Input1 VDDI State1 VDDO State1 Default Low (N0),  \nVOx Output1, 2 Default High (N1),  \nVOx Output1, 2 Test Conditions/Comments  \nLow Powered  Powered  Low Low Normal operation  \nHigh  Powered  Powered  High High Normal operation  \nDon’t Care3 Unpowered  Powered  Low High Fail-safe output  \nDon’t Care3 Powered  Unpowered  Indeterminate Indeterminate  \n \n1 VIx and V Ox refer to the input and output signa ls of a given channel (A or B ). V DDI and V DDO refer to the supply voltages on the input and output sides of the given \nchannel, respectively.  \n2 N0 is the ADuM120N0 /ADuM121N0 models, N 1 is the ADuM120N1/ ADuM121N1 model s. See the Ordering Guide . \n3 Input pins (V Ix) on the same side as an unpowered supply must be in a low state to avoid powering the device through the ESD protection circ uitry. \n \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 14 of 20 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  \n1 8\n2 7\n3 6\n4 5TOP VIEW\n(Not to Scale)ADuM120NVDD1\nVIA\nVIB\nGND 1VDD2\nVOA\nVOB\nGND 2\n14122-004 \nFigure 4. ADuM120N Pin Configuration  \nReference the AN -1109 Application Note  for specific layout guide lines.  \nTable 17. ADuM120N  Pin Function Descriptions  \nPin No.  Mnemonic  Description  \n1 VDD1  Supply Voltage for Isolator Side 1.  This pin requires a 0.01  µF to 0.1 μF decoupling capacitor.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 GND 1 Ground 1. T his pin is the g round reference for Isolator Side 1.  \n5 GND 2 Ground 2. This pin is the  ground reference for Isolator Side 2.  \n6 VOB Logic Output B.  \n7 VOA Logic Out put A.  \n8 VDD2 Supply Voltage for Isolator Side 2.  This pin requires a 0.01  µF to 0.1 μF decoupling capacitor.  \n \n1 8\n2 7\n3 6\n4 5TOP VIEW\n(Not to Scale)ADuM121NVDD1\nVOA\nVIB\nGND 1VDD2\nVIA\nVOB\nGND 2\n14122-005 \nFigure 5. ADuM121N Pin Configuration  \nReferenc e the AN -1109 Application Note  for specific layout guid elines.  \nTable 18. ADuM121N  Pin Functio n Descriptions  \nPin No.  Mnemonic  Description  \n1 VDD1  Supply Voltage for Isolator Side 1 . This pin requires a 0.01  µF to 0.1 μF decoupling capacitor.  \n2 VOA Logic Output A.  \n3 VIB Logi c Input B.  \n4 GND 1 Ground 1 . This pin is the  ground reference for Isolator Side 1.  \n5 GND 2 Ground 2. This pin is the  ground reference for Isolator Side 2.  \n6 VOB Logic Output B.  \n7 VIA Logic Input A.  \n8 VDD2 Supply Voltage for Isolator Side 2 . This pin requires a 0.01  µF to 0.1 μF decoupling capacitor.  \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 15 of 20 TYPICAL PERFORMANCE CHARACTERISTICS  \n10\n0123456789\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)\n14122-1065V\n3.3V\n2.5V\n1.8V\n \nFigure 6. ADuM120N IDD1 Supply Current vs. Data Rate at Various Voltages  \n \n10\n0123456789\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)\n14122-1095V\n3.3V\n2.5V\n1.8V\n \nFigure 7. ADuM120N IDD2 Supply Current vs. Data Rate at Various Voltages  \n \n14\n024681012\n–40 –20 0 20 40 60 80 100 120 140PROPAGATION DELAY, tPLH (ns)\nTEMPERATURE (°C)\n14122-1085V\n3.3V\n2.5V\n1.8V\n \nFigure 8. Propagation Delay for Logic High Output (tPLH) vs. Temperature at \nVarious Voltages  10\n0123456789\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)\n14122-1075V\n3.3V\n2.5V\n1.8V\n \nFigure 9. ADuM121N IDD1 Supply Current vs. Data Ra te at Various Voltages  \n \n10\n0123456789\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)\n14122-1105V\n3.3V\n2.5V\n1.8V\n \nFigure 10. ADuM121N  IDD2 Sup ply Current vs. Data R ate at Various Voltages  \n \n14\n024681012\n–40 –20 0 20 40 60 80 100 120 140PROPAGATION DELAY, tPHL (ns)\nTEMPERATURE (°C)\n14122-1115V\n3.3V\n2.5V\n1.8V\n \nFigure 11. Propagation Delay for Logic Low Output (tPHL) vs. Temperature at \nVarious Voltages  \n \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 16 of 20 APPLICATIONS  INFORMATION  \nOVERVIEW  \nThe ADuM120N /ADuM121N  use a high frequency carrier to \ntransmit data across an  isolation barrier using i Coupler chip \nscale transformer coi ls separated by layers of po lyimide \nisolation. With an on /off keying (OOK) technique and the \ndifferential architecture shown in Figure 13 and Figure 14, the \nADuM120N /ADuM121N  have very low propagation delay and \nhigh speed. Internal regulators and input/output design techniques  \nallow logi c and supply voltages over a  wide range from 1.7 V to \n5.5 V, offering voltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V \nlogic. The architecture is designed for high common -mode \ntransient immunity and high immunity to electrical noise and magnetic interfe rence. Radiated emissions ar e minimized with a \nspread spectrum OOK carrier and other techniques.  \nFigure 13 show s the operation block diagram  of a single channel  \nfor the ADuM 120N0/ ADuM121N0 models , which have  the \ncondition of the fail -safe output state equal to low, where the \ncarrier waveform is off when  the input state is low. I f the input \nside is off or n ot operating, the fail -safe output state of low \n(noted by the 0 in the model  number) sets the output to l ow. \nFor the  ADuM120N1/ ADuM121N1, which have  a fail -safe output \nstate of high, Figure 14 shows the conditions where the carrier \nwaveform is off when the input state is high. When the input \nside is o ff or not operating, the fai l-safe output state of  high \n(noted by the 1 in the model  number) sets the output to high. \nSee the Ordering Guide  for the model numbers that have the \nfail-safe output state of low or the fail -safe output state of hi gh. PCB LAYOUT \nThe ADuM120N /ADuM121N  digital isolators require no external  \ninterface ci rcuitry for the logic interf aces. Power supply bypassing  \nis strongly recommended at the input and output supply pins \n(see Figure 12). Bypass capacitors are most conveniently connected  \nbetween Pin 1 and Pin 4  for V DD1 and between Pin 5 and Pin 8 \nfor V DD2. The recommended bypass capacitor value is between \n0.01 µF and 0.1  µF. The total lead length between both ends of \nthe capacitor and the input power supply pin must not exceed 10 mm.  \nVDD1\nVIA/VOA\nVIBVDD2\nVOA/VIA\nVOB\nGND 1 GND 2\n14122-010 \nFigure 12. Recommended Printed Cir cuit Board Layout  \nIn applications involving high common -mode transients, ensure  \nthat board coupling acro ss the isolation barrier is minimized. \nFurthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component \nside. Failur e to ensure this can cause voltage differentials between  \npins exceeding the Absolute Maximum Ratings  of the device, \nthereby leading to latch -up or permanent damage.  \nSee the AN -1109 Application Note  for board layout guidelines.  \n \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n14122-0 11\n \nFigure 13. Operational Block Diagram of a Single Channel with a Low Fail- Safe Output State  \n \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n14122-012 \nFigure 14. Operational Bloc k Diagram of a Single Channel with a High Fail- Safe Output State  \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 17 of 20 PROPAGATION DE LAY RELATED PARAMETERS  \nPropagation delay is a parameter that describes the time it takes \na logic signal to propagate throug h a component. The propagati on \ndelay to a Logic 0 output can differ from the propagation delay \nto a Logic 1 output.  \nINPUT (V Ix)\nOUTPUT (V Ox)tPLH tPHL\n50%50%\n14122-013 \nFigure 15. Propagation Delay Parameters  \nPulse width distortion is the maximum difference between these two propag ation delay values and is an  indication of how \naccurately the timing of the input signal is preserved.  \nChannel matching is the maximu m amount the propagation  delay \ndiffers between channels within a single ADuM120N /ADuM121N  \ncomponent.  \nPropagation del ay skew is  the maximum amount the propagation  \ndelay differs between multiple ADuM1 20N /ADuM121N  \ncomponents operating under the same conditions  \nJITTER MEASUREMENT  \nFigure 16 shows the eye diagram for the ADuM120N /ADuM121N . \nThe measurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with ps eudorandom bit sequence s \n(PRBS) 2(n − 1), n = 14, for 5 V supplies. Jitter was measured \nwith the Tektronix Model 5104B oscilloscope, 1  GHz, 10 GS/s  \nwith the DPOJET jitter and eye diagram analysis tools.  The result \nshows a typical measurement on the ADuM120N /ADuM121N  \nwith 380 ps p -p jitter.  \n10 501234VOLTAGE (V)5\n0\nTIME (ns)–5 –10\n14122-014 \nFigure 16. ADuM120N /ADuM121N  Eye Diagram \n \n \n \n   INSULATION LIFETIME  \nAll insulation structures eventually break down when subjected \nto voltage stress over a sufficiently long period. The rate of  \ninsu lation degradation is dependent on the characteristics of \nthe voltage waveform applied across the insulation as well as on \nthe materials and material interfaces.  \nThe two types of  insulation degradation of primary interest are \nbreakdown along surfaces expos ed to the air and insu lation we ar \nout. Surface breakdown is the phenomenon of surface tracking \nand the pr imary determinant of surface creepage requirements \nin system level standards. Insulation wear out is the  phenomenon \nwhere charge injection or disp lacem ent currents inside th e \ninsulation material cause long -term insulation degradation.  \nSurface Tracking  \nSurface tracking is addressed in electrical safety standards by \nsetting a minimum surface creepage based on the working voltage , \nthe environmental co nditi ons, and the propertie s of the insulation  \nmaterial. Safety agencies perform characterization testing on  the \nsurface insulation of components that allows the components  to be \ncategorized in different material groups. Lower material group \nratings are mo re re sistant to surface tra cking and, therefore, can \nprovide adequate lifetime with smaller creepage. The mini mum \ncreepage for a given working voltage and material group is in each \nsystem level standard and is based on the total rms voltage \nacross the isol ation , pollution degree, an d material group. The  \nmaterial group and creepage for the ADuM120N /ADuM121N  \nisolators are  presented in Table 9. \nInsulation Wear Out  \nThe lifetime of insulation caused by wear  out is determined by \nthe thickness, material properties, and the voltage stress applied. \nIt is important to verify that the product lifetime is a dequa te at \nthe application working voltage. The working voltage supported \nby an isolator for wear out can not b e the same as the working \nvoltage supported for tracking. It is the working voltage applicabl e \nto tracking that is specified in most standards.  \nTesting  and modeling show that  the primary driver of long -term \ndegradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be  \nbroken down into broad categories, such as dc  stress, which \ncauses very little wear out becaus e there is no  displacement \ncurrent, and an ac component time varying voltage stress , \nwhich causes wear out.  \n \n \n \n   \n \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 18 of 20 The ratings in certification documents are usually based on 60  Hz \nsinusoidal stress because this the reflects iso latio n from  line \nvoltage. H owever, many practical applications have combinations  \nof 60 Hz ac and dc across the  barrier as shown in  Equation 1. \nBecause only the ac portion of the stress causes wear out, the \nequation can be rearranged to solve for the ac  rms voltage, as is \nshown in Eq uation 2. For insulation wear out with the polyimid e \nmaterials used in these produc ts, the ac rms voltage determines \nthe product lifetime.  \n2 2\nDC RMSAC RMS V V V + =  (1) \nor \n2 2\nDC RMS RMSAC V V V −=  (2) \nwhere:  \nVRMS is the total rms wor king voltage.  \nVAC RMS  is the time varying portion of the working voltage.  \nVDC is the dc offset of the working voltage.  \nCalculation and Use of Parameters Example  \nThe following example frequently arises in power conversion applications. Assume that the line volta ge on one side of the \nisolation is 240 V\nAC RMS  and a 400 V DC bus voltage is present on \nthe other side of the isolation barrier. The isolator material is \npolyimide. To establish the critical voltages in determining the \ncreepage, clearance , and lifetime  of a device, see Figure 17 and \nthe following equations.  ISOLATION VOLTAGE\nTIMEVAC RMS\nVRMS VDC VPEAK\n14122-015 \nFigure 17. Critical Voltage Example  The working voltage across the barrier from Equation 1 is  \n2 2\nDC RMSAC RMS V V V + =  \n2 2400 240+=RMSV  \nVRMS = 466 V  \nThis is the working voltage used together with the material group  \nand pollution degre e when looking up the creepage required by \na system standard. \nTo determine if the lifetime is adequate, obtain the time varying \nportion of the wor king voltage. To obtain the ac rms voltage, \nuse Equation 2.  \n2 2\nDC RMS RMSAC V V V −=  \n2 2400 466 −=RMSACV  \nVAC RMS = 240 V rms  \nIn this case, the ac rms voltage is simply the line voltage of \n240 V rms. This calculation is more relevant when the waveform  is \nnot s inusoidal. The value i s compared to the limits for working \nvoltage in Table 15 for the expected lifetime, less than a 60  Hz \nsine wave, and it is well within the limit for a 50 -year service life.  \nNote that the dc working voltage l imit in  Table 15 is set by the \ncreepage of the package as specified in IEC 6066 4-1. This value \ncan differ for specific system level standards.  \n \n \nData Sheet ADuM120N /ADuM121N  \n \nRev. E | Page 19 of 20 OUTLINE DIMENSIONS  \nCON TRO LLINGDIMENSIONSARE INMILLIMETERS;INCHDIMEN SIONS\n(INPARENT HESES )ARE ROUNDED-OFF MILLIMETER EQUIV ALENTS FOR\nREFER ENCE ONLYAND ARE NOT APPRO PRIA TEFOR USE INDESIG N.COMPLIANT TOJEDEC STANDARDS MS-012-AA\n012407-A0.25 (0.0098)\n0.17 (0.0067)1.27 (0.05 00)\n0.40 (0.01 57)0.50 (0.01 96)\n0.25 (0.0099)45°\n8°\n0°1.75 (0.0688)\n1.35(0.0532)\nSEATING\nPLANE0.25(0.0098)\n0.10 (0.00 40)418 55.00 (0.19 68)\n4.80 (0.18 90)\n4.00 (0.15 74)\n3.80 (0.14 97)\n1.27 (0.05 00)\nBSC6.20 (0.2441)\n5.80 (0.2284)\n0.51 (0.02 01)\n0.31 (0.0122)COPLA NARIT Y\n0.10\n \nFigure 18. 8-Lead Standa rd Small Outli ne Package [SOIC_N]  \nNarrow  Body (R-8)  \nDimensions shown in millimeters and (inches)  \nORDERING GUIDE  \nModel1, 2 Temperature  \nRange No. of  \nInputs,  \nVDD1 Side  No. of  Inputs,  \nV\nDD2 Side  Withstand Voltage  \nRating (kV rms)  Fail -Safe  \nOutput  \nState  Package  \nDescr iption  Package  \nOption  \nADuM120N1BRZ  −40°C to +125°C 2 0 3 High  8-Lead SOIC_N  R-8 \nADuM120N1BRZ -RL7 −40°C to + 125°C 2 0 3 High  8-Lead SOIC_N ,  \nTape and Reel  R-8 \nADuM120N0BRZ  −40°C to +125°C 2 0 3 Low  8-Lead SOIC_N  R-8 \nADuM120N0BRZ -RL7 −40°C to +125° C 2 0 3 Low  8-Lead SOIC_N ,  \nTape and Reel  R-8 \nADuM120N1WBRZ  −40°C to +125°C 2 0 3 High  8-Lead SOIC_N  R-8 \nADu M120N1WBRZ- RL7 −40°C to +125°C 2 0 3 High  8-Lead SOIC_N,  \nTape and Reel  R-8 \nADuM120N0WBRZ  −40°C to +125°C 2 0 3 Low  8-Lead SOIC_N  R-8 \nADuM120N0W BRZ-RL7 −40°C to +125°C 2 0 3 Low  8-Lead SOIC_N,  \nTape and Reel  R-8 \nADuM121N1BRZ  −40°C to +125°C 1 1 3 High  8-Lead SOIC_N  R-8 \nADuM121N1BRZ -RL7 −40°C to +125°C 1 1 3 High  8-Lead SOIC_N,  \nTape and Reel  R-8 \nADuM121N0BRZ  −40°C to +125°C 1 1 3 Low  8-Lead SOI C_N  R-8 \nADuM121N0BRZ -RL7 −40°C to +125°C 1 1 3 Low  8-Lead SOIC_N,  \nTape and Reel  R-8 \nADuM121N1WBRZ −40°C to +125°C 1 1 3 High  8-Lead SOIC_N  R-8 \nADuM121N1WBRZ-RL7  −40°C to +125°C 1 1 3 High  8-Lead SOIC_N,  \nTape and Reel  R-8 \nADuM121N0WBRZ −40°C to +125°C 1 1 3 Low  8-Lead SOIC_N  R-8 \nADuM121N0WBRZ-RL7  −40°C to +125°C 1 1 3 Low  8-Lead SOIC_N,  \nTape and Reel  R-8 \n \n1 Z = RoHS Compliant Part.  \n2 W = Qualified for Automotive Appli cations.  \n \n \n \n \nADuM120N /ADuM121N  Data Sheet \n \nRev. E | Page 20 of 20 AUTOMOTIVE PRODUCTS  \nThe ADuM121N1WBRZ  and the ADuM121N1WBRZ -RL7 model s are available with controlled manufacturi ng to support the quality \nand reliability requirements of automotive applications. Note that these  automotive model s may have specifications that diffe r from the \ncommercial models; therefore, designers should review the Specificati ons section of this data sheet carefully. Only the automotive grade \nproduct s shown are available for use in automotive applications. Contact your  local Analog Devices accou nt representative for specific \nproduct ordering information and to obtain the speci fic Automotive Reliability reports for th ese model s. \n \n \n©2016 –2021  Analog Devices, Inc. All rights r eserv ed. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D14122- 11/21(E)  \n \n'}]
!==============================================================================!
### Component Summary: ADuM120N1BRZ-RL7

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD1, VDD2): 1.7 V to 5.5 V
  - Withstand Voltage: 3.0 kV rms (1 minute per UL 1577)
  
- **Current Ratings**: 
  - Quiescent Supply Current: 
    - IDD1 (Q): 0.9 mA (typical at 5V)
    - IDD2 (Q): 1.3 mA (typical at 5V)
  
- **Power Consumption**: 
  - Low dynamic power consumption with a typical quiescent current of 1.3 mA at 5V.
  
- **Operating Temperature Range**: 
  - -40°C to +125°C
  
- **Package Type**: 
  - 8-lead SOIC_N (R-8), RoHS compliant
  
- **Special Features or Notes**: 
  - High common-mode transient immunity: 100 kV/µs typical
  - Low propagation delay: 13 ns maximum for 5V operation
  - 150 Mbps minimum data rate
  - Failsafe high or low options
  - Qualified for automotive applications
  
- **Moisture Sensitive Level (JEDEC J-STD-020E)**: 
  - Not specified in the provided data.

#### Description:
The **ADuM120N1BRZ-RL7** is a dual-channel digital isolator based on Analog Devices' iCoupler® technology. It utilizes a combination of high-speed CMOS and monolithic air core transformer technology to provide robust electrical isolation. This component is designed to transmit digital signals across an isolation barrier while maintaining high data integrity and low latency.

#### Typical Applications:
- **General-Purpose Multichannel Isolation**: Used in various applications requiring isolation between different parts of a system.
- **Industrial Field Bus Isolation**: Ideal for isolating communication lines in industrial environments to protect against noise and voltage spikes.
- **Automotive Applications**: Suitable for use in automotive electronics where high reliability and temperature resilience are critical.

The ADuM120N1BRZ-RL7 is particularly useful in environments where electrical noise is prevalent, and it ensures safe and reliable operation of sensitive electronic circuits.