Analysis & Synthesis report for HAPF20230418
Fri Jan 19 11:11:37 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: global_entity:global_inst|flt_entity:rstf_inst
 14. Parameter Settings for User Entity Instance: global_entity:global_inst|flt_entity:rstf_inst|syn_entity:syn_inst1
 15. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst
 16. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1
 17. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1|syn_entity:syn_inst1
 18. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1
 19. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1
 20. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_jx_entity:jx_inst
 21. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_jx_entity:jx_inst|syn_entity:syn_inst1
 22. Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1
 23. Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst1
 24. Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|edge_entity:wr_edge_inst1
 25. Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst2
 26. Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|edge_entity:rd_edge_inst1
 27. Parameter Settings for User Entity Instance: pll_entity:pll_inst|flt_entity:flt_inst
 28. Parameter Settings for User Entity Instance: pll_entity:pll_inst|flt_entity:flt_inst|syn_entity:syn_inst1
 29. Parameter Settings for User Entity Instance: pll_entity:pll_inst|edge_entity:edge_inst1
 30. Parameter Settings for User Entity Instance: protect_entity:protect_inst|flt_entity:flt_inst
 31. Parameter Settings for User Entity Instance: protect_entity:protect_inst|flt_entity:flt_inst|syn_entity:syn_inst1
 32. Parameter Settings for User Entity Instance: protect_entity:protect_inst|edge_entity:edge_inst1
 33. Port Connectivity Checks: "protect_entity:protect_inst|edge_entity:edge_inst1"
 34. Port Connectivity Checks: "protect_entity:protect_inst|flt_entity:flt_inst"
 35. Port Connectivity Checks: "pll_entity:pll_inst|edge_entity:edge_inst1"
 36. Port Connectivity Checks: "pll_entity:pll_inst|flt_entity:flt_inst"
 37. Port Connectivity Checks: "dsp_intf_entity:dsp_intf_inst|edge_entity:rd_edge_inst1"
 38. Port Connectivity Checks: "dsp_intf_entity:dsp_intf_inst|edge_entity:wr_edge_inst1"
 39. Port Connectivity Checks: "zk422_entity:zk422_inst|zk_tx_entity:tx_inst"
 40. Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1"
 41. Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1"
 42. Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1"
 43. Port Connectivity Checks: "zk422_entity:zk422_inst"
 44. Port Connectivity Checks: "global_entity:global_inst|flt_entity:rstf_inst"
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 19 11:11:37 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; HAPF20230418                                ;
; Top-level Entity Name              ; HAPF20230418                                ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 1,469                                       ;
;     Total combinational functions  ; 1,109                                       ;
;     Dedicated logic registers      ; 875                                         ;
; Total registers                    ; 875                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                                      ; HAPF20230418       ; HAPF20230418       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+
; src/protect_entity.vhd           ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/protect_entity.vhd  ;         ;
; src/system_entity.vhd            ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/system_entity.vhd   ;         ;
; src/zk422_entity.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/zk422_entity.vhd    ;         ;
; src/zk_tx_entity.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/zk_tx_entity.vhd    ;         ;
; src/zk_tm_entity.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/zk_tm_entity.vhd    ;         ;
; src/zk_jx_entity.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/zk_jx_entity.vhd    ;         ;
; src/zk_cmd_entity.vhd            ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/zk_cmd_entity.vhd   ;         ;
; src/syn_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/syn_entity.vhd      ;         ;
; src/svc_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/svc_entity.vhd      ;         ;
; src/sci_tx_entity.vhd            ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/sci_tx_entity.vhd   ;         ;
; src/sci_rx_entity.vhd            ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/sci_rx_entity.vhd   ;         ;
; src/rly_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/rly_entity.vhd      ;         ;
; src/pwm_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/pwm_entity.vhd      ;         ;
; src/pulse_entity.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/pulse_entity.vhd    ;         ;
; src/pll_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/pll_entity.vhd      ;         ;
; src/HAPF20230418.vhd             ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/HAPF20230418.vhd    ;         ;
; src/global_entity.vhd            ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/global_entity.vhd   ;         ;
; src/flt_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/flt_entity.vhd      ;         ;
; src/edge_entity.vhd              ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/edge_entity.vhd     ;         ;
; src/dsp_intf_entity.vhd          ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/dsp_intf_entity.vhd ;         ;
; src/dsp_cmd_entity.vhd           ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/dsp_cmd_entity.vhd  ;         ;
; src/dff_entity.vhd               ; yes             ; User VHDL File  ; E:/fpga_prj/altera_prj_q13.1/FPGA_upload220240118/HAPF20230418/src/dff_entity.vhd      ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,469     ;
;                                             ;           ;
; Total combinational functions               ; 1109      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 512       ;
;     -- 3 input functions                    ; 110       ;
;     -- <=2 input functions                  ; 487       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 779       ;
;     -- arithmetic mode                      ; 330       ;
;                                             ;           ;
; Total registers                             ; 875       ;
;     -- Dedicated logic registers            ; 875       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 56        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 875       ;
; Total fan-out                               ; 6874      ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |HAPF20230418                      ; 1109 (1)          ; 875 (0)      ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |HAPF20230418                                                                                           ; work         ;
;    |dsp_cmd_entity:dsp_cmd_inst|   ; 27 (27)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_cmd_entity:dsp_cmd_inst                                                               ; work         ;
;    |dsp_intf_entity:dsp_intf_inst| ; 221 (219)         ; 304 (298)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst                                                             ; work         ;
;       |edge_entity:rd_edge_inst1|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst|edge_entity:rd_edge_inst1                                   ; work         ;
;       |edge_entity:wr_edge_inst1|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst|edge_entity:wr_edge_inst1                                   ; work         ;
;       |syn_entity:syn_inst1|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst1                                        ; work         ;
;       |syn_entity:syn_inst2|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst2                                        ; work         ;
;    |global_entity:global_inst|     ; 22 (0)            ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|global_entity:global_inst                                                                 ; work         ;
;       |flt_entity:rstf_inst|       ; 22 (22)           ; 19 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|global_entity:global_inst|flt_entity:rstf_inst                                            ; work         ;
;          |syn_entity:syn_inst1|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|global_entity:global_inst|flt_entity:rstf_inst|syn_entity:syn_inst1                       ; work         ;
;    |pll_entity:pll_inst|           ; 46 (21)           ; 41 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|pll_entity:pll_inst                                                                       ; work         ;
;       |edge_entity:edge_inst1|     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|pll_entity:pll_inst|edge_entity:edge_inst1                                                ; work         ;
;       |flt_entity:flt_inst|        ; 23 (23)           ; 19 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|pll_entity:pll_inst|flt_entity:flt_inst                                                   ; work         ;
;          |syn_entity:syn_inst1|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|pll_entity:pll_inst|flt_entity:flt_inst|syn_entity:syn_inst1                              ; work         ;
;    |protect_entity:protect_inst|   ; 24 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|protect_entity:protect_inst                                                               ; work         ;
;       |edge_entity:edge_inst1|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|protect_entity:protect_inst|edge_entity:edge_inst1                                        ; work         ;
;       |flt_entity:flt_inst|        ; 23 (23)           ; 19 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|protect_entity:protect_inst|flt_entity:flt_inst                                           ; work         ;
;          |syn_entity:syn_inst1|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|protect_entity:protect_inst|flt_entity:flt_inst|syn_entity:syn_inst1                      ; work         ;
;    |pwm_entity:pwm_inst|           ; 22 (22)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|pwm_entity:pwm_inst                                                                       ; work         ;
;    |rly_entity:rly_inst|           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|rly_entity:rly_inst                                                                       ; work         ;
;    |svc_entity:svc_inst|           ; 366 (366)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|svc_entity:svc_inst                                                                       ; work         ;
;    |system_entity:system_inst|     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|system_entity:system_inst                                                                 ; work         ;
;    |zk422_entity:zk422_inst|       ; 358 (0)           ; 282 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst                                                                   ; work         ;
;       |sci_rx_entity:rx_inst|      ; 100 (51)          ; 81 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst                                             ; work         ;
;          |dff_entity:dff_inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|dff_entity:dff_inst1                        ; work         ;
;          |edge_entity:ed_inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1                        ; work         ;
;          |flt_entity:flt_inst1|    ; 25 (24)           ; 19 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1                        ; work         ;
;             |syn_entity:syn_inst1| ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1|syn_entity:syn_inst1   ; work         ;
;          |pulse_entity:pul_inst1|  ; 22 (21)           ; 18 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1                      ; work         ;
;             |dff_entity:dff_inst1| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1|dff_entity:dff_inst1 ; work         ;
;       |zk_cmd_entity:cmd_inst|     ; 44 (44)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst                                            ; work         ;
;       |zk_jx_entity:jx_inst|       ; 105 (104)         ; 105 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst                                              ; work         ;
;          |dff_entity:dff_inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|dff_entity:dff_inst1                         ; work         ;
;          |syn_entity:syn_inst1|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|syn_entity:syn_inst1                         ; work         ;
;       |zk_tm_entity:tm_inst|       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_tm_entity:tm_inst                                              ; work         ;
;       |zk_tx_entity:tx_inst|       ; 84 (39)           ; 44 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst                                              ; work         ;
;          |dff_entity:dff_inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|dff_entity:dff_inst1                         ; work         ;
;          |sci_tx_entity:tx_inst1|  ; 44 (43)           ; 24 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1                       ; work         ;
;             |dff_entity:dff_inst1| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1|dff_entity:dff_inst1  ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+
; protect_flag                                                               ; Stuck at GND due to stuck port data_in                               ;
; zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1|dat_jy ; Stuck at VCC due to stuck port data_in                               ;
; zk422_entity:zk422_inst|sci_rx_entity:rx_inst|dat_jy                       ; Stuck at VCC due to stuck port data_in                               ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|protect_clr_o               ; Lost fanout                                                          ;
; system_entity:system_inst|sys_tx_data01_o[3,4,6]                           ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data02_o[2,7]                             ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data01_o[0]                               ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data02_o[3,5]                             ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data01_o[1,5]                             ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data02_o[4]                               ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data01_o[2]                               ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; system_entity:system_inst|sys_tx_data02_o[6]                               ; Merged with system_entity:system_inst|sys_tx_data01_o[7]             ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|syn_entity:syn_inst1|i_1      ; Merged with zk422_entity:zk422_inst|zk_jx_entity:jx_inst|cmd_flag_o  ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|rx_state[3..7]                ; Merged with zk422_entity:zk422_inst|zk_jx_entity:jx_inst|rx_state[2] ;
; system_entity:system_inst|sys_tx_data01_o[7]                               ; Stuck at GND due to stuck port data_in                               ;
; svc_entity:svc_inst|f_svc_c_beta[0]                                        ; Merged with svc_entity:svc_inst|f_svc_a_beta[0]                      ;
; svc_entity:svc_inst|f_svc_c_alpha[0]                                       ; Merged with svc_entity:svc_inst|f_svc_a_beta[0]                      ;
; svc_entity:svc_inst|f_svc_b_beta[0]                                        ; Merged with svc_entity:svc_inst|f_svc_b_alpha[0]                     ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|rx_state[2]                   ; Stuck at GND due to stuck port data_in                               ;
; dsp_cmd_entity:dsp_cmd_inst|svc_alpha[14,15]                               ; Stuck at GND due to stuck port data_in                               ;
; svc_entity:svc_inst|f_svc_a_alpha[15]                                      ; Stuck at GND due to stuck port data_in                               ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[15]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[14]~en            ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[14]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[13]~en            ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[13]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[12]~en            ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[12]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[11]~en            ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[11]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[10]~en            ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[10]~en                              ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[9]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[9]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[8]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[8]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[7]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[7]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[6]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[6]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[5]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[5]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[4]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[4]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[3]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[3]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[2]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[2]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[1]~en             ;
; dsp_intf_entity:dsp_intf_inst|dsp_data[1]~en                               ; Merged with dsp_intf_entity:dsp_intf_inst|dsp_data[0]~en             ;
; Total Number of Removed Registers = 46                                     ;                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                        ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------+
; protect_flag                              ; Stuck at GND              ; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|protect_clr_o, ;
;                                           ; due to stuck port data_in ; system_entity:system_inst|sys_tx_data01_o[7]                  ;
; dsp_cmd_entity:dsp_cmd_inst|svc_alpha[15] ; Stuck at GND              ; svc_entity:svc_inst|f_svc_a_alpha[15]                         ;
;                                           ; due to stuck port data_in ;                                                               ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 875   ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 122   ;
; Number of registers using Asynchronous Clear ; 840   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 486   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; svc_entity:svc_inst|svc_a_cnt[13]                                         ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[14]                                         ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[15]                                         ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[12]                                         ; 4       ;
; svc_entity:svc_inst|svc_a_cnt[7]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[8]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[6]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[5]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[4]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[2]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[3]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[9]                                          ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[10]                                         ; 2       ;
; svc_entity:svc_inst|svc_a_cnt[11]                                         ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[13]                                         ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[14]                                         ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[15]                                         ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[12]                                         ; 4       ;
; svc_entity:svc_inst|svc_b_cnt[7]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[8]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[6]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[5]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[4]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[2]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[3]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[9]                                          ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[10]                                         ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[11]                                         ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[13]                                         ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[14]                                         ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[15]                                         ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[12]                                         ; 4       ;
; svc_entity:svc_inst|svc_c_cnt[7]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[8]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[6]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[5]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[4]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[2]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[3]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[9]                                          ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[10]                                         ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[11]                                         ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[1]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[3]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[4]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[5]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[7]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[8]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[10]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[13]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_a_beta[14]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_a_alpha[4]                                      ; 7       ;
; svc_entity:svc_inst|f_svc_a_alpha[5]                                      ; 7       ;
; svc_entity:svc_inst|f_svc_a_alpha[7]                                      ; 7       ;
; svc_entity:svc_inst|f_svc_a_alpha[11]                                     ; 7       ;
; svc_entity:svc_inst|f_svc_a_alpha[13]                                     ; 7       ;
; svc_entity:svc_inst|svc_a_cnt[1]                                          ; 1       ;
; svc_entity:svc_inst|svc_a_cnt[0]                                          ; 1       ;
; svc_entity:svc_inst|f_svc_b_alpha[5]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_b_alpha[6]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_b_alpha[8]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_b_alpha[12]                                     ; 2       ;
; svc_entity:svc_inst|f_svc_b_alpha[14]                                     ; 2       ;
; svc_entity:svc_inst|f_svc_b_beta[4]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_b_beta[6]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_b_beta[10]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_b_beta[12]                                      ; 2       ;
; svc_entity:svc_inst|svc_b_cnt[1]                                          ; 1       ;
; svc_entity:svc_inst|svc_b_cnt[0]                                          ; 1       ;
; svc_entity:svc_inst|f_svc_c_beta[8]                                       ; 2       ;
; svc_entity:svc_inst|f_svc_c_beta[10]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_c_beta[11]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_c_beta[12]                                      ; 2       ;
; svc_entity:svc_inst|f_svc_c_beta[13]                                      ; 2       ;
; svc_entity:svc_inst|svc_c_cnt[1]                                          ; 1       ;
; svc_entity:svc_inst|svc_c_cnt[0]                                          ; 1       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[5]                  ; 4       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[6]                  ; 4       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[7]                  ; 4       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[0]                  ; 3       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[1]                  ; 3       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[2]                  ; 3       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[3]                  ; 3       ;
; zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[4]                  ; 3       ;
; zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1|txd_o ; 1       ;
; pll_entity:pll_inst|edge_entity:edge_inst1|i_s                            ; 1       ;
; system_entity:system_inst|sys_opera_o[15]                                 ; 3       ;
; system_entity:system_inst|sys_opera_o[13]                                 ; 3       ;
; system_entity:system_inst|sys_opera_o[7]                                  ; 3       ;
; system_entity:system_inst|sys_opera_o[5]                                  ; 3       ;
; system_entity:system_inst|sys_opera_o[11]                                 ; 3       ;
; system_entity:system_inst|sys_opera_o[9]                                  ; 3       ;
; system_entity:system_inst|sys_opera_o[3]                                  ; 3       ;
; system_entity:system_inst|sys_opera_o[1]                                  ; 3       ;
; protect_entity:protect_inst|edge_entity:edge_inst1|i_s                    ; 18      ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|sys_opera_o[15]            ; 1       ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|sys_opera_o[13]            ; 1       ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|sys_opera_o[7]             ; 1       ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|sys_opera_o[5]             ; 1       ;
; zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|sys_opera_o[11]            ; 1       ;
; Total number of inverted registers = 124*                                 ;         ;
+---------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1|bit_cnt[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HAPF20230418|system_entity:system_inst|sys_tx_data02_o[1]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst|svc_c_run_o                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_tm_entity:tm_inst|tm_code_o[5]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_tm_entity:tm_inst|tm_data02_o[1]                    ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|dbuffer[1][5]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|bit_cnt[1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|pll_entity:pll_inst|flt_entity:flt_inst|cnt[3]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|global_entity:global_inst|flt_entity:rstf_inst|cnt[11]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1|div_cnt[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|protect_entity:protect_inst|flt_entity:flt_inst|cnt[14]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|dsp_cmd_entity:dsp_cmd_inst|svc_alpha[9]                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|fram_time[20]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|rx_dat[0]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1|cnt[2]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|sci_rx_entity:rx_inst|div_cnt[5]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HAPF20230418|system_entity:system_inst|sys_opera_o[10]                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |HAPF20230418|pwm_entity:pwm_inst|pwm_cl_o                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|rx_state[0]                       ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 32 LEs               ; 1344 LEs               ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_tx_entity:tx_inst|tx_dat[6]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|svc_entity:svc_inst|svc_a_cnt[4]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|svc_entity:svc_inst|svc_b_cnt[2]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|svc_entity:svc_inst|svc_c_cnt[5]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|dsp_cmd_entity:dsp_cmd_inst|svc_alpha[11]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HAPF20230418|zk422_entity:zk422_inst|zk_jx_entity:jx_inst|byte_cnt[5]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HAPF20230418|system_entity:system_inst|sys_opera_o[9]                                       ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 208 LEs              ; 2512 LEs               ; Yes        ; |HAPF20230418|dsp_intf_entity:dsp_intf_inst|dsp_data[4]                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_entity:global_inst|flt_entity:rstf_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                         ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_entity:global_inst|flt_entity:rstf_inst|syn_entity:syn_inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                                              ;
; level          ; '1'   ; Enumerated                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst ;
+----------------+------------------+--------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                   ;
+----------------+------------------+--------------------------------------------------------+
; div_n          ; 0000000110110010 ; Unsigned Binary                                        ;
; sum_flag       ; 00               ; Unsigned Binary                                        ;
+----------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1|syn_entity:syn_inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                                                                  ;
; level          ; '1'   ; Enumerated                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; polar          ; '1'   ; Enumerated                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_jx_entity:jx_inst ;
+----------------+--------------------------+-----------------------------------------------+
; Parameter Name ; Value                    ; Type                                          ;
+----------------+--------------------------+-----------------------------------------------+
; c_fram_ovr     ; 000101101110001101100000 ; Unsigned Binary                               ;
+----------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_jx_entity:jx_inst|syn_entity:syn_inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                                            ;
; level          ; '1'   ; Enumerated                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1 ;
+----------------+------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                         ;
+----------------+------------------+------------------------------------------------------------------------------+
; div_n          ; 0000000110110010 ; Unsigned Binary                                                              ;
; sum_flag       ; 00               ; Unsigned Binary                                                              ;
+----------------+------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                             ;
; level          ; '1'   ; Enumerated                                                             ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|edge_entity:wr_edge_inst1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|syn_entity:syn_inst2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                             ;
; level          ; '1'   ; Enumerated                                                             ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsp_intf_entity:dsp_intf_inst|edge_entity:rd_edge_inst1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_entity:pll_inst|flt_entity:flt_inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_entity:pll_inst|flt_entity:flt_inst|syn_entity:syn_inst1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                                       ;
; level          ; '1'   ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_entity:pll_inst|edge_entity:edge_inst1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                     ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: protect_entity:protect_inst|flt_entity:flt_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                          ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: protect_entity:protect_inst|flt_entity:flt_inst|syn_entity:syn_inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; init           ; '0'   ; Enumerated                                                                               ;
; level          ; '1'   ; Enumerated                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: protect_entity:protect_inst|edge_entity:edge_inst1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; init           ; '1'   ; Enumerated                                                             ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "protect_entity:protect_inst|edge_entity:edge_inst1"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "protect_entity:protect_inst|flt_entity:flt_inst" ;
+------------------+-------+----------+---------------------------------------+
; Port             ; Type  ; Severity ; Details                               ;
+------------------+-------+----------+---------------------------------------+
; clks_i           ; Input ; Info     ; Stuck at VCC                          ;
; length_i[9..5]   ; Input ; Info     ; Stuck at VCC                          ;
; length_i[15..10] ; Input ; Info     ; Stuck at GND                          ;
; length_i[2..0]   ; Input ; Info     ; Stuck at GND                          ;
; length_i[4]      ; Input ; Info     ; Stuck at GND                          ;
; length_i[3]      ; Input ; Info     ; Stuck at VCC                          ;
+------------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_entity:pll_inst|edge_entity:edge_inst1"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "pll_entity:pll_inst|flt_entity:flt_inst" ;
+------------------+-------+----------+-------------------------------+
; Port             ; Type  ; Severity ; Details                       ;
+------------------+-------+----------+-------------------------------+
; clks_i           ; Input ; Info     ; Stuck at VCC                  ;
; length_i[9..5]   ; Input ; Info     ; Stuck at VCC                  ;
; length_i[15..10] ; Input ; Info     ; Stuck at GND                  ;
; length_i[2..0]   ; Input ; Info     ; Stuck at GND                  ;
; length_i[4]      ; Input ; Info     ; Stuck at GND                  ;
; length_i[3]      ; Input ; Info     ; Stuck at VCC                  ;
+------------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsp_intf_entity:dsp_intf_inst|edge_entity:rd_edge_inst1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsp_intf_entity:dsp_intf_inst|edge_entity:wr_edge_inst1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zk422_entity:zk422_inst|zk_tx_entity:tx_inst"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; txd_end_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1" ;
+-----------------+-------+----------+-------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------+
; length_i[7..6]  ; Input ; Info     ; Stuck at VCC                                                ;
; length_i[4..3]  ; Input ; Info     ; Stuck at VCC                                                ;
; length_i[15..8] ; Input ; Info     ; Stuck at GND                                                ;
; length_i[2..1]  ; Input ; Info     ; Stuck at GND                                                ;
; length_i[5]     ; Input ; Info     ; Stuck at GND                                                ;
; length_i[0]     ; Input ; Info     ; Stuck at VCC                                                ;
; clks_i          ; Input ; Info     ; Stuck at VCC                                                ;
+-----------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; clks_i          ; Input ; Info     ; Stuck at VCC                                              ;
; length_i[5..4]  ; Input ; Info     ; Stuck at VCC                                              ;
; length_i[2..1]  ; Input ; Info     ; Stuck at VCC                                              ;
; length_i[15..6] ; Input ; Info     ; Stuck at GND                                              ;
; length_i[3]     ; Input ; Info     ; Stuck at GND                                              ;
; length_i[0]     ; Input ; Info     ; Stuck at GND                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zk422_entity:zk422_inst"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; svc_alpha_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "global_entity:global_inst|flt_entity:rstf_inst" ;
+------------------+-------+----------+--------------------------------------+
; Port             ; Type  ; Severity ; Details                              ;
+------------------+-------+----------+--------------------------------------+
; reset            ; Input ; Info     ; Stuck at GND                         ;
; clks_i           ; Input ; Info     ; Stuck at VCC                         ;
; length_i[11..9]  ; Input ; Info     ; Stuck at VCC                         ;
; length_i[13..12] ; Input ; Info     ; Stuck at GND                         ;
; length_i[8..6]   ; Input ; Info     ; Stuck at GND                         ;
; length_i[4..0]   ; Input ; Info     ; Stuck at GND                         ;
; length_i[15]     ; Input ; Info     ; Stuck at GND                         ;
; length_i[14]     ; Input ; Info     ; Stuck at VCC                         ;
; length_i[5]      ; Input ; Info     ; Stuck at VCC                         ;
+------------------+-------+----------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 19 11:11:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HAPF20230418 -c HAPF20230418
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file src/protect_entity.vhd
    Info (12022): Found design unit 1: protect_entity-Behavioral
    Info (12023): Found entity 1: protect_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/system_entity.vhd
    Info (12022): Found design unit 1: system_entity-Behavioral
    Info (12023): Found entity 1: system_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/zk422_entity.vhd
    Info (12022): Found design unit 1: zk422_entity-Behavioral
    Info (12023): Found entity 1: zk422_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/zk_tx_entity.vhd
    Info (12022): Found design unit 1: zk_tx_entity-Behavioral
    Info (12023): Found entity 1: zk_tx_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/zk_tm_entity.vhd
    Info (12022): Found design unit 1: zk_tm_entity-Behavioral
    Info (12023): Found entity 1: zk_tm_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/zk_jx_entity.vhd
    Info (12022): Found design unit 1: zk_jx_entity-Behavioral
    Info (12023): Found entity 1: zk_jx_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/zk_cmd_entity.vhd
    Info (12022): Found design unit 1: zk_cmd_entity-Behavioral
    Info (12023): Found entity 1: zk_cmd_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/syn_entity.vhd
    Info (12022): Found design unit 1: syn_entity-Behavioral
    Info (12023): Found entity 1: syn_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/svc_entity.vhd
    Info (12022): Found design unit 1: svc_entity-Behavioral
    Info (12023): Found entity 1: svc_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/sci_tx_entity.vhd
    Info (12022): Found design unit 1: sci_tx_entity-Behavioral
    Info (12023): Found entity 1: sci_tx_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/sci_rx_entity.vhd
    Info (12022): Found design unit 1: sci_rx_entity-Behavioral
    Info (12023): Found entity 1: sci_rx_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/rly_entity.vhd
    Info (12022): Found design unit 1: rly_entity-Behavioral
    Info (12023): Found entity 1: rly_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/pwm_entity.vhd
    Info (12022): Found design unit 1: pwm_entity-Behavioral
    Info (12023): Found entity 1: pwm_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/pulse_entity.vhd
    Info (12022): Found design unit 1: pulse_entity-Behavioral
    Info (12023): Found entity 1: pulse_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/pll_entity.vhd
    Info (12022): Found design unit 1: pll_entity-Behavioral
    Info (12023): Found entity 1: pll_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/hapf20230418.vhd
    Info (12022): Found design unit 1: HAPF20230418-Behavioral
    Info (12023): Found entity 1: HAPF20230418
Info (12021): Found 2 design units, including 1 entities, in source file src/global_entity.vhd
    Info (12022): Found design unit 1: global_entity-Behavioral
    Info (12023): Found entity 1: global_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/flt_entity.vhd
    Info (12022): Found design unit 1: flt_entity-Behavioral
    Info (12023): Found entity 1: flt_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/edge_entity.vhd
    Info (12022): Found design unit 1: edge_entity-Behavioral
    Info (12023): Found entity 1: edge_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/dsp_intf_entity.vhd
    Info (12022): Found design unit 1: dsp_intf_entity-Behavioral
    Info (12023): Found entity 1: dsp_intf_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/dsp_cmd_entity.vhd
    Info (12022): Found design unit 1: dsp_cmd_entity-Behavioral
    Info (12023): Found entity 1: dsp_cmd_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/dff_entity.vhd
    Info (12022): Found design unit 1: dff_entity-Behavioral
    Info (12023): Found entity 1: dff_entity
Info (12021): Found 2 design units, including 1 entities, in source file src/clks_entity.vhd
    Info (12022): Found design unit 1: clks_entity-Behavioral
    Info (12023): Found entity 1: clks_entity
Info (12127): Elaborating entity "HAPF20230418" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at HAPF20230418.vhd(46): used implicit default value for signal "ecap6_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at HAPF20230418.vhd(88): object "bit1_c1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HAPF20230418.vhd(223): object "pll_cap" assigned a value but never read
Info (12128): Elaborating entity "global_entity" for hierarchy "global_entity:global_inst"
Info (12128): Elaborating entity "flt_entity" for hierarchy "global_entity:global_inst|flt_entity:rstf_inst"
Info (12128): Elaborating entity "syn_entity" for hierarchy "global_entity:global_inst|flt_entity:rstf_inst|syn_entity:syn_inst1"
Info (12128): Elaborating entity "zk422_entity" for hierarchy "zk422_entity:zk422_inst"
Info (12128): Elaborating entity "sci_rx_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst"
Info (12128): Elaborating entity "flt_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1"
Info (12128): Elaborating entity "syn_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|flt_entity:flt_inst1|syn_entity:syn_inst1"
Info (12128): Elaborating entity "edge_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|edge_entity:ed_inst1"
Info (12128): Elaborating entity "dff_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|dff_entity:dff_inst1"
Info (12128): Elaborating entity "pulse_entity" for hierarchy "zk422_entity:zk422_inst|sci_rx_entity:rx_inst|pulse_entity:pul_inst1"
Info (12128): Elaborating entity "zk_jx_entity" for hierarchy "zk422_entity:zk422_inst|zk_jx_entity:jx_inst"
Info (12128): Elaborating entity "zk_cmd_entity" for hierarchy "zk422_entity:zk422_inst|zk_cmd_entity:cmd_inst"
Info (12128): Elaborating entity "zk_tm_entity" for hierarchy "zk422_entity:zk422_inst|zk_tm_entity:tm_inst"
Info (12128): Elaborating entity "zk_tx_entity" for hierarchy "zk422_entity:zk422_inst|zk_tx_entity:tx_inst"
Info (12128): Elaborating entity "sci_tx_entity" for hierarchy "zk422_entity:zk422_inst|zk_tx_entity:tx_inst|sci_tx_entity:tx_inst1"
Info (12128): Elaborating entity "dsp_intf_entity" for hierarchy "dsp_intf_entity:dsp_intf_inst"
Info (12128): Elaborating entity "dsp_cmd_entity" for hierarchy "dsp_cmd_entity:dsp_cmd_inst"
Info (12128): Elaborating entity "pll_entity" for hierarchy "pll_entity:pll_inst"
Info (12128): Elaborating entity "pwm_entity" for hierarchy "pwm_entity:pwm_inst"
Info (12128): Elaborating entity "protect_entity" for hierarchy "protect_entity:protect_inst"
Info (12128): Elaborating entity "system_entity" for hierarchy "system_entity:system_inst"
Info (12128): Elaborating entity "svc_entity" for hierarchy "svc_entity:svc_inst"
Info (12128): Elaborating entity "rly_entity" for hierarchy "rly_entity:rly_inst"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ecap6_o" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1530 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1474 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4710 megabytes
    Info: Processing ended: Fri Jan 19 11:11:37 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


