INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sources_1/new/cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
ERROR: [VRFC 10-3353] formal port 'clk' has no actual or default value [/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd:60]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd:38]
INFO: [VRFC 10-3070] VHDL file '/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sources_1/new/cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sources_1/new/cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Desktop/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/michelepuppin/Desktop/MARA/backup/HW1_MARA/HW1_MARA.srcs/sources_1/new/cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/michelepuppin/Desktop/MARA/backup/HW1_MARA/HW1_MARA.srcs/sim_1/new/tb_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt'
