OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/UART_TX.odb
Reading SDC: inputs/UART_TX.sdc
Warning: There are 10 input ports missing set_input_delay.
Warning: There are 3 output ports missing set_output_delay.
Warning: There are 3 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
#######################
# Global Placement
#######################
set openroad_gpl_args []
if {$openroad_gpl_routability_driven == "true"} {
  lappend openroad_gpl_args "-routability_driven"
}
if {$openroad_gpl_timing_driven == "true"} {
  lappend openroad_gpl_args "-timing_driven"
}
global_placement {*}$openroad_gpl_args \
  -density $openroad_gpl_place_density \
  -pad_left $openroad_gpl_padding \
  -pad_right $openroad_gpl_padding
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 4600 5440
[INFO GPL-0005] CoreAreaUxUy: 110860 108800
[INFO GPL-0006] NumInstances: 248
[INFO GPL-0007] NumPlaceInstances: 108
[INFO GPL-0008] NumFixedInstances: 140
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 130
[INFO GPL-0011] NumPins: 401
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 115610 115610
[INFO GPL-0014] CoreAreaLxLy: 4600 5440
[INFO GPL-0015] CoreAreaUxUy: 110860 108800
[INFO GPL-0016] CoreArea: 10983033600
[INFO GPL-0017] NonPlaceInstsArea: 175168000
[INFO GPL-0018] PlaceInstsArea: 2205865600
[INFO GPL-0019] Util(%): 20.41
[INFO GPL-0020] StdInstsArea: 2205865600
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 2578270
[InitialPlace]  Iter: 2 CG residual: 0.00000008 HPWL: 2273469
[InitialPlace]  Iter: 3 CG residual: 0.00000005 HPWL: 2272633
[InitialPlace]  Iter: 4 CG residual: 0.00000006 HPWL: 2272604
[InitialPlace]  Iter: 5 CG residual: 0.00000011 HPWL: 2275601
[INFO GPL-0031] FillerInit: NumGCells: 321
[INFO GPL-0032] FillerInit: NumGNets: 130
[INFO GPL-0033] FillerInit: NumGPins: 401
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 20424681
[INFO GPL-0025] IdealBinArea: 34041132
[INFO GPL-0026] IdealBinCnt: 322
[INFO GPL-0027] TotalBinArea: 10983033600
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 6642 6460
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.806663 HPWL: 1751839
[INFO GPL-0100] worst slack 3.2e-09
[INFO GPL-0103] Weighted 11 nets.
[INFO GPL-0100] worst slack 3.19e-09
[INFO GPL-0103] Weighted 10 nets.
[NesterovSolve] Iter: 10 overflow: 0.616902 HPWL: 1893690
[NesterovSolve] Iter: 20 overflow: 0.62014 HPWL: 1884028
[NesterovSolve] Iter: 30 overflow: 0.618516 HPWL: 1884391
[NesterovSolve] Iter: 40 overflow: 0.612549 HPWL: 1882992
[NesterovSolve] Iter: 50 overflow: 0.612108 HPWL: 1882800
[NesterovSolve] Iter: 60 overflow: 0.611984 HPWL: 1882728
[NesterovSolve] Iter: 70 overflow: 0.612149 HPWL: 1882913
[NesterovSolve] Iter: 80 overflow: 0.612421 HPWL: 1882975
[NesterovSolve] Iter: 90 overflow: 0.612588 HPWL: 1883049
[NesterovSolve] Iter: 100 overflow: 0.612602 HPWL: 1883153
[NesterovSolve] Iter: 110 overflow: 0.612502 HPWL: 1883326
[NesterovSolve] Iter: 120 overflow: 0.6122 HPWL: 1884029
[NesterovSolve] Iter: 130 overflow: 0.611726 HPWL: 1885385
[NesterovSolve] Iter: 140 overflow: 0.611124 HPWL: 1887156
[NesterovSolve] Iter: 150 overflow: 0.610332 HPWL: 1889158
[NesterovSolve] Iter: 160 overflow: 0.610201 HPWL: 1891118
[NesterovSolve] Iter: 170 overflow: 0.609074 HPWL: 1892725
[NesterovSolve] Iter: 180 overflow: 0.604712 HPWL: 1894658
[NesterovSolve] Snapshot saved at iter = 188
[NesterovSolve] Iter: 190 overflow: 0.599068 HPWL: 1907026
[NesterovSolve] Iter: 200 overflow: 0.575686 HPWL: 1919346
[NesterovSolve] Iter: 210 overflow: 0.557845 HPWL: 1930253
[NesterovSolve] Iter: 220 overflow: 0.533289 HPWL: 1979953
[NesterovSolve] Iter: 230 overflow: 0.510407 HPWL: 2010763
[INFO GPL-0100] worst slack 3.15e-09
[INFO GPL-0103] Weighted 7 nets.
[NesterovSolve] Iter: 240 overflow: 0.472681 HPWL: 2042506
[NesterovSolve] Iter: 250 overflow: 0.439296 HPWL: 2091354
[NesterovSolve] Iter: 260 overflow: 0.403079 HPWL: 2086770
[NesterovSolve] Iter: 270 overflow: 0.37524 HPWL: 2108344
[NesterovSolve] Iter: 280 overflow: 0.338466 HPWL: 2144094
[NesterovSolve] Iter: 290 overflow: 0.301166 HPWL: 2158323
[INFO GPL-0100] worst slack 3.12e-09
[INFO GPL-0103] Weighted 9 nets.
[NesterovSolve] Iter: 300 overflow: 0.267038 HPWL: 2174916
[NesterovSolve] Iter: 310 overflow: 0.238327 HPWL: 2205404
[INFO GPL-0100] worst slack 3.12e-09
[INFO GPL-0103] Weighted 8 nets.
[NesterovSolve] Iter: 320 overflow: 0.200386 HPWL: 2220157
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 16 16
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 256
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 0.949999988079071
[INFO GPL-0067] 1.0%RC: 0.9142857108797345
[INFO GPL-0068] 2.0%RC: 0.8642857202461788
[INFO GPL-0069] 5.0%RC: 0.7749999971950755
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 0.93214285
[NesterovSolve] Iter: 330 overflow: 0.176127 HPWL: 2233939
[NesterovSolve] Iter: 340 overflow: 0.15244 HPWL: 2253916
[INFO GPL-0100] worst slack 3.12e-09
[INFO GPL-0103] Weighted 12 nets.
[NesterovSolve] Iter: 350 overflow: 0.135931 HPWL: 2279681
[NesterovSolve] Iter: 360 overflow: 0.105453 HPWL: 2301607
[NesterovSolve] Finished with Overflow: 0.099741
###########################
# Refine Automatic Pin Placement
###########################
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var pin_thickness_h]} {
  set h_mult [lindex [dict get $sc_cfg tool $sc_tool task $sc_task var pin_thickness_h] 0]
  set_pin_thick_multiplier -hor_multiplier $h_mult
}
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var pin_thickness_v]} {
  set v_mult [lindex [dict get $sc_cfg tool $sc_tool task $sc_task var pin_thickness_v] 0]
  set_pin_thick_multiplier -ver_multiplier $v_mult
}
if {[dict exists $sc_cfg tool $sc_tool task $sc_task {file} ppl_constraints]} {
  foreach pin_constraint [dict get $sc_cfg tool $sc_tool task $sc_task {file} ppl_constraints] {
    puts "Sourcing pin constraints: ${pin_constraint}"
    source $pin_constraint
  }
}
place_pins -hor_layers $sc_hpinmetal \
  -ver_layers $sc_vpinmetal
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          418
[INFO PPL-0002] Number of I/O            14
[INFO PPL-0003] Number of I/O w/sink     14
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 698.42 um.
#######################
# Repair Design
#######################
estimate_parasitics -placement
if {$openroad_rsz_buffer_inputs == "true"} {
  buffer_ports -inputs
}
if {$openroad_rsz_buffer_outputs == "true"} {
  buffer_ports -outputs
}
set repair_design_args []
if {$openroad_rsz_cap_margin != "false"} {
  lappend repair_design_args "-cap_margin" $openroad_rsz_cap_margin
}
if {$openroad_rsz_slew_margin != "false"} {
  lappend repair_design_args "-slew_margin" $openroad_rsz_slew_margin
}
repair_design {*}$repair_design_args
[INFO RSZ-0058] Using max wire length 19521um.
[INFO RSZ-0039] Resized 17 instances.
#######################
# TIE FANOUT
#######################
foreach tie_type "high low" {
  if {[has_tie_cell $tie_type]} {
    repair_tie_fanout -separation $openroad_ifp_tie_separation [get_tie_cell $tie_type]
  }
}
#######################
# DETAILED PLACEMENT
#######################
set_placement_padding -global \
  -left $openroad_dpl_padding \
  -right $openroad_dpl_padding
set dpl_args []
if { $openroad_dpl_disallow_one_site == "true" } {
  lappend dpl_args "-disallow_one_site_gaps"
}
detailed_placement -max_displacement $openroad_dpl_max_displacement \
  {*}$dpl_args
Placement Analysis
---------------------------------
total displacement        271.7 u
average displacement        1.1 u
max displacement            8.3 u
original HPWL            2012.2 u
legalized HPWL           2301.7 u
delta HPWL                   14 %

if { $openroad_dpo_enable == "true" } {
  improve_placement -max_displacement $openroad_dpo_max_displacement
  # Do another detailed placement in case DPO leaves violations behind
  detailed_placement -max_displacement $openroad_dpl_max_displacement \
    {*}$dpl_args
}
Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 248 cells, 14 terminals, 130 edges and 401 pins.
[INFO DPO-0109] Network stats: inst 262, edges 130, pins 401
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 0 0 to 212520 212520 units.
[INFO DPO-0320] Collected 154 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 108 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4600, 5440) - (110860, 108800)
[INFO DPO-0310] Assigned 108 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.297035e+06.
[INFO DPO-0302] End of matching; objective is 2.297035e+06, improvement is 0.00 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.243108e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.226862e+06.
[INFO DPO-0307] End of global swaps; objective is 2.226862e+06, improvement is 3.05 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.201040e+06.
[INFO DPO-0308] Pass   2 of vertical swaps; hpwl is 2.184055e+06.
[INFO DPO-0309] End of vertical swaps; objective is 2.184055e+06, improvement is 1.92 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.182240e+06.
[INFO DPO-0305] End of reordering; objective is 2.182240e+06, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 2160 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2160, swaps 641, moves  1515 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.182240e+06, Scratch cost 2.169410e+06, Incremental cost 2.169410e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.169410e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.59 percent.
[INFO DPO-0328] End of random improver; improvement is 0.587928 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 57 cell orientations for row compatibility.
[INFO DPO-0383] Performed 32 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.162510e+06, improvement is 0.32 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             2301.7 u
Final HPWL                2145.1 u
Delta HPWL                  -6.8 %

Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2145.1 u
legalized HPWL           2178.1 u
delta HPWL                    2 %

optimize_mirroring
[INFO DPL-0020] Mirrored 32 instances
[INFO DPL-0021] HPWL before            2178.1 u
[INFO DPL-0022] HPWL after             2144.6 u
[INFO DPL-0023] HPWL delta               -1.5 %
check_placement -verbose
global_connect
# estimate for metrics
estimate_parasitics -placement
SC_METRIC: report_checks -path_delay max
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.50    1.50 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.81    4.31 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    4.84 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    5.16 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    6.01 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    6.01 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   6.01   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock network delay (ideal)
           0.00   10.00   clock reconvergence pessimism
                  10.00 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
          -0.83    9.17   library setup time
                   9.17   data required time
----------------------------------------------------------------
                   9.17   data required time
                  -6.01   data arrival time
----------------------------------------------------------------
                   3.15   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: r_TX_Data_$_DFFE_PP__Q_6
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_TX_Data_$_DFFE_PP__Q_6
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.19    0.19 ^ r_TX_Data_$_DFFE_PP__Q_6/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.08    0.27 ^ _088_/X (sky130_fd_sc_hd__mux2_1)
           0.00    0.27 ^ r_TX_Data_$_DFFE_PP__Q_6/D (sky130_fd_sc_hd__dfxtp_1)
                   0.27   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00   clock reconvergence pessimism
                   0.00 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
          -0.02   -0.02   library hold time
                  -0.02   data required time
----------------------------------------------------------------
                  -0.02   data required time
                  -0.27   data arrival time
----------------------------------------------------------------
                   0.29   slack (MET)

SC_METRIC: unconstrained
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.50    1.50 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.81    4.31 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    4.84 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    5.16 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    6.01 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    6.01 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   6.01   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock network delay (ideal)
           0.00   10.00   clock reconvergence pessimism
                  10.00 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
          -0.83    9.17   library setup time
                   9.17   data required time
----------------------------------------------------------------
                   9.17   data required time
                  -6.01   data arrival time
----------------------------------------------------------------
                   3.15   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
o_TX_Active_$_DFFE_PP__Q/CLK ^
   0.27
o_TX_Active_$_DFFE_PP__Q/CLK ^
   0.27      0.00       0.00

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 3.15

SC_METRIC: holdslack
worst slack 0.29

SC_METRIC: fmax
146.06148896560418 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.83e-04   4.49e-05   7.08e-07   2.29e-04  58.9%
Combinational          8.70e-05   7.19e-05   7.11e-07   1.60e-04  41.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.70e-04   1.17e-04   1.42e-06   3.88e-04 100.0%
                          69.5%      30.1%       0.4%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.15e-05   2.06e-05   1.77e-08   1.02e-04  59.8%
Combinational          3.71e-05   3.15e-05   1.67e-11   6.87e-05  40.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.19e-04   5.22e-05   1.77e-08   1.71e-04 100.0%
                          69.4%      30.5%       0.0%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-04   3.71e-05   1.79e-08   1.89e-04  59.5%
Combinational          6.96e-05   5.88e-05   3.02e-10   1.28e-04  40.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.21e-04   9.58e-05   1.82e-08   3.17e-04 100.0%
                          69.8%      30.2%       0.0%

SC_METRIC: cellarea
Design area 1341 u^2 12% utilization.
