Info: constrained 'CLK' to bel 'X0/Y16/io1'
Info: constrained 'LED[0]' to bel 'X7/Y33/io1'
Info: constrained 'LED[1]' to bel 'X6/Y33/io1'
Info: constrained 'LED[2]' to bel 'X5/Y33/io1'
Info: constrained 'LED[3]' to bel 'X4/Y33/io1'
Info: constrained 'LED[4]' to bel 'X4/Y33/io0'
Info: constrained 'LED[5]' to bel 'X3/Y33/io1'
Info: constrained 'LED[6]' to bel 'X3/Y33/io0'
Info: constrained 'LED[7]' to bel 'X1/Y33/io0'
Info: constrained 'UART_RX' to bel 'X24/Y33/io0'
Info: constrained 'UART_TX' to bel 'X24/Y33/io1'
Info: constrained 'RST' to bel 'X26/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      842 LCs used as LUT4 only
Info:      542 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      442 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 1004)
Info: promoting aes_module_inst.aes_rst [reset] (fanout 657)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1] [reset] (fanout 96)
Info: promoting RST$SB_IO_IN [reset] (fanout 63)
Info: promoting UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.subbytes_inst.done_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I0_O[2] [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_DFFNSR_Q_D_SB_LUT4_I3_O [cen] (fanout 128)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x10176215

Info: Device utilisation:
Info: 	         ICESTORM_LC:    1842/   7680    23%
Info: 	        ICESTORM_RAM:      20/     32    62%
Info: 	               SB_IO:      12/    256     4%
Info: 	               SB_GB:       8/      8   100%
Info: 	        ICESTORM_PLL:       1/      2    50%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 14 cells based on constraints.
Info: Creating initial analytic placement for 1816 cells, random placement wirelen = 52768.
Info:     at initial placer iter 0, wirelen = 159
Info:     at initial placer iter 1, wirelen = 163
Info:     at initial placer iter 2, wirelen = 161
Info:     at initial placer iter 3, wirelen = 163
Info: Running main analytical placer, max placement attempts per cell = 443211.
Info:     at iteration #1, type ALL: wirelen solved = 161, spread = 16559, legal = 18747; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 216, spread = 12898, legal = 15532; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 840, spread = 10579, legal = 13573; time = 0.06s
Info:     at iteration #4, type ALL: wirelen solved = 1003, spread = 8855, legal = 12631; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 1502, spread = 8742, legal = 11655; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 2099, spread = 8509, legal = 11611; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 2775, spread = 8473, legal = 11012; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 3503, spread = 8575, legal = 10889; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 3684, spread = 8469, legal = 10700; time = 0.05s
Info:     at iteration #10, type ALL: wirelen solved = 3995, spread = 8284, legal = 11060; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 4263, spread = 8065, legal = 10120; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 4234, spread = 8051, legal = 10524; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 4444, spread = 8063, legal = 10359; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 4815, spread = 8524, legal = 10333; time = 0.04s
Info:     at iteration #15, type ALL: wirelen solved = 4993, spread = 8396, legal = 10699; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 4984, spread = 8693, legal = 11797; time = 0.07s
Info: HeAP Placer Time: 1.13s
Info:   of which solving equations: 0.55s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 0.36s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 110, wirelen = 10120
Info:   at iteration #5: temp = 0.000000, timing cost = 133, wirelen = 8817
Info:   at iteration #10: temp = 0.000000, timing cost = 101, wirelen = 8349
Info:   at iteration #15: temp = 0.000000, timing cost = 102, wirelen = 8109
Info:   at iteration #20: temp = 0.000000, timing cost = 100, wirelen = 7935
Info:   at iteration #20: temp = 0.000000, timing cost = 99, wirelen = 7935 
Info: SA placement time 1.27s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 65.00 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 9.69 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 2.97 ns

Info: Slack histogram:
Info:  legend: * represents 22 endpoint(s)
Info:          + represents [1,22) endpoint(s)
Info: [ 33772,  36196) |*******************+
Info: [ 36196,  38620) |****+
Info: [ 38620,  41044) |********+
Info: [ 41044,  43468) | 
Info: [ 43468,  45892) | 
Info: [ 45892,  48316) | 
Info: [ 48316,  50740) | 
Info: [ 50740,  53164) | 
Info: [ 53164,  55588) | 
Info: [ 55588,  58012) | 
Info: [ 58012,  60436) | 
Info: [ 60436,  62860) | 
Info: [ 62860,  65284) | 
Info: [ 65284,  67708) | 
Info: [ 67708,  70132) | 
Info: [ 70132,  72556) | 
Info: [ 72556,  74980) |*******+
Info: [ 74980,  77404) |***************************+
Info: [ 77404,  79828) |*******************************************************+
Info: [ 79828,  82252) |************************************************************ 
Info: Checksum: 0x404fe67f

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6322 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       11        988 |   11   988 |      5355|       0.58       0.58|
Info:       2000 |       79       1920 |   68   932 |      4511|       0.28       0.86|
Info:       3000 |      201       2795 |  122   875 |      3735|       0.30       1.16|
Info:       4000 |      388       3607 |  187   812 |      3112|       0.29       1.44|
Info:       5000 |      676       4317 |  288   710 |      2519|       0.24       1.69|
Info:       6000 |     1014       4966 |  338   649 |      2032|       0.27       1.96|
Info:       7000 |     1385       5581 |  371   615 |      1525|       0.21       2.17|
Info:       8000 |     1771       6195 |  386   614 |      1048|       0.19       2.37|
Info:       9000 |     2157       6801 |  386   606 |       549|       0.21       2.58|
Info:       9900 |     2383       7476 |  226   675 |         0|       0.52       3.10|
Info: Routing complete.
Info: Router1 time 3.10s
Info: Checksum: 0xf2dce2a2

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> negedge):
Info:       type curr  total name
Info:   clk-to-q  2.15  2.15 Source aes_module_inst.aes_inst.keysched_inst.sbox_inst3.byte_out_SB_RAM40_4K_RDATA_RAM.RDATA_2
Info:    routing  0.96  3.11 Net aes_module_inst.aes_inst.keysched_inst.sbox_out[3][4] (8,13) -> (9,12)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_99_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               keysched.v:49.16-49.24
Info:      logic  0.31  3.42 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_99_D_SB_LUT4_O_LC.O
Info:    routing  0.59  4.01 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_99_D[1] (9,12) -> (9,11)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_67_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  4.32 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_67_D_SB_LUT4_O_LC.O
Info:    routing  1.27  5.60 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_67_D[1] (9,11) -> (7,10)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_35_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.91 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_35_D_SB_LUT4_O_LC.O
Info:    routing  0.59  6.50 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_35_D[1] (7,10) -> (7,10)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_35_DFFLC.I0
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.47  6.97 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNESR_Q_35_DFFLC.I0
Info: 3.56 ns logic, 3.41 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RST$sb_io.D_IN_0
Info:    routing  2.58  2.58 Net RST$SB_IO_IN (26,33) -> (20,17)
Info:                          Sink UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_LC.I0
Info:                          Defined in:
Info:                               uart.v:11.7-11.10
Info:      logic  0.45  3.03 Source UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_LC.O
Info:    routing  0.59  3.61 Net UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O[0] (20,17) -> (19,18)
Info:                          Sink UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.99 Source UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:    routing  2.13  6.12 Net UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_O (19,18) -> (17,33)
Info:                          Sink $gbuf_UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  0.62  6.74 Source $gbuf_UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.60  7.34 Net UART_TX_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_1_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce (17,33) -> (10,15)
Info:                          Sink aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  7.44 Source aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info: 1.54 ns logic, 5.90 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source UART_TX_SB_DFFES_Q_D_SB_LUT4_O_LC.O
Info:    routing  2.44  2.98 Net UART_TX$SB_IO_OUT (16,20) -> (24,33)
Info:                          Sink UART_TX$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top_level.v:13.18-13.27
Info: 0.54 ns logic, 2.44 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 71.76 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 7.44 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 2.98 ns

Info: Slack histogram:
Info:  legend: * represents 31 endpoint(s)
Info:          + represents [1,31) endpoint(s)
Info: [ 34698,  37069) |****+
Info: [ 37069,  39440) |*************+
Info: [ 39440,  41811) |*****+
Info: [ 41811,  44182) | 
Info: [ 44182,  46553) | 
Info: [ 46553,  48924) | 
Info: [ 48924,  51295) | 
Info: [ 51295,  53666) | 
Info: [ 53666,  56037) | 
Info: [ 56037,  58408) | 
Info: [ 58408,  60779) | 
Info: [ 60779,  63150) | 
Info: [ 63150,  65521) | 
Info: [ 65521,  67892) | 
Info: [ 67892,  70263) | 
Info: [ 70263,  72634) | 
Info: [ 72634,  75005) | 
Info: [ 75005,  77376) |*******************+
Info: [ 77376,  79747) |******************************+
Info: [ 79747,  82118) |************************************************************ 

Info: Program finished normally.
