## The Custom Cluster Approach: Blue Gene/L

> ##自定义群集方法：蓝色基因/L

Blue Gene/L (BG/L) is a scalable message-passing supercomputer whose design offers unprecedented computing density as measured by compute power per watt. By focusing on power efficiency, BG/L also achieves unmatched throughput per cubic foot. High computing density, combined with cost-effective nodes and exten- sive support for RAS, allows BG/L to efficiently scale to very large processor counts. BG/L is a distributed-memory, message-passing computer but one that is quite different from the cluster-based, often throughput-oriented computers that rely on commodity technology in the processors, interconnect, and, sometimes, the pack- aging and system-level organization. BG/L uses a special customized processing node that contains two processors (derived from low-power, lower-clock-rate PowerPC 440 chips used in the embedded market), caches, and interconnect logic.

> 蓝色基因/L（BG/L）是一种可扩展的消息传递超级计算机，其设计提供了前所未有的计算密度，如每瓦计算功率测量。通过专注于功率效率，BG/L 还可以实现每立方英尺无与伦比的吞吐量。高计算密度，结合具有成本效益的节点和对 RAS 的扩展支持，使 BG/L 有效地扩展到非常大的处理器计数。BG/L 是一款分布式记忆，消息通讯的计算机，但与基于群集的，通常面向吞吐量的计算机完全不同，这些计算机依赖于处理器，互连的商品技术，有时甚至是包装和包装和系统级组织。BG/L 使用一个特殊的自定义处理节点，该节点包含两个处理器（源自嵌入式市场中使用的低功率，低锁定电源 PowerPC 440 芯片），Caches 和互连逻辑。

A complete computing node is formed by adding SDRAM chips, which are the only commodity semiconductor parts in the BG/L design.

> 通过添加 SDRAM 芯片来形成一个完整的计算节点，这是 BG/L 设计中唯一的商品半导体零件。

BG/L consists of up to 64 K nodes organized into 32 racks each containing 1 K nodes in about 50 cubic feet. Each rack contains two double-sided boards with 512 nodes each. Due to the high density within a board and rack, 85% of the intercon- nect is within a single rack, greatly reducing the complexity and latency associated with connections between racks. Furthermore, the compact size of a rack, which is enabled by the low power and high density of each node, greatly improves effi- ciency, since the interconnection network for connections within a single rack are integrated into the single compute chip that comprises each node.

> BG/L 由高达 64 k 的节点组成，分为 32 个架子，每个架子包含约 50 立方英尺的 1 K 节点。每个机架都包含两个双面板，每个板上有 512 个节点。由于板和机架内的高密度，互连的 85％在单个机架内，大大降低了与机架之间的连接相关的复杂性和延迟。此外，机架的紧凑尺寸是由每个节点的低功率和高密度启用的，这大大提高了效率，因为单个机架中用于连接的互连网络集成到一个包含每个节点的单个计算芯片中。

[Appendix F](#_bookmark595) discusses the main BL/G interconnect network, which is a three- dimensional torus. There are four other networks: Gigabit Ethernet, connected at designated I/O nodes; a JTAG network used for test; a barrier network; and a global collective network. The barrier network contains four independent channels and can be used for performing a global or or a global and across all the processors with latency of less than 1.5 microseconds. The global collective network connects all the processors in a tree and is used for global operations. It supports a variety of integer reductions directly, avoiding the need to involve the processor, and leading to times for large-scale reductions that are 10 to 100 times faster than in typical supercomputers. The collective network can also be used to broadcast a single value efficiently. Support for the collective network as well as the torus is included in the chip that forms of the heart of each processing node.

> [附录 F]（#_ bookmark595）讨论了主 BL/G 互连网络，该网络是三维圆环。还有其他四个网络：千兆以太网，连接在指定的 I/O 节点上；用于测试的 JTAG 网络；障碍网络；和全球集体网络。屏障网络包含四个独立的渠道，可用于执行全局或全局，并且在所有延迟小于 1.5 微秒的处理器中。全球集体网络连接树上的所有处理器，用于全局操作。它直接支持各种整数减少，避免了涉及处理器的需求，并导致大规模减少的时间比典型的超级计算机快 10 到 100 倍。集体网络也可以用来有效地广播单个值。对集体网络以及圆环的支持包含在每个处理节点的心脏形式的芯片中。

##### _The Blue Gene/L Computing Node_

> ##### _蓝色基因/L 计算节点_

Each BG/L node consists of a single processing chip and several SDRAM chips. The BG/L processing chip, shown in [Figure I.18](#_bookmark759), contains the following:

> 每个 BG/L 节点由一个单个处理芯片和几个 SDRAM 芯片组成。BG/L 处理芯片，如[图 I.18]（#_ bookmark759）所示，包含以下内容：

1. Two PowerPC 440 CPUs, each a two-issue superscalar with a seven-stage pipeline and speculative out-order issue capability, clocked at a modest (and power-saving) 700 MHz. Each CPU has separate 32 KB I and D caches that are nonbblocking with up to four outstanding misses. Cache coherence must be enforced in software. Each CPU also contains a pair of floating-point coprocessors, each with its own FP register set and each capable of issuing a multiply-add each clock cycle, supporting a special SIMD instruction set capability that includes complex arithmetic using a pair of registers and 128-bit operands.

> 1.两个 PowerPC 440 CPU，每个 CPU 都具有七个阶段管道和投机性外级问题能力的两级超级标准，以适度的（和节省电源）700 MHz 为时钟。每个 CPU 都有单独的 32 kb I 和 D 缓存，这些缓存最多可容纳四个杰出的失误。缓存连贯性必须在软件中执行。每个 CPU 还包含一对浮点协处理器，每个处理器都有自己的 FP 寄存器集，并且每个都能在每个时钟周期中发出多重添加，并支持特殊的 SIMD 指令设置功能，其中包括使用一对寄存器和 128 的复杂算术 - 行操作数。

2. Separate fully associative L2 caches, each with 2 KB of data and a 128-byte block size, that act essentially like prefetch buffers. The L2 cache controllers recognize streamed data access and also handle prefetch from L3 or main mem- ory. They have low latency (11 cycles) and provide high bandwidth (5 bytes per clock). The L2 prefetch buffer can supply 5.5 GB/sec to the L1 caches.

> 2.单独的完全关联的 L2 缓存，每个缓存带有 2 kb 的数据和一个 128 字节的块大小，其作用基本上像预取缓冲区一样。L2 缓存控制器识别流的数据访问，还可以从 L3 或 Main Mem-Ory 处理预取。它们的潜伏期低（11 个周期），并提供高带宽（每个时钟 5 个字节）。L2 预取缓冲液可以向 L1 缓存提供 5.5 GB/sec。

3. A 4 MB L3 cache implemented with embedded DRAM. Each L2 buffer is con- nected by a bus supplying 11 GB/sec of bandwidth from the L3 cache.

> 3.用嵌入式 DRAM 实现的 4 MB L3 缓存。每个 L2 缓冲液都通过从 L3 缓存提供 11 GB/sec 的总线来连接。

![](./media/image771.png)

Figure I.18 The BG/L processing node. The unfilled boxes are the PowerPC processors with added floating-point units. The solid gray boxes are network interfaces, and the shaded lighter gray boxes are part of the memory system, which is supplemented by DDR RAMS.

> 图 I.18 BG/L 处理节点。未填充的盒子是带有浮点单元的 PowerPC 处理器。实心灰色框是网络接口，阴影较浅的灰色框是内存系统的一部分，并由 DDR RAM 补充。

1. A memory bus supporting 256 to 512 MB of DDR DRAMS and providing 5.5 GB/sec of memory bandwidth to the L3 cache. This amount of memory might seem rather modest for each node, given that the node contains two pro- cessors, each with two FP units. Indeed Amdahl’s rule of thumb (1 MB per 1 MIPS) and an assumption of 25% of peak performance would favor about 2.7 times the memory per node. For floating-point-intensive applications where the computational need usually grows faster than linear in the memory size, the upper limit of 512 MB/node is probably reasonable.

> 1.支持 256 至 512 MB DDR DRAM 的内存总线，并为 L3 缓存提供 5.5 GB/sec 的内存带宽。鉴于节点包含两个传授，每个节点都有两个 fp 单元，因此每个节点的内存量似乎相当适中。确实，Amdahl 的经验法则（每 1 MIP 1 MB）和峰值性能的 25％的假设有利于每个节点记忆的 2.7 倍。对于浮点密集型应用程序，计算需求通常比内存大小的线性更快，因此 512 MB/节点的上限可能是合理的。

2. Support logic for the five interconnection networks.

> 2.支持五个互连网络的逻辑。

Byplacing all the logic other than DRAMsintoa single chip, BG/Lachieveshigher density, lower power, and lower cost, making it possible to pack the processing nodes extremely densely. The density in terms allows the interconnection networkstobelow latency, high bandwidth, and quite cost effective. The combination yieldsa supercom- puter that scales very cost-effectively, yielding an order-of-magnitude improvement

> 借助除 Dramsintoa 单芯片，BG/Lachieveshigher 密度，较低功率和较低成本的所有逻辑，使得可以极度密集地包装处理节点。用术语的密度允许互连网络 stobelow 延迟，高带宽和相当成本效益。组合产生非常成本效率的缩放器的超级 compoter，从而获得了刻度的提高

<img src="./media/image774.png" style="width:5.03209in;height:3.345in" />

Figure I.19 The 64 K-processor Blue Gene/L system.

> 图 I.19 64 K 加工液蓝色基因/L 系统。

For example, BG/L with 64 K nodes has a peak performance of 360 TF and uses about 1.4 megawatts. To achieve 360 TF peak using the Power5 +, which is the most power-efficient, high-end FP processor, would require about 23,500 processors (the dual processor can execute up to 8 FLOPs/clock at 1.9 GHz). The power requirement for just the processors, without external cache, DRAM, or interconnect, would be about 2.9 megawatts, or about double the power of the entire BG/L system. Likewise, the smaller die size of the BG/L node and its need for DRAMs as the only external chip produce significant cost savings versus a node built using a high-end multiprocessor. [Figure I.19](#_bookmark760) shows a photo of the 64K node BG/L. The total size occupied by this 128K-processor multiprocessor is com- parable to that occupied by earlier multiprocessors with 16K processors.

> 例如，具有 64 K 节点的 BG/L 的峰值性能为 360 TF，使用约 1.4 兆瓦。为了实现 360 TF 峰，使用 Power5 +，这是功率最高的高端 FP 处理器，将需要约 23,500 个处理器（双处理器可以在 1.9 GHz 时执行高达 8 个 Flops/Clock）。仅处理外部缓存，DRAM 或互连的处理器的功率要求约为 2.9 兆瓦，或整个 BG/L 系统的功率两倍。同样，BG/L 节点的较小的模具尺寸及其对 DRAM 的需求，因为唯一的外部芯片可节省大量成本，而不是使用高端多处理器构建的节点。[图 I.19]（#_ bookmark760）显示了 64k 节点 BG/L 的照片。这个 128K 加工程序多处理器所占据的总尺寸与早期的多处理器占用 16K 处理器所占用的总尺寸。
