Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_1
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_2
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_1
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_2
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_0_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_sources/tutorial/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.sim/sim_1/impl/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.sim/sim_1/impl/timing/glbl.v:6]
