<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1428967633">
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="PA-TCL" Name="vga_top.tcl"/>
  <File Type="OPT-DCP" Name="vga_top_opt.dcp"/>
  <File Type="OPT-DRC" Name="vga_top_drc_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="vga_top_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="vga_top_drc_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="vga_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="vga_top_io_placed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="vga_top_postroute_physopt.dcp"/>
  <File Type="BITSTR-MMI" Name="vga_top.mmi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="vga_top_timing_summary_postroute_physopted.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="vga_top.sysdef"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="vga_top_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="vga_top.bit"/>
  <File Type="ROUTE-SIMILARITY" Name="vga_top_incremental_reuse_routed.rpt"/>
  <File Type="BG-BIN" Name="vga_top.bin"/>
  <File Type="BITSTR-MSK" Name="vga_top.msk"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="vga_top_postplace_pwropt.dcp"/>
  <File Type="BITSTR-RBT" Name="vga_top.rbt"/>
  <File Type="BITSTR-NKY" Name="vga_top.nky"/>
  <File Type="PHYSOPT-DCP" Name="vga_top_physopt.dcp"/>
  <File Type="BITSTR-BMM" Name="vga_top_bd.bmm"/>
  <File Type="PHYSOPT-DRC" Name="vga_top_drc_physopted.rpt"/>
  <File Type="RDI-RDI" Name="vga_top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="vga_top_timing_summary_postroute_physopted.pb"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="vga_top.drc"/>
  <File Type="BG-BGN" Name="vga_top.bgn"/>
  <File Type="ROUTE-TIMING-RPX" Name="vga_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="vga_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="vga_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="vga_top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="vga_top_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="vga_top_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="vga_top_power_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="vga_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="vga_top_drc_routed.rpt"/>
  <File Type="ROUTE-DCP" Name="vga_top_routed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="vga_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="vga_top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="vga_top_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="vga_top_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="vga_top_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="vga_top_clock_utilization_placed.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/type_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../chris/disp_draw/disp_draw.srcs/sources_1/new/type_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1428527976"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga_pkg.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_display_gen.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Project/vga/vga.srcs/sources_1/new/vga_display_gen.vhd"/>
        <Attr Name="ImportTime" Val="1428936316"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Project/vga/vga.srcs/sources_1/imports/vga/vga_controller_640_60.vhd"/>
        <Attr Name="ImportTime" Val="1428935732"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Project/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1428933921"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga_top.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/vga/vga_controller.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Project/vga/vga.srcs/sources_1/imports/vga/vga_controller.vhd"/>
        <Attr Name="ImportTime" Val="1428936457"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/vga/vga_component.vhd">
      <FileInfo>
        <Attr Name="Library" Val="work"/>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Project/vga/vga.srcs/sources_1/imports/vga/vga_component.vhd"/>
        <Attr Name="ImportTime" Val="1428936025"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="vga_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Desktop/Nexys4_vga.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../home/jmurray/Desktop/Nexys4_vga.xdc"/>
        <Attr Name="ImportTime" Val="1428962824"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
