xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Tools/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Tools/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_Beispielrechner_System_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Beispielrechner_System_0_0/sim/design_1_Beispielrechner_System_0_0.vhd,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../synthese.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
