{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.66,
          "height": 1.2,
          "width": 1.2
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.127
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.09999999999999999,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.095,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.419,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.15,
        0.175,
        0.2,
        0.25,
        0.35,
        0.4,
        0.5,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.419,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.5,
          "drill": 0.25
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "svga-devboard.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.25,
        "wire_width": 5
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DVI_DIFF",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 5
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 5
      },
      {
        "bus_width": 24,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Five_volt",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(194, 0, 0)",
        "track_width": 0.35,
        "via_diameter": 0.5,
        "via_drill": 0.25,
        "wire_width": 11
      },
      {
        "bus_width": 24,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Ground",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 0, 0)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.25,
        "wire_width": 12
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Low_volt",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(237, 237, 0)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.25,
        "wire_width": 11
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "RAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 5
      },
      {
        "bus_width": 24,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Three_volt",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(221, 133, 0)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.25,
        "wire_width": 12
      },
      {
        "bus_width": 11,
        "clearance": 0.1,
        "diff_pair_gap": 0.17,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USBC_DIFF",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 5
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_12+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_12-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_14+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_14-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_19+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_19-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_2+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_2-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_21+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_21-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_4+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_4-"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_6+"
      },
      {
        "netclass": "DVI_DIFF",
        "pattern": "DRGB_6-"
      },
      {
        "netclass": "Five_volt",
        "pattern": "+5V"
      },
      {
        "netclass": "Five_volt",
        "pattern": "/Power/VINC1"
      },
      {
        "netclass": "Five_volt",
        "pattern": "/Power/VINC2"
      },
      {
        "netclass": "Five_volt",
        "pattern": "/Power/VINC3"
      },
      {
        "netclass": "Five_volt",
        "pattern": "/Power/VIND22"
      },
      {
        "netclass": "Five_volt",
        "pattern": "VAA"
      },
      {
        "netclass": "Ground",
        "pattern": "GND"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+0.75V"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+0V8"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+1V0"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+1V1"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+1V2"
      },
      {
        "netclass": "Low_volt",
        "pattern": "+1V8"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_CK+"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_CK-"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_CKE"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_0"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_1"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_10"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_11"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_12"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_13"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_14"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_15"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_16"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_17"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_18"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_19"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_2"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_20"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_21"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_22"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_23"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_24"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_25"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_26"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_27"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_28"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_29"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_3"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_30"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_31"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_4"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_5"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_6"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_7"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_8"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_DQ_9"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_0+"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_0-"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_1+"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_1-"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_2+"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_2-"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_3+"
      },
      {
        "netclass": "RAM",
        "pattern": "/DRAM/RAM_S_3-"
      },
      {
        "netclass": "RAM",
        "pattern": "Net-(LPDDR3-PadB3)"
      },
      {
        "netclass": "Three_volt",
        "pattern": "+2V5"
      },
      {
        "netclass": "Three_volt",
        "pattern": "+3.3V"
      },
      {
        "netclass": "Three_volt",
        "pattern": "/DAC/VAA13"
      },
      {
        "netclass": "Three_volt",
        "pattern": "/DAC/VAA29"
      },
      {
        "netclass": "Three_volt",
        "pattern": "/DAC/VAA30"
      },
      {
        "netclass": "Three_volt",
        "pattern": "/Power/VIND21"
      },
      {
        "netclass": "Three_volt",
        "pattern": "/Power/VIND23"
      },
      {
        "netclass": "USBC_DIFF",
        "pattern": "USBC_3+"
      },
      {
        "netclass": "USBC_DIFF",
        "pattern": "USBC_3-"
      },
      {
        "netclass": "USBC_DIFF",
        "pattern": "USBC_5+"
      },
      {
        "netclass": "USBC_DIFF",
        "pattern": "USBC_5-"
      },
      {
        "netclass": "Ground",
        "pattern": "DVI_SH"
      },
      {
        "netclass": "Ground",
        "pattern": "VGA_SH"
      },
      {
        "netclass": "Ground",
        "pattern": "DVI_SH"
      },
      {
        "netclass": "Ground",
        "pattern": "VID_GND"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "04b78285-4974-4fa0-8f4e-46d399f5727c",
      ""
    ],
    [
      "00000000-0000-0000-0000-0000629a7666",
      "VGA + DVI + USBC"
    ],
    [
      "00000000-0000-0000-0000-000060796dc8",
      "DAC"
    ],
    [
      "00000000-0000-0000-0000-00006666df7a",
      "PCI"
    ],
    [
      "00000000-0000-0000-0000-00005f777ffb",
      "FPGA GPU"
    ],
    [
      "00000000-0000-0000-0000-00006038529d",
      "Signal Voltage-level translation"
    ],
    [
      "00000000-0000-0000-0000-0000649752b2",
      "DRAM"
    ],
    [
      "00000000-0000-0000-0000-0000652c62be",
      "Power"
    ]
  ],
  "text_variables": {}
}
