<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xc7k325t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="30"/>
      </probeOptions>
      <nets>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[31]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[30]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[29]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[28]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[27]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[26]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[25]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[24]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[23]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[22]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[21]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[20]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[19]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[18]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[17]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[16]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[15]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[14]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[13]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[12]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[11]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[10]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[9]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[8]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[7]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[6]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[5]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[4]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[3]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_pc_D[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[5]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[4]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[3]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[2]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[1]"/>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/new_count_no_spec_inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tlim]__0[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/wpgen[1].wpg0.wpr_reg[1][addr]__0[29]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[7]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[6]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[5]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[4]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[3]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[2]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[1]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tt]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0_1[4]"/>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0_1[3]"/>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0_1[2]"/>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0_1[1]"/>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0[7]"/>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][wim]__0[6]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/data3_1[25]"/>
        <net name="leon/vhdl.p0/iu/data3_1[24]"/>
        <net name="leon/vhdl.p0/iu/data3_1[23]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/data3[30]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/asr17_gen__0[13]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_1[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_2[7]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_2[6]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_3[10]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_3[9]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="5"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_4[14]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_4[13]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_4[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[23]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[22]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[21]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[20]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[19]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[18]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[17]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_5[16]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_6[28]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_6[27]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0_6[26]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="19"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0[31]"/>
        <net name="leon/vhdl.p0/iu/r_reg[x][data][1]__0[30]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/asr17_gen_1[14]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/asr17_gen_2[25]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/asr17_gen[27]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tfilt]__0[3]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tfilt]__0[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][ctrl][pc]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[7]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[6]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[5]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[4]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[3]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[2]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[1]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tbufcnt]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[7]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[6]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[5]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[4]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[3]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[2]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[1]"/>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[asi]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[9]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[8]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[7]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[6]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[5]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[4]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[3]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[2]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[1]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[23]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[22]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[21]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[20]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[19]"/>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0_2[18]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/irreg.ir_reg[addr]__0[28]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/trojan_inst_match"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/trojan_mode"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[err]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tov]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsugen.dsur_reg[tovb]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsur[asi]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/dsur[tfilt]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/ov"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/p_0_in223_in"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/p_283_in"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[d][annul]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[w][s][et]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][ctrl][pv]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][ctrl][trap]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][mexc]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/r_reg[x][set]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/rin[d][step]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/wpgen[0].wpg0.wpr_reg[0][load]__0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="leon/vhdl.p0/iu/wpgen[1].wpg0.wpr_reg[1][load]__0"/>
      </nets>
    </probe>
  </probeset>
</probeData>
