<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: vlg_mod.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a32565401a088b1e3847ad9da183c480.html">vtarget-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">vlg_mod.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ---Hongce Zhang (hongcez@princeton.edu)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef ILANG_VTARGET_OUT_VLG_MOD_H__</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define ILANG_VTARGET_OUT_VLG_MOD_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;ilang/verilog-in/verilog_analysis_wrapper.h&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html">   22</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_modifier.html">VerilogModifier</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="comment">// ---------------------- TYPE ------------------------- //</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> std::tuple&lt;long,        <span class="comment">// lineno</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                     std::string, <span class="comment">// varname (short name)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                     <span class="keywordtype">bool</span>&gt;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a5ed5731d7ee366308968d6e0250c6e36">   29</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a5ed5731d7ee366308968d6e0250c6e36">info_t</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, <span class="comment">// file name</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                   std::vector&lt;info_t&gt;&gt;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">   33</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">fn_l_map_t</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;long,        <span class="comment">// lineno</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                  <span class="comment">// std::string, // module name</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                     std::string, <span class="comment">// varname to add a__DOT__b__DOT__ ...</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                     <span class="keywordtype">unsigned</span>&gt;    <span class="comment">// width</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a73cfb61be9c43781db8d3fd3d6e7a150">   39</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a73cfb61be9c43781db8d3fd3d6e7a150">mod_decl_item_t</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;long,        <span class="comment">// lineno</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                  <span class="comment">// std::string, // instance name</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                     std::string, <span class="comment">// varname to add a__DOT__b__DOT__ ...</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                     <span class="keywordtype">unsigned</span>&gt;    <span class="comment">// width</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a3cd64ee15b44ee8db99440c8ed821274">   46</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a3cd64ee15b44ee8db99440c8ed821274">mod_inst_item_t</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;long,        <span class="comment">// linenoe</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                     std::string, <span class="comment">// varname</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                     unsigned,    <span class="comment">// width</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                     std::string&gt; <span class="comment">// short_sig_name;</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#ae4123864b878de05b4fdc4914375e3be">   53</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#ae4123864b878de05b4fdc4914375e3be">assign_item_t</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, <span class="comment">// file name</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                   std::vector&lt;mod_decl_item_t&gt;&gt;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">   57</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">mod_decl_map_t</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, <span class="comment">// file name</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                   std::vector&lt;mod_inst_item_t&gt;&gt;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">   62</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">mod_inst_map_t</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, <span class="comment">// file name</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                   std::vector&lt;assign_item_t&gt;&gt;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">   67</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">assign_map_t</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#aaac11900bc8265e1ab7f7adeae280090">   70</a></span>&#160;  <span class="keyword">typedef</span> std::pair&lt;std::string, unsigned&gt; <a class="code" href="classilang_1_1_verilog_modifier.html#aaac11900bc8265e1ab7f7adeae280090">vlg_sig_t</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">   73</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">enum</span> { AUTO = 0, NEW = 1, OLD = 2 } <a class="code" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classilang_1_1_verilog_modifier.html#a8f4357eabcbb70cef8b0b63973f8fd6b">VerilogModifier</a>(<a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a>* _vlg_info_ptr, <a class="code" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a> port_decl_style,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                  <span class="keywordtype">bool</span> add_keep_or_not); <span class="comment">//</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_modifier.html#afc2015ebd6bb6b1cea53606f14bbd901">~VerilogModifier</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_modifier.html#a6aafe464fae6df2fe5f39afd81a7ea59">ReadModifyWrite</a>(<span class="keyword">const</span> std::string&amp; filename, std::istream&amp; fin,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                       std::ostream&amp; fout);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_modifier.html#a8a84bd9fb886ad3a493f4f29372de87a">FinishRecording</a>();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_modifier.html#a52374142f5ed997f2c43ac8ea6df2558">RecordKeepSignalName</a>(<span class="keyword">const</span> std::string&amp; vname);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  vlg_sig_t <a class="code" href="classilang_1_1_verilog_modifier.html#addcca83b4565acc464a0badefd65f721">RecordConnectSigName</a>(<span class="keyword">const</span> std::string&amp; vlg_sig_name,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                 <span class="keyword">const</span> std::string&amp; suffix = <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// --------------- MEMBERS ---------------------------- //</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a68345754ff948794a806e1546a7f0371">   98</a></span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">fn_l_map_t</a> <a class="code" href="classilang_1_1_verilog_modifier.html#a68345754ff948794a806e1546a7f0371">fn_l_map</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a597025ba07fca4df02694b8b43b024ec">  100</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">mod_decl_map_t</a> <a class="code" href="classilang_1_1_verilog_modifier.html#a597025ba07fca4df02694b8b43b024ec">mod_decl_map</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a8b1b9d586f423352980a91bc2b636559">  102</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">mod_inst_map_t</a> <a class="code" href="classilang_1_1_verilog_modifier.html#a8b1b9d586f423352980a91bc2b636559">mod_inst_map</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#ae3b59ed5802dbb820d2f8343eadad1a9">  104</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">assign_map_t</a> <a class="code" href="classilang_1_1_verilog_modifier.html#ae3b59ed5802dbb820d2f8343eadad1a9">assign_map</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a3a5d35d198159da2a4e7acf49d459c94">  106</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a>* <a class="code" href="classilang_1_1_verilog_modifier.html#a3a5d35d198159da2a4e7acf49d459c94">vlg_info_ptr</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#afd3fce6508583e2cfb16af5e291c3ffe">  108</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">port_decl_style_t</a> <a class="code" href="classilang_1_1_verilog_modifier.html#afd3fce6508583e2cfb16af5e291c3ffe">_port_decl_style</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_modifier.html#a68318181696877ecd45661fb1fa5795a">  110</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_modifier.html#a68318181696877ecd45661fb1fa5795a">_add_keep_or_not</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// --------------- HELPERS --------------------------- //</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">static</span> std::string add_keep_to_port(<span class="keyword">const</span> std::string&amp; line_in,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                      <span class="keyword">const</span> std::string&amp; vname);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">static</span> std::string add_keep_to_a_line(<span class="keyword">const</span> std::string&amp; line_in,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                        <span class="keyword">const</span> std::string&amp; vname);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">static</span> std::string</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  add_assign_wire_to_this_line(<span class="keyword">const</span> std::string&amp; line_in,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                               <span class="keyword">const</span> std::string&amp; vname, <span class="keywordtype">unsigned</span> width,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                               <span class="keyword">const</span> std::string&amp; short_name);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span> add_mod_decl_wire_to_this_line(<span class="keyword">const</span> std::string&amp; line_in,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                      std::string&amp; line_out,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                      <span class="keyword">const</span> std::string&amp; vname, <span class="keywordtype">unsigned</span> width);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> add_mod_inst_wire_to_this_line(<span class="keyword">const</span> std::string&amp; line_in,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                      std::string&amp; line_out,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                      <span class="keyword">const</span> std::string&amp; vname, <span class="keywordtype">unsigned</span> width);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}; <span class="comment">// class VerilogModifier</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif // ILANG_VTARGET_OUT_VLG_MOD_H__</span></div><div class="ttc" id="classilang_1_1_verilog_modifier_html_a68345754ff948794a806e1546a7f0371"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a68345754ff948794a806e1546a7f0371">ilang::VerilogModifier::fn_l_map</a></div><div class="ttdeci">fn_l_map_t fn_l_map</div><div class="ttdoc">the record of where to insert keep </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:98</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a3a5d35d198159da2a4e7acf49d459c94"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a3a5d35d198159da2a4e7acf49d459c94">ilang::VerilogModifier::vlg_info_ptr</a></div><div class="ttdeci">VerilogInfo * vlg_info_ptr</div><div class="ttdoc">The pointer object so we can get verilog information of the implementation. </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:106</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a52374142f5ed997f2c43ac8ea6df2558"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a52374142f5ed997f2c43ac8ea6df2558">ilang::VerilogModifier::RecordKeepSignalName</a></div><div class="ttdeci">void RecordKeepSignalName(const std::string &amp;vname)</div><div class="ttdoc">record the name to add a keep there </div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a68318181696877ecd45661fb1fa5795a"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a68318181696877ecd45661fb1fa5795a">ilang::VerilogModifier::_add_keep_or_not</a></div><div class="ttdeci">bool _add_keep_or_not</div><div class="ttdoc">whether to add keep </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:110</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a5ed5731d7ee366308968d6e0250c6e36"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a5ed5731d7ee366308968d6e0250c6e36">ilang::VerilogModifier::info_t</a></div><div class="ttdeci">std::tuple&lt; long, std::string, bool &gt; info_t</div><div class="ttdoc">a tuple to store all related info for modification </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:29</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a597025ba07fca4df02694b8b43b024ec"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a597025ba07fca4df02694b8b43b024ec">ilang::VerilogModifier::mod_decl_map</a></div><div class="ttdeci">mod_decl_map_t mod_decl_map</div><div class="ttdoc">decl modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:100</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a218488747a1334039416a460648069be"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a218488747a1334039416a460648069be">ilang::VerilogModifier::port_decl_style_t</a></div><div class="ttdeci">port_decl_style_t</div><div class="ttdoc">The style or port declaration. </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:73</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a37fbc29fc3412bd541ff99262e560f8d"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a37fbc29fc3412bd541ff99262e560f8d">ilang::VerilogModifier::assign_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; assign_item_t &gt; &gt; assign_map_t</div><div class="ttdoc">type of an wire assignment modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:67</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_afd3fce6508583e2cfb16af5e291c3ffe"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#afd3fce6508583e2cfb16af5e291c3ffe">ilang::VerilogModifier::_port_decl_style</a></div><div class="ttdeci">port_decl_style_t _port_decl_style</div><div class="ttdoc">cache the style </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:108</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_afc2015ebd6bb6b1cea53606f14bbd901"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#afc2015ebd6bb6b1cea53606f14bbd901">ilang::VerilogModifier::~VerilogModifier</a></div><div class="ttdeci">~VerilogModifier()</div><div class="ttdoc">Destructor: </div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_ae3b59ed5802dbb820d2f8343eadad1a9"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#ae3b59ed5802dbb820d2f8343eadad1a9">ilang::VerilogModifier::assign_map</a></div><div class="ttdeci">assign_map_t assign_map</div><div class="ttdoc">an wire assignment modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:104</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_addcca83b4565acc464a0badefd65f721"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#addcca83b4565acc464a0badefd65f721">ilang::VerilogModifier::RecordConnectSigName</a></div><div class="ttdeci">vlg_sig_t RecordConnectSigName(const std::string &amp;vlg_sig_name, const std::string &amp;suffix=&quot;&quot;)</div><div class="ttdoc">record the name to add related wires </div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a8f4357eabcbb70cef8b0b63973f8fd6b"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a8f4357eabcbb70cef8b0b63973f8fd6b">ilang::VerilogModifier::VerilogModifier</a></div><div class="ttdeci">VerilogModifier(VerilogInfo *_vlg_info_ptr, port_decl_style_t port_decl_style, bool add_keep_or_not)</div><div class="ttdoc">Constructor: </div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a8a84bd9fb886ad3a493f4f29372de87a"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a8a84bd9fb886ad3a493f4f29372de87a">ilang::VerilogModifier::FinishRecording</a></div><div class="ttdeci">void FinishRecording()</div><div class="ttdoc">do some work (sorting) </div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html">ilang::VerilogModifier</a></div><div class="ttdoc">the class for modification to verilog </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:22</div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_ae4123864b878de05b4fdc4914375e3be"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#ae4123864b878de05b4fdc4914375e3be">ilang::VerilogModifier::assign_item_t</a></div><div class="ttdeci">std::tuple&lt; long, std::string, unsigned, std::string &gt; assign_item_t</div><div class="ttdoc">type of an wire assignment modification item </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:53</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a58d78e5dc00b893ffa189fedf6c14701"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a58d78e5dc00b893ffa189fedf6c14701">ilang::VerilogModifier::fn_l_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; info_t &gt; &gt; fn_l_map_t</div><div class="ttdoc">filename -&gt; (lineno, varname, is_port_sig) vec </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:33</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_acb9e870be99eb8e95c90d99e372f450f"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#acb9e870be99eb8e95c90d99e372f450f">ilang::VerilogModifier::mod_decl_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; mod_decl_item_t &gt; &gt; mod_decl_map_t</div><div class="ttdoc">type of decl modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:57</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a8b1b9d586f423352980a91bc2b636559"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a8b1b9d586f423352980a91bc2b636559">ilang::VerilogModifier::mod_inst_map</a></div><div class="ttdeci">mod_inst_map_t mod_inst_map</div><div class="ttdoc">a module inst modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:102</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a6aafe464fae6df2fe5f39afd81a7ea59"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a6aafe464fae6df2fe5f39afd81a7ea59">ilang::VerilogModifier::ReadModifyWrite</a></div><div class="ttdeci">void ReadModifyWrite(const std::string &amp;filename, std::istream &amp;fin, std::ostream &amp;fout)</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a73cfb61be9c43781db8d3fd3d6e7a150"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a73cfb61be9c43781db8d3fd3d6e7a150">ilang::VerilogModifier::mod_decl_item_t</a></div><div class="ttdeci">std::tuple&lt; long, std::string, unsigned &gt; mod_decl_item_t</div><div class="ttdoc">type of a module decl modification item </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:39</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a95cc4a65c41ee34468a9e92a67e48b85"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a95cc4a65c41ee34468a9e92a67e48b85">ilang::VerilogModifier::mod_inst_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; mod_inst_item_t &gt; &gt; mod_inst_map_t</div><div class="ttdoc">type of a module inst modification record </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:62</div></div>
<div class="ttc" id="classilang_1_1_verilog_info_html"><div class="ttname"><a href="classilang_1_1_verilog_info.html">ilang::VerilogInfo</a></div><div class="ttdoc">The class that invoke the analyzer. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:173</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_a3cd64ee15b44ee8db99440c8ed821274"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#a3cd64ee15b44ee8db99440c8ed821274">ilang::VerilogModifier::mod_inst_item_t</a></div><div class="ttdeci">std::tuple&lt; long, std::string, unsigned &gt; mod_inst_item_t</div><div class="ttdoc">type of a module inst modification item </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:46</div></div>
<div class="ttc" id="classilang_1_1_verilog_modifier_html_aaac11900bc8265e1ab7f7adeae280090"><div class="ttname"><a href="classilang_1_1_verilog_modifier.html#aaac11900bc8265e1ab7f7adeae280090">ilang::VerilogModifier::vlg_sig_t</a></div><div class="ttdeci">std::pair&lt; std::string, unsigned &gt; vlg_sig_t</div><div class="ttdoc">type of an wire name w. width </div><div class="ttdef"><b>Definition:</b> vlg_mod.h:70</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
