#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 23 14:28:43 2022
# Process ID: 7160
# Log file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/planAhead_run_1/planAhead.log
# Journal file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  mclk]]
startgroup
set_property package_pin G12 [get_ports reset]
endgroup
startgroup
set_property package_pin G1 [get_ports {Led[7]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin N6 [get_ports {Led[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Led[2]}]]
startgroup
set_property package_pin P6 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {Led[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports mclk]
endgroup
save_constraints
