--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

E:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf counter.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;

 5243 paths analyzed, 223 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.133ns.
--------------------------------------------------------------------------------

Paths for end point ve_5 (SLICE_X28Y32.CE), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.124ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y32.F4      net (fanout=15)       0.640   error
    SLICE_X31Y32.X       Tilo                  0.704   dirs_1
                                                       _old_UDR_1<1>1
    SLICE_X31Y33.G4      net (fanout=3)        0.614   _old_UDR_1<1>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_5
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.541ns logic, 6.583ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X26Y34.F3      net (fanout=15)       0.402   error
    SLICE_X26Y34.X       Tilo                  0.759   dirs_6
                                                       _old_UDR_1<6>1
    SLICE_X29Y32.F2      net (fanout=3)        0.473   _old_UDR_1<6>
    SLICE_X29Y32.X       Tilo                  0.704   dirs_4
                                                       state_cmp_eq000015
    SLICE_X31Y33.F1      net (fanout=3)        1.018   state_cmp_eq000015
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_5
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (5.596ns logic, 6.491ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.029ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y35.F3      net (fanout=15)       0.640   error
    SLICE_X31Y35.X       Tilo                  0.704   dirs_3
                                                       _old_UDR_1<3>1
    SLICE_X31Y33.G1      net (fanout=3)        0.519   _old_UDR_1<3>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_5
    -------------------------------------------------  ---------------------------
    Total                                     12.029ns (5.541ns logic, 6.488ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point ve_4 (SLICE_X28Y32.CE), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.124ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y32.F4      net (fanout=15)       0.640   error
    SLICE_X31Y32.X       Tilo                  0.704   dirs_1
                                                       _old_UDR_1<1>1
    SLICE_X31Y33.G4      net (fanout=3)        0.614   _old_UDR_1<1>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_4
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.541ns logic, 6.583ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.087ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X26Y34.F3      net (fanout=15)       0.402   error
    SLICE_X26Y34.X       Tilo                  0.759   dirs_6
                                                       _old_UDR_1<6>1
    SLICE_X29Y32.F2      net (fanout=3)        0.473   _old_UDR_1<6>
    SLICE_X29Y32.X       Tilo                  0.704   dirs_4
                                                       state_cmp_eq000015
    SLICE_X31Y33.F1      net (fanout=3)        1.018   state_cmp_eq000015
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_4
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (5.596ns logic, 6.491ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.029ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.106 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y35.F3      net (fanout=15)       0.640   error
    SLICE_X31Y35.X       Tilo                  0.704   dirs_3
                                                       _old_UDR_1<3>1
    SLICE_X31Y33.G1      net (fanout=3)        0.519   _old_UDR_1<3>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X28Y32.CE      net (fanout=4)        1.425   ve_not0001
    SLICE_X28Y32.CLK     Tceck                 0.555   ve_5
                                                       ve_4
    -------------------------------------------------  ---------------------------
    Total                                     12.029ns (5.541ns logic, 6.488ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point ve_3 (SLICE_X30Y32.CE), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.109 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y32.F4      net (fanout=15)       0.640   error
    SLICE_X31Y32.X       Tilo                  0.704   dirs_1
                                                       _old_UDR_1<1>1
    SLICE_X31Y33.G4      net (fanout=3)        0.614   _old_UDR_1<1>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X30Y32.CE      net (fanout=4)        1.419   ve_not0001
    SLICE_X30Y32.CLK     Tceck                 0.555   ve_3
                                                       ve_3
    -------------------------------------------------  ---------------------------
    Total                                     12.118ns (5.541ns logic, 6.577ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.081ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.109 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X26Y34.F3      net (fanout=15)       0.402   error
    SLICE_X26Y34.X       Tilo                  0.759   dirs_6
                                                       _old_UDR_1<6>1
    SLICE_X29Y32.F2      net (fanout=3)        0.473   _old_UDR_1<6>
    SLICE_X29Y32.X       Tilo                  0.704   dirs_4
                                                       state_cmp_eq000015
    SLICE_X31Y33.F1      net (fanout=3)        1.018   state_cmp_eq000015
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X30Y32.CE      net (fanout=4)        1.419   ve_not0001
    SLICE_X30Y32.CLK     Tceck                 0.555   ve_3
                                                       ve_3
    -------------------------------------------------  ---------------------------
    Total                                     12.081ns (5.596ns logic, 6.485ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/recv_state_0 (FF)
  Destination:          ve_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.109 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/recv_state_0 to ve_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.YQ      Tcko                  0.652   MyInstanceName/recv_state<0>
                                                       MyInstanceName/recv_state_0
    SLICE_X29Y35.G2      net (fanout=34)       2.396   MyInstanceName/recv_state<0>
    SLICE_X29Y35.Y       Tilo                  0.704   dirs_7
                                                       MyInstanceName/recv_error1
    SLICE_X31Y35.F3      net (fanout=15)       0.640   error
    SLICE_X31Y35.X       Tilo                  0.704   dirs_3
                                                       _old_UDR_1<3>1
    SLICE_X31Y33.G1      net (fanout=3)        0.519   _old_UDR_1<3>
    SLICE_X31Y33.Y       Tilo                  0.704   state<1>
                                                       state_cmp_eq00007
    SLICE_X31Y33.F2      net (fanout=3)        0.731   state_cmp_eq00007
    SLICE_X31Y33.X       Tilo                  0.704   state<1>
                                                       state_and00001
    SLICE_X26Y35.G2      net (fanout=12)       0.735   state_and0000
    SLICE_X26Y35.Y       Tilo                  0.759   ve_not0001
                                                       dirs_not000111
    SLICE_X26Y35.F3      net (fanout=2)        0.042   N18
    SLICE_X26Y35.X       Tilo                  0.759   ve_not0001
                                                       ve_not00011
    SLICE_X30Y32.CE      net (fanout=4)        1.419   ve_not0001
    SLICE_X30Y32.CLK     Tceck                 0.555   ve_3
                                                       ve_3
    -------------------------------------------------  ---------------------------
    Total                                     12.023ns (5.541ns logic, 6.482ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_1 (SLICE_X32Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_2 (FF)
  Destination:          MyInstanceName/rx_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.047 - 0.046)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_2 to MyInstanceName/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.YQ      Tcko                  0.470   MyInstanceName/rx_data<3>
                                                       MyInstanceName/rx_data_2
    SLICE_X32Y34.BX      net (fanout=3)        0.461   MyInstanceName/rx_data<2>
    SLICE_X32Y34.CLK     Tckdi       (-Th)    -0.134   MyInstanceName/rx_data<1>
                                                       MyInstanceName/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.604ns logic, 0.461ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_5 (SLICE_X29Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_6 (FF)
  Destination:          MyInstanceName/rx_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_6 to MyInstanceName/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.522   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_6
    SLICE_X29Y34.BX      net (fanout=3)        0.454   MyInstanceName/rx_data<6>
    SLICE_X29Y34.CLK     Tckdi       (-Th)    -0.093   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.615ns logic, 0.454ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_6 (SLICE_X28Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_7 (FF)
  Destination:          MyInstanceName/rx_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_7 to MyInstanceName/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.XQ      Tcko                  0.474   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_7
    SLICE_X28Y34.BY      net (fanout=3)        0.480   MyInstanceName/rx_data<7>
    SLICE_X28Y34.CLK     Tckdi       (-Th)    -0.152   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.626ns logic, 0.480ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: MyInstanceName/rx_countdown<5>/CLK
  Logical resource: MyInstanceName/rx_countdown_5/CK
  Location pin: SLICE_X42Y60.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: MyInstanceName/rx_countdown<5>/CLK
  Logical resource: MyInstanceName/rx_countdown_5/CK
  Location pin: SLICE_X42Y60.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: MyInstanceName/rx_countdown<5>/CLK
  Logical resource: MyInstanceName/rx_countdown_5/CK
  Location pin: SLICE_X42Y60.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.133|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5243 paths, 0 nets, and 729 connections

Design statistics:
   Minimum period:  12.133ns{1}   (Maximum frequency:  82.420MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 03 04:22:12 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



