Analysis & Synthesis report for comp16
Sat Jan 27 20:00:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |comp16|uartRecFIFO:inst9|state
 12. State Machine - |comp16|uart:inst1|receiver:uart_rx|state
 13. State Machine - |comp16|uart:inst1|transmitter:uart_tx|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for uartRecFIFO:inst9|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated
 21. Source assignments for DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated
 22. Parameter Settings for User Entity Instance: uart:inst1
 23. Parameter Settings for User Entity Instance: uart:inst1|baud_rate_gen:uart_baud
 24. Parameter Settings for User Entity Instance: uart:inst1|transmitter:uart_tx
 25. Parameter Settings for User Entity Instance: uart:inst1|receiver:uart_rx
 26. Parameter Settings for User Entity Instance: pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i
 27. Parameter Settings for User Entity Instance: vga_controller:inst11
 28. Parameter Settings for Inferred Entity Instance: uartRecFIFO:inst9|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: DualRAM:inst4|altsyncram:mem_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan 27 20:00:47 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; comp16                                      ;
; Top-level Entity Name           ; comp16                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 733                                         ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,050,624                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; comp16             ; comp16             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; comp16.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/edward/comp16/comp16.bdf                                                         ;         ;
; central.v                        ; yes             ; User Verilog HDL File              ; /home/edward/comp16/central.v                                                          ;         ;
; step.v                           ; yes             ; User Verilog HDL File              ; /home/edward/comp16/step.v                                                             ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; /home/edward/comp16/alu.v                                                              ;         ;
; RAMData.mif                      ; yes             ; User Memory Initialization File    ; /home/edward/comp16/RAMData.mif                                                        ;         ;
; pc.v                             ; yes             ; User Verilog HDL File              ; /home/edward/comp16/pc.v                                                               ;         ;
; DualRam.v                        ; yes             ; User Verilog HDL File              ; /home/edward/comp16/DualRam.v                                                          ;         ;
; mainIO.v                         ; yes             ; User Verilog HDL File              ; /home/edward/comp16/mainIO.v                                                           ;         ;
; IO/uart/receiver.v               ; yes             ; User Verilog HDL File              ; /home/edward/comp16/IO/uart/receiver.v                                                 ;         ;
; IO/uart/transmitter.v            ; yes             ; User Verilog HDL File              ; /home/edward/comp16/IO/uart/transmitter.v                                              ;         ;
; IO/uart/uart.v                   ; yes             ; User Verilog HDL File              ; /home/edward/comp16/IO/uart/uart.v                                                     ;         ;
; IO/uart/baud_rate_gen.v          ; yes             ; User Verilog HDL File              ; /home/edward/comp16/IO/uart/baud_rate_gen.v                                            ;         ;
; IO/uart/uartRecFIFO.v            ; yes             ; User Verilog HDL File              ; /home/edward/comp16/IO/uart/uartRecFIFO.v                                              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; /home/edward/comp16/pll.v                                                              ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File              ; /home/edward/comp16/pll/pll_0002.v                                                     ; pll     ;
; debugOut.v                       ; yes             ; User Verilog HDL File              ; /home/edward/comp16/debugOut.v                                                         ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File                     ; /home/edward/comp16/vga_controller.vhd                                                 ;         ;
; vga_gen_test.v                   ; yes             ; User Verilog HDL File              ; /home/edward/comp16/vga_gen_test.v                                                     ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_93k1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/edward/comp16/db/altsyncram_93k1.tdf                                             ;         ;
; db/altsyncram_4nu1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/edward/comp16/db/altsyncram_4nu1.tdf                                             ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/edward/comp16/db/decode_dla.tdf                                                  ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/edward/comp16/db/decode_61a.tdf                                                  ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/edward/comp16/db/mux_chb.tdf                                                     ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1345                                                                ;
;                                             ;                                                                     ;
; Combinational ALUT usage for logic          ; 1789                                                                ;
;     -- 7 input functions                    ; 21                                                                  ;
;     -- 6 input functions                    ; 845                                                                 ;
;     -- 5 input functions                    ; 349                                                                 ;
;     -- 4 input functions                    ; 267                                                                 ;
;     -- <=3 input functions                  ; 307                                                                 ;
;                                             ;                                                                     ;
; Dedicated logic registers                   ; 733                                                                 ;
;                                             ;                                                                     ;
; I/O pins                                    ; 21                                                                  ;
; Total MLAB memory bits                      ; 0                                                                   ;
; Total block memory bits                     ; 1050624                                                             ;
;                                             ;                                                                     ;
; Total DSP Blocks                            ; 1                                                                   ;
;                                             ;                                                                     ;
; Total PLLs                                  ; 3                                                                   ;
;     -- PLLs                                 ; 3                                                                   ;
;                                             ;                                                                     ;
; Maximum fan-out node                        ; pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 488                                                                 ;
; Total fan-out                               ; 15408                                                               ;
; Average fan-out                             ; 5.70                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |comp16                                   ; 1789 (1)            ; 733 (0)                   ; 1050624           ; 1          ; 21   ; 0            ; |comp16                                                                                            ; comp16          ; work         ;
;    |DualRAM:inst4|                        ; 120 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4                                                                              ; DualRAM         ; work         ;
;       |altsyncram:mem_rtl_0|              ; 120 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0                                                         ; altsyncram      ; work         ;
;          |altsyncram_4nu1:auto_generated| ; 120 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated                          ; altsyncram_4nu1 ; work         ;
;             |decode_61a:rden_decode_a|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|decode_61a:rden_decode_a ; decode_61a      ; work         ;
;             |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|decode_61a:rden_decode_b ; decode_61a      ; work         ;
;             |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|decode_dla:decode3       ; decode_dla      ; work         ;
;             |mux_chb:mux4|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|mux_chb:mux4             ; mux_chb         ; work         ;
;             |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|mux_chb:mux5             ; mux_chb         ; work         ;
;    |PC:inst6|                             ; 36 (36)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |comp16|PC:inst6                                                                                   ; PC              ; work         ;
;    |alu:inst3|                            ; 188 (188)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |comp16|alu:inst3                                                                                  ; alu             ; work         ;
;    |central:inst|                         ; 1137 (1137)         ; 306 (306)                 ; 0                 ; 0          ; 0    ; 0            ; |comp16|central:inst                                                                               ; central         ; work         ;
;    |debugOut:inst8|                       ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|debugOut:inst8                                                                             ; debugOut        ; work         ;
;    |mainIO:inst7|                         ; 120 (120)           ; 262 (262)                 ; 0                 ; 0          ; 0    ; 0            ; |comp16|mainIO:inst7                                                                               ; mainIO          ; work         ;
;    |pll:inst10|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|pll:inst10                                                                                 ; pll             ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|pll:inst10|pll_0002:pll_inst                                                               ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i                                       ; altera_pll      ; work         ;
;    |step:inst2|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|step:inst2                                                                                 ; step            ; work         ;
;    |uart:inst1|                           ; 75 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |comp16|uart:inst1                                                                                 ; uart            ; work         ;
;       |baud_rate_gen:uart_baud|           ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |comp16|uart:inst1|baud_rate_gen:uart_baud                                                         ; baud_rate_gen   ; work         ;
;       |receiver:uart_rx|                  ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |comp16|uart:inst1|receiver:uart_rx                                                                ; receiver        ; work         ;
;       |transmitter:uart_tx|               ; 14 (14)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |comp16|uart:inst1|transmitter:uart_tx                                                             ; transmitter     ; work         ;
;    |uartRecFIFO:inst9|                    ; 29 (29)             ; 42 (42)                   ; 2048              ; 0          ; 0    ; 0            ; |comp16|uartRecFIFO:inst9                                                                          ; uartRecFIFO     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |comp16|uartRecFIFO:inst9|altsyncram:mem_rtl_0                                                     ; altsyncram      ; work         ;
;          |altsyncram_93k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |comp16|uartRecFIFO:inst9|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated                      ; altsyncram_93k1 ; work         ;
;    |vga_controller:inst11|                ; 39 (39)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |comp16|vga_controller:inst11                                                                      ; vga_controller  ; work         ;
;    |vga_gen_test:inst15|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |comp16|vga_gen_test:inst15                                                                        ; vga_gen_test    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; RAMData.mif ;
; uartRecFIFO:inst9|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None        ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |comp16|pll:inst10 ; pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |comp16|uartRecFIFO:inst9|state ;
+----------+--------------------------------------+
; Name     ; state.01                             ;
+----------+--------------------------------------+
; state.00 ; 0                                    ;
; state.01 ; 1                                    ;
+----------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |comp16|uart:inst1|receiver:uart_rx|state                               ;
+----------------------+----------------------+---------------------+---------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA ;
+----------------------+----------------------+---------------------+---------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                   ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                   ;
+----------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |comp16|uart:inst1|transmitter:uart_tx|state                                   ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; uartRecFIFO:inst9|state~5              ; Lost fanout        ;
; uart:inst1|transmitter:uart_tx|state~5 ; Lost fanout        ;
; uart:inst1|transmitter:uart_tx|state~6 ; Lost fanout        ;
; Total Number of Removed Registers = 3  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 733   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 601   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:inst1|transmitter:uart_tx|tx      ; 2       ;
; vga_controller:inst11|h_sync           ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; uartRecFIFO:inst9|mem_rtl_0_bypass[0]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[1]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[2]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[3]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[4]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[5]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[6]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[7]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[8]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[9]  ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[10] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[11] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[12] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[13] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[14] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[15] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[16] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[17] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[18] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[19] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[20] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[21] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[22] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[23] ; uartRecFIFO:inst9|mem_rtl_0 ;
; uartRecFIFO:inst9|mem_rtl_0_bypass[24] ; uartRecFIFO:inst9|mem_rtl_0 ;
+----------------------------------------+-----------------------------+


+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+---------------------------+-------------------------+------+
; Register Name             ; Megafunction            ; Type ;
+---------------------------+-------------------------+------+
; DualRAM:inst4|aVal[0..15] ; DualRAM:inst4|mem_rtl_0 ; RAM  ;
; DualRAM:inst4|bVal[0..15] ; DualRAM:inst4|mem_rtl_0 ; RAM  ;
+---------------------------+-------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |comp16|mainIO:inst7|io[1][3]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |comp16|uart:inst1|receiver:uart_rx|bitpos[0]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |comp16|uart:inst1|transmitter:uart_tx|bitpos[0] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |comp16|uart:inst1|receiver:uart_rx|sample[3]    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |comp16|alu:inst3|result[11]                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |comp16|alu:inst3|result[6]                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |comp16|alu:inst3|result[2]                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |comp16|alu:inst3|result[13]                     ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[15][15]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[14][11]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[13][11]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[12][14]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[11][14]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[10][15]             ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[9][11]              ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[7][12]              ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[6][13]              ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[2][9]               ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[1][15]              ;
; 24:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[0][12]              ;
; 25:1               ; 8 bits    ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |comp16|central:inst|regFile[8][8]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[15][1]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[14][0]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[13][5]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[12][6]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[11][7]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[10][2]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[9][6]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[7][6]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[6][3]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[2][7]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[1][7]               ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[0][4]               ;
; 29:1               ; 8 bits    ; 152 LEs       ; 32 LEs               ; 120 LEs                ; Yes        ; |comp16|central:inst|regFile[3][11]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 32 LEs               ; 104 LEs                ; Yes        ; |comp16|central:inst|regFile[8][6]               ;
; 30:1               ; 8 bits    ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |comp16|central:inst|regFile[4][13]              ;
; 29:1               ; 8 bits    ; 152 LEs       ; 32 LEs               ; 120 LEs                ; Yes        ; |comp16|central:inst|regFile[4][2]               ;
; 42:1               ; 8 bits    ; 224 LEs       ; 112 LEs              ; 112 LEs                ; Yes        ; |comp16|central:inst|regFile[5][8]               ;
; 29:1               ; 8 bits    ; 152 LEs       ; 32 LEs               ; 120 LEs                ; Yes        ; |comp16|central:inst|regFile[3][6]               ;
; 42:1               ; 8 bits    ; 224 LEs       ; 112 LEs              ; 112 LEs                ; Yes        ; |comp16|central:inst|regFile[5][5]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |comp16|alu:inst3|ShiftRight0                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |comp16|alu:inst3|ShiftRight0                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |comp16|alu:inst3|ShiftRight0                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |comp16|uartRecFIFO:inst9|state                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |comp16|vga_controller:inst11|v_count            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |comp16|central:inst|Mux302                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |comp16|mainIO:inst7|Mux9                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |comp16|uart:inst1|receiver:uart_rx|state        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |comp16|uart:inst1|transmitter:uart_tx|Selector1 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |comp16|uart:inst1|transmitter:uart_tx|Selector2 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |comp16|debugOut:inst8|out[0]                    ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |comp16|alu:inst3|Add0                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for uartRecFIFO:inst9|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for DualRAM:inst4|altsyncram:mem_rtl_0|altsyncram_4nu1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; CLK_SPEED      ; 50000000 ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst1|baud_rate_gen:uart_baud ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLOCK_SPEED    ; 50000000 ; Signed Integer                                      ;
; RX_ACC_MAX     ; 27       ; Signed Integer                                      ;
; TX_ACC_MAX     ; 434      ; Signed Integer                                      ;
; RX_ACC_WIDTH   ; 5        ; Signed Integer                                      ;
; TX_ACC_WIDTH   ; 9        ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst1|transmitter:uart_tx ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                    ;
; STATE_START    ; 01    ; Unsigned Binary                                    ;
; STATE_DATA     ; 10    ; Unsigned Binary                                    ;
; STATE_STOP     ; 11    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst1|receiver:uart_rx ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                 ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                 ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 3                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                            ;
; phase_shift1                         ; 10000 ps               ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 31.481481 MHz          ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:inst11 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; h_pulse        ; 96    ; Signed Integer                            ;
; h_bp           ; 48    ; Signed Integer                            ;
; h_pixels       ; 640   ; Signed Integer                            ;
; h_fp           ; 16    ; Signed Integer                            ;
; h_pol          ; '0'   ; Enumerated                                ;
; v_pulse        ; 2     ; Signed Integer                            ;
; v_bp           ; 35    ; Signed Integer                            ;
; v_pixels       ; 400   ; Signed Integer                            ;
; v_fp           ; 12    ; Signed Integer                            ;
; v_pol          ; '1'   ; Enumerated                                ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uartRecFIFO:inst9|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_93k1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DualRAM:inst4|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                 ;
; WIDTH_A                            ; 16                   ; Untyped                 ;
; WIDTHAD_A                          ; 16                   ; Untyped                 ;
; NUMWORDS_A                         ; 65536                ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 16                   ; Untyped                 ;
; WIDTHAD_B                          ; 16                   ; Untyped                 ;
; NUMWORDS_B                         ; 65536                ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; RAMData.mif          ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_4nu1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; uartRecFIFO:inst9|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 8                                      ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 8                                      ;
;     -- NUMWORDS_B                         ; 256                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; DualRAM:inst4|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 65536                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 16                                     ;
;     -- NUMWORDS_B                         ; 65536                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 733                         ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 551                         ;
;     ENA CLR SCLR      ; 12                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 12                          ;
;     SLD               ; 24                          ;
;     plain             ; 83                          ;
; arriav_lcell_comb     ; 1791                        ;
;     arith             ; 156                         ;
;         1 data inputs ; 107                         ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 12                          ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 1606                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 255                         ;
;         5 data inputs ; 349                         ;
;         6 data inputs ; 845                         ;
;     shared            ; 8                           ;
;         2 data inputs ; 8                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 21                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 4.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jan 27 19:59:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off comp16 -c comp16
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clkSe.v
    Info (12023): Found entity 1: clkSe File: /home/edward/comp16/clkSe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comp16.bdf
    Info (12023): Found entity 1: comp16
Info (12021): Found 1 design units, including 1 entities, in source file central.v
    Info (12023): Found entity 1: central File: /home/edward/comp16/central.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file step.v
    Info (12023): Found entity 1: step File: /home/edward/comp16/step.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file manual.v
    Info (12023): Found entity 1: manual File: /home/edward/comp16/manual.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: /home/edward/comp16/ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: /home/edward/comp16/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: /home/edward/comp16/pc.v Line: 1
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: /home/edward/comp16/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: /home/edward/comp16/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outSe.v
    Info (12023): Found entity 1: outSe File: /home/edward/comp16/outSe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DualRam.v
    Info (12023): Found entity 1: DualRAM File: /home/edward/comp16/DualRam.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainIO.v
    Info (12023): Found entity 1: mainIO File: /home/edward/comp16/mainIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/7_Seg/segOut.v
    Info (12023): Found entity 1: segOut File: /home/edward/comp16/IO/7_Seg/segOut.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/Serial/shift.v
    Info (12023): Found entity 1: shift File: /home/edward/comp16/IO/Serial/shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/receiver.v
    Info (12023): Found entity 1: receiver File: /home/edward/comp16/IO/uart/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: /home/edward/comp16/IO/uart/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uart.v
    Info (12023): Found entity 1: uart File: /home/edward/comp16/IO/uart/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: /home/edward/comp16/IO/uart/baud_rate_gen.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uartRecFIFO.v
    Info (12023): Found entity 1: uartRecFIFO File: /home/edward/comp16/IO/uart/uartRecFIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/edward/comp16/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/edward/comp16/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_uart.v
    Info (12023): Found entity 1: pll_uart File: /home/edward/comp16/pll_uart.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_uart/pll_uart_0002.v
    Info (12023): Found entity 1: pll_uart_0002 File: /home/edward/comp16/pll_uart/pll_uart_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uartClkDivBy16.v
    Info (12023): Found entity 1: uartClkDivBy16 File: /home/edward/comp16/IO/uart/uartClkDivBy16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/testRdy.v
    Info (12023): Found entity 1: testRdy File: /home/edward/comp16/IO/uart/testRdy.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file IO/uart/uartFPGA4FUN.v
    Info (12023): Found entity 1: async_transmitter File: /home/edward/comp16/IO/uart/uartFPGA4FUN.v Line: 13
    Info (12023): Found entity 2: async_receiver File: /home/edward/comp16/IO/uart/uartFPGA4FUN.v Line: 74
    Info (12023): Found entity 3: ASSERTION_ERROR File: /home/edward/comp16/IO/uart/uartFPGA4FUN.v Line: 179
    Info (12023): Found entity 4: BaudTickGen File: /home/edward/comp16/IO/uart/uartFPGA4FUN.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file debugOut.v
    Info (12023): Found entity 1: debugOut File: /home/edward/comp16/debugOut.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file intProc.v
    Info (12023): Found entity 1: intProc File: /home/edward/comp16/intProc.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: /home/edward/comp16/vga_controller.vhd Line: 28
    Info (12023): Found entity 1: vga_controller File: /home/edward/comp16/vga_controller.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_gen_test.v
    Info (12023): Found entity 1: vga_gen_test File: /home/edward/comp16/vga_gen_test.v Line: 1
Info (12127): Elaborating entity "comp16" for the top level hierarchy
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst1"
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "uart:inst1|baud_rate_gen:uart_baud" File: /home/edward/comp16/IO/uart/uart.v Line: 18
Info (12128): Elaborating entity "transmitter" for hierarchy "uart:inst1|transmitter:uart_tx" File: /home/edward/comp16/IO/uart/uart.v Line: 24
Info (12128): Elaborating entity "receiver" for hierarchy "uart:inst1|receiver:uart_rx" File: /home/edward/comp16/IO/uart/uart.v Line: 30
Info (12128): Elaborating entity "mainIO" for hierarchy "mainIO:inst7"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst10"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst10|pll_0002:pll_inst" File: /home/edward/comp16/pll.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/comp16/pll/pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/comp16/pll/pll_0002.v Line: 91
Info (12133): Instantiated megafunction "pll:inst10|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/edward/comp16/pll/pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "10000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "31.481481 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "central" for hierarchy "central:inst"
Warning (10230): Verilog HDL assignment warning at central.v(190): truncated value with size 32 to match size of target (16) File: /home/edward/comp16/central.v Line: 190
Info (12128): Elaborating entity "DualRAM" for hierarchy "DualRAM:inst4"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst6"
Warning (10230): Verilog HDL assignment warning at pc.v(19): truncated value with size 32 to match size of target (16) File: /home/edward/comp16/pc.v Line: 19
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst3"
Info (12128): Elaborating entity "step" for hierarchy "step:inst2"
Warning (10230): Verilog HDL assignment warning at step.v(17): truncated value with size 32 to match size of target (2) File: /home/edward/comp16/step.v Line: 17
Info (12128): Elaborating entity "uartRecFIFO" for hierarchy "uartRecFIFO:inst9"
Warning (10230): Verilog HDL assignment warning at uartRecFIFO.v(22): truncated value with size 32 to match size of target (8) File: /home/edward/comp16/IO/uart/uartRecFIFO.v Line: 22
Warning (10230): Verilog HDL assignment warning at uartRecFIFO.v(35): truncated value with size 32 to match size of target (8) File: /home/edward/comp16/IO/uart/uartRecFIFO.v Line: 35
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:inst11"
Info (12128): Elaborating entity "vga_gen_test" for hierarchy "vga_gen_test:inst15"
Info (12128): Elaborating entity "debugOut" for hierarchy "debugOut:inst8"
Warning (276020): Inferred RAM node "uartRecFIFO:inst9|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uartRecFIFO:inst9|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DualRAM:inst4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to RAMData.mif
Info (12130): Elaborated megafunction instantiation "uartRecFIFO:inst9|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "uartRecFIFO:inst9|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_93k1.tdf
    Info (12023): Found entity 1: altsyncram_93k1 File: /home/edward/comp16/db/altsyncram_93k1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DualRAM:inst4|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DualRAM:inst4|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "RAMData.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nu1.tdf
    Info (12023): Found entity 1: altsyncram_4nu1 File: /home/edward/comp16/db/altsyncram_4nu1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/edward/comp16/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/edward/comp16/db/decode_61a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/edward/comp16/db/mux_chb.tdf Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "pll_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_uart -sip pll_uart.sip -library lib_pll_uart was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity pll_uart -sip pll_uart.sip -library lib_pll_uart was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_uart -sip pll_uart.sip -library lib_pll_uart was ignored
Warning (20013): Ignored 317 assignments for entity "pll_uart_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2299 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 2138 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1098 megabytes
    Info: Processing ended: Sat Jan 27 20:00:47 2018
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:02:40


