0.6
2019.2
Nov  6 2019
21:57:16
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/UDP-parser-v0.1/UDP-parser-v0.1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/UDP-parser-v0.1/UDP-parser-v0.1.srcs/sim_1/new/testb.v,1590782336,verilog,,,,testb,,,,,,,,
D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/UDP-parser-v0.1/UDP-parser-v0.1.srcs/sources_1/new/udp.v,1590810036,verilog,,D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/UDP-parser-v0.1/UDP-parser-v0.1.srcs/sim_1/new/testb.v,,udpparser,,,,,,,,
