
<html><head><title>Product Overview</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pallabi" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600411303" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="This manual describes the use flow information in Voltus-Fi Custom Power Integrity Solution." />
<meta name="DocTitle" content="Voltus-Fi Custom Power Integrity Solution XL User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Product Overview" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2" />
<meta name="Keyword" content="voltusFIXL" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600411303" />
<meta name="NextFile" content="dataprep.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Digital IC Design,Digital IC Design" />
<meta name="PrevFile" content="starting.html" />
<meta name="c_product" content="Virtuoso Power System,Voltus-Fi" />
<meta name="Product" content="Virtuoso Power System,Voltus-Fi" />
<meta name="ProductFamily" content="Virtuoso Power System,Voltus-Fi" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Voltus-Fi Custom Power Integrity Solution XL User Guide -- Product Overview" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="voltusFIXLICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="voltusFIXLTOC.html">Contents</a></li><li><a class="prev" href="starting.html" title="Getting Started with Voltus-Fi-XL">Getting Started with Voltus-Fi ...</a></li><li style="float: right;"><a class="viewPrint" href="voltusFIXL.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="dataprep.html" title="Data Preparation">Data Preparation</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Voltus-Fi Custom Power Integrity Solution XL User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>3
<a id="pgfId-55593"></a><a id="97089"></a></h1>
<h1>
<a id="pgfId-55595"></a><hr />
<a id="50787"></a>Product Overview<hr />
</h1>

<p>
<a id="pgfId-89375"></a>The Voltus-Fi-XL product is used for transistor-level power-integrity analysis, which includes multi-mode simulation (MMSIM) electromigration and voltage drop (EMIR) analysis for transistor designs. The target designs include analog, analog/mixed-signal (AMS), and custom digital designs of large sizes that are created using Virtuoso. </p>
<p>
<a id="pgfId-89394"></a>This product is tightly integrated within Virtuoso. The results of the analyses are displayed on the Virtuoso layout. Voltus-Fi-XL also generates text reports of the analyses and lets you query the analyses results to view specific violations in the layout. This is used to identify and debug regions of high IR drop and EM violations in the design. After analyzing the EMIR results, you can create <a id="marker-89377"></a>power-grid views (PGVs) of the design block, which can then be used in Voltus for mixed-signal analysis. </p>
<p>
<a id="pgfId-88761"></a>Voltus-Fi-XL uses the simulation database generated by simulators&#8212;Spectre<sup>&#174;</sup> Accelerated Parallel Simulator (APS) and Spectre<sup>&#174;</sup> eXtensive Partitioning Simulator (XPS)&#8212;as inputs to perform EMIR analysis.</p>
<p>
<a id="pgfId-88365"></a>A brief description of the capabilities of the two simulators is provided below.</p>
<ul><li>
<a id="pgfId-52066"></a>Spectre<sup> </sup>APS is a new-generation SPICE simulator that provides high performance, high capacity circuit simulation with full Spectre accuracy. APS achieves maximum simulation performance by enabling multi-threading on multi-core and multi-CPU shared memory systems. </li><li>
<a id="pgfId-61651"></a>Spectre XPS is a new-generation transistor-level circuit simulator that emphasizes high simulation performance and large simulation capacity, and addresses the design and verification needs of full-chip low-power designs at advanced process nodes. </li></ul>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-62629"></a>For detailed information about Spectre APS/XPS, see &#8220;Introducing the Spectre Circuit Simulator&#8221; in <em>Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</em>. </div>

<h2>
<a id="pgfId-52714"></a><a id="80794"></a>Key Pr<a id="marker-88536"></a>oduct Features and Description</h2>

<p>
<a id="pgfId-52724"></a>The following table lists the key features of Voltus-Fi-XL.</p>

<h4>Table 3-1
<a id="pgfId-52759"></a>Product Features &#8211; Voltus-Fi-XL </h4>
<p>
<a id="pgfId-52830"></a></p>
<table class="webflareTable" id="#id52760">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id87663">
<a id="pgfId-87663"></a>Feature</span>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<span class="tbl-head" id="#id87665">
<a id="pgfId-87665"></a>Description </span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-90046"></a>Extraction </p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-90048"></a>Supports the generation of the Detailed Standard Parasitic Format (xDSPF) file using Quantus. This file is provides all the parasitic information of the design for performing simulation using Spectre. </p>
<p>
<a id="pgfId-90052"></a>For details, see the &#8220;<a href="extract_dspf.html#80363">xDSPF Generation using Quantus</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-90036"></a>Simulation-based Analysis</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-90038"></a>Uses APS/XPS&#8212;direct or iterated method for EMIR analysis.</p>
<p>
<a id="pgfId-90041"></a>For details of the two methods, see <a href="dataprep.html#81519">Spectre APS/XPS EMIR Flow Overview</a> in the &#8220;Data Preparation&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-90024"></a>Multiple Simulation Results Files for EMIR Analysis</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-90026"></a>Supports the following:</p>

<ul><li>
<a id="pgfId-90027"></a>Specifying multiple bin files that contain simulation results for different nets from the same testbench. </li><li>
<a id="pgfId-90028"></a>Specifying multiple bin files that contain simulation results from different testbenches for the same design</li></ul>


<p>
<a id="pgfId-90032"></a>For details, see the &#8220;<a href="irdrop.html#58483">IR Drop Analysis Results</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-90014"></a>Static Current Analysis </p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-90016"></a>A static EMIR analysis evaluates IR drop and EM currents based on user-provided subcircuit instance current consumptions without running a transient or DC simulation. </pre>
<p>
<a id="pgfId-90020"></a>For details, see the &#8220;<a href="static.html#67049">Static Current Analysis</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-90000"></a>Viewing IR Drop Analysis Results</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-90002"></a>Signal net and power-rail IR drop analysis includes support for the following:</p>

<ul><li>
<a id="pgfId-90003"></a>Solid shape highlighting</li><li>
<a id="pgfId-90004"></a>Displaying and Querying Results</li><li>
<a id="pgfId-90005"></a>Analyzing power-gated designs</li><li>
<a id="pgfId-90006"></a>The following plot types; peak and average IR drop, transistor voltage, peak and average tap current, RMS tap current, powergate current, powergate voltage, peak, average, and RMS resistor current, and effective resistance plots</li></ul>




<p>
<a id="pgfId-90010"></a>For details, see the &#8220;<a href="irdrop.html#58483">IR Drop Analysis Results</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89984"></a>Viewing EM Analysis Results</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-89986"></a>Signal net and power-rail EM analysis includes support for the following:</p>

<ul><li>
<a id="pgfId-89987"></a>Solid shape highlighting</li><li>
<a id="pgfId-89988"></a>Displaying and Querying Results</li><li>
<a id="pgfId-89989"></a>All types of EM analysis: peak, average, rms, AC-peak, and absavg</li><li>
<a id="pgfId-89990"></a>Text-based ICT file for specifying EM rules</li><li>
<a id="pgfId-89991"></a>Advanced EM rules with <code>qrcTechFile</code> for 20nm and below technologies.</li><li>
<a id="pgfId-89992"></a>The <code>emDataFile.txt</code> file is supported for backward compatibility in 28nm and above technologies.</li></ul>






<p>
<a id="pgfId-89996"></a>For details, see &#8220;<a href="emanalysis.html#58483">EM Analysis Results</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89973"></a>PGV Generation</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-89975"></a>Static and Dynamic PGV generation feature lets you create <a id="marker-89976"></a>power-grid views (PGVs) of an analog design block that can be used in Voltus for mixed-signal analysis.</p>
<p>
<a id="pgfId-89980"></a>For details, see &#8220;<a href="pgvcreation.html#58483">Power-Grid View Generation</a>&#8221; chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89960"></a>Advanced Debug Features</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-89962"></a>Structural analysis is a shape-based geometrical analysis that is used to quickly identify power-grid weaknesses in designs and mark them on the Virtuoso &#174; layout for you to view and debug. Structural analysis cuts down on the sign-off analysis time. The following checks are supported:</p>

<ul><li>
<a id="pgfId-89963"></a>Missing Via analysis</li><li>
<a id="pgfId-89964"></a>Via coverage ratio</li><li>
<a id="pgfId-89965"></a>Skewed via ratio</li></ul>


<p>
<a id="pgfId-89969"></a>For details, see &#8220;<a href="stranalysis.html#58483">Structural Analysis</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89949"></a></p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89951"></a>Calculating Effective Resistance between any two nodes (pins, tap nodes, or subnodes), either on the same net or on different layers of the same net. </p>
<p>
<a id="pgfId-89952"></a>This feature uses the DSPF file, used for Spectre simulation, and the SPGS feature of Spectre. </p>
<p>
<a id="pgfId-89956"></a>For details, see &#8220;<a href="irdrop.html#58483">IR Drop Analysis Results</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89939"></a></p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89941"></a>Least-Resistive Path (LRP) analysis helps you identify weakly connected instances in the design during early stages of power planning. It displays the worst IR drop violations and plots the LRP on demand for any node.</p>
<p>
<a id="pgfId-89945"></a>For details, see &#8220;<a href="irdrop.html#58483">IR Drop Analysis Results</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89929"></a></p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89931"></a>What-If Analysis feature lets you analyze the impact of potential layout changes, without implementing these changes in the layout, and re-extracting the xDSPF file. These changes are also called the ECO changes.</p>
<p>
<a id="pgfId-89935"></a>For details, see &#8220;<a href="whatif.html#58483">What-If EMIR Analysis</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89919"></a></p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89921"></a>Self Heating Effect (SHE) analysis flow visualization and the thermal-aware DC EM flow visualization. You can view the results of the these analyses by plotting them on the Virtuoso layout to show the worst deltaT violations. You can then debug your design to reduce the self-heating effect. </p>
<p>
<a id="pgfId-89925"></a>For details, see &#8220;<a href="selfheating.html#58483">Self-Heating Effect Analysis</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89909"></a></p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89911"></a>ESD (electrostatic discharge) analysis lets you check whether every power or ground pin or bump has an ESD device along the potential ESD paths or not. In addition, it analyzes the device placement to ensure that the device does not violate the effective resistance limit.</p>
<p>
<a id="pgfId-89915"></a>For details, see &#8220;<a href="esd.html#58483">ESD Analysis</a>&#8221; chapter.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-89898"></a>Viewing Results in vfiplot</p>
</td>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-89900"></a>The vfiplot utility is used to view the results of the IR drop and EM analysis that is performed in Voltus-Fi-XL. </p>
<p>
<a id="pgfId-89901"></a>The key benefits of viewing the results of IR drop and EM analysis in vfiplot are as follows:</p>
<ul><li>
<a id="pgfId-89902"></a>No dependency on the Virtuoso layout</li><li>
<a id="pgfId-89903"></a>Increased speed of visualization</li></ul>

<p>
<a id="pgfId-89905"></a>For details, see &#8220;<h-hot><a actuate="user" class="URL" href="../voltusFIL/vsaPlot.html#firstpage" show="replace" xml:link="simple">Viewing Results in vsaplot or vfiplot</a></h-hot>&#8221; chapter in the <em>Voltus-Fi Custom Power Integrity Solution L User Guide</em>.</p>

</td>
</tr>
</tbody></table>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="starting.html" id="prev" title="Getting Started with Voltus-Fi-XL">Getting Started with Voltus-Fi ...</a></em></b><b><em><a href="dataprep.html" id="nex" title="Data Preparation">Data Preparation</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>