$date
	Fri Oct 01 23:21:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % t $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % t $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
x%
1$
0#
0"
1!
$end
#5
1#
#10
0#
#15
1#
0%
#20
0#
#25
1#
#30
0#
0$
#35
0!
1"
1#
#40
0#
#45
1!
0"
1#
1%
#50
0#
#55
1#
#60
0#
1$
b10 &
#65
1#
#70
0#
#75
1#
0%
#80
0#
#85
1#
#90
0#
0$
#95
0!
1"
1#
#100
0#
#105
1!
0"
1#
1%
#110
0#
#115
1#
#120
0#
1$
#125
1#
#130
0#
#135
1#
0%
#140
0#
#145
1#
#150
0#
0$
