// Seed: 1955051411
module module_0;
  logic [-1 : "" /  (  1  )] id_1 = ~id_1;
endmodule
module module_1 (
    input tri0 id_0
    , id_3,
    input supply1 id_1
);
  wire [(  -1  ) : 1 'b0] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd1,
    parameter id_2 = 32'd13
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  parameter id_7 = 1;
  wire [id_2  #  (
      .  id_2(  1  ),
      .  id_1(  1  )
) : 1 'b0] id_8;
endmodule
