# FPGA-Elevator-Project
This project used the following tools:
- [MyHDL/Python](https://github.com/gralco/FPGA-Elevator-Project/blob/master/MyHDL/elevator.py)
- [Mojo V3 - Xilinx Spartan 6 FPGA](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Mojo%20V3%20-%20Xilinx%20Spartan%206%20Project/Elevator/source/mojo_top.v)
- [Logisim](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Logisim/Elevator.circ)
- [GTKWave](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Media/GTKWave%20Test%20Reset%20and%20En.png)
- [Espresso](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Espresso/elevator_out.txt)
- [Icarus Verilog](https://github.com/gralco/FPGA-Elevator-Project/blob/master/MyHDL/elevator)
- [madebyevan FSM Designer](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Media/FSM%20Diagram.svg)

Here are some materials that summarize the work:
- [Document](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Documents/Elevator%20FSM.pdf)
- [Synthesized Demonstration](https://github.com/gralco/FPGA-Elevator-Project/blob/master/Media/Synthesized%20Demonstration.mp4)
