set_property SRC_FILE_INFO {cfile:/home/lewiz/sambashare/KIRATEY/RELEASE/LMAC_ETH_1G_xczu9eg/LMAC_ETH_1G.srcs/sources_1/bd/LMAC_ETH_1G/ip/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0/ip_0/synth/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt.xdc rfile:../../../LMAC_ETH_1G.srcs/sources_1/bd/LMAC_ETH_1G/ip/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0/ip_0/synth/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt.xdc id:1 order:EARLY scoped_inst:inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 0 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKSEL[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE4_CHANNEL_X0Y4 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[1].*gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST}]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_case_analysis 1 [get_pins {inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/Q}]
