TimeQuest Timing Analyzer report for gige_transport
Wed Oct 23 18:08:14 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Multicorner Timing Analysis Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Setup Transfers
 31. Hold Transfers
 32. Recovery Transfers
 33. Removal Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; gige_transport                                   ;
; Device Family      ; Stratix II                                       ;
; Device Name        ; EP2S180F1508I4                                   ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  15.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; gige_transport.sdc ; OK     ; Wed Oct 23 18:08:04 2013 ;
; cpu_0.sdc          ; OK     ; Wed Oct 23 18:08:04 2013 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                       ; Source                               ; Targets                                                                                               ;
+-----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                              ;                                      ; { altera_reserved_tck }                                                                               ;
; CLK_1                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                              ;                                      ; { CLK_1 }                                                                                             ;
; CLK_2                                               ; Base      ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                              ;                                      ; { CLK_2 }                                                                                             ;
; CLK_OUT                                             ; Base      ; 6.667   ; 149.99 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;                                              ;                                      ; { LVDS1_DATA[9] LVDS1_DATA[6] LVDS1_DATA[3] LVDS1_DATA[0] LVDS2_DATA[6] LVDS2_DATA[3] LVDS2_DATA[0] } ;
; CLK_SDRAM                                           ; Base      ; 6.667   ; 149.99 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;                                              ;                                      ; { SDRAM_A_CLK }                                                                                       ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; PLL_TEST:inst7|altpll:altpll_component|_clk0 ; inst26|altpll_component|pll|inclk[0] ; { inst26|altpll_component|pll|clk[0] }                                                                ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_1                                        ; inst7|altpll_component|pll|inclk[0]  ; { inst7|altpll_component|pll|clk[0] }                                                                 ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Generated ; 8.000   ; 125.0 MHz  ; 4.000 ; 8.000  ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLK_2                                        ; inst25|altpll_component|pll|inclk[0] ; { inst25|altpll_component|pll|clk[0] }                                                                ;
+-----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 127.49 MHz ; 127.49 MHz      ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;      ;
; 130.68 MHz ; 130.68 MHz      ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;      ;
; 170.27 MHz ; 170.27 MHz      ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; -0.381 ; -0.381        ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 2.127  ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.330  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 0.384 ; 0.000         ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 0.393 ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 0.393 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; -3.324 ; -1134.027     ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 2.566  ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.420  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                   ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; -0.932 ; -0.932        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 1.163  ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.476  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signa_reg                ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signa_reg                ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signb_reg                ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signb_reg                ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT0  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT0  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT10 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT11 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT12 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT13 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT14 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT15 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT17 ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT2  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT2  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT4  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT5  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT6  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT7  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT8  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT9  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0  ;
; 2.596 ; 4.000        ; 1.404          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT1  ;
; 2.596 ; 4.000        ; 1.404          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT1  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; 4.481  ; 4.481  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 3.936  ; 3.936  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 3.763  ; 3.763  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 3.524  ; 3.524  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 3.269  ; 3.269  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 3.827  ; 3.827  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 3.770  ; 3.770  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 3.853  ; 3.853  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 3.967  ; 3.967  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 3.898  ; 3.898  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 4.041  ; 4.041  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 4.169  ; 4.169  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 4.413  ; 4.413  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 4.119  ; 4.119  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 4.182  ; 4.182  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 4.481  ; 4.481  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 4.163  ; 4.163  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 4.318  ; 4.318  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 4.274  ; 4.274  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 4.207  ; 4.207  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 4.189  ; 4.189  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 4.292  ; 4.292  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 4.179  ; 4.179  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 4.334  ; 4.334  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 3.917  ; 3.917  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 3.849  ; 3.849  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 3.739  ; 3.739  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 3.911  ; 3.911  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 3.785  ; 3.785  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 3.837  ; 3.837  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 3.868  ; 3.868  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 3.724  ; 3.724  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 3.842  ; 3.842  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; 4.041  ; 4.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 4.847  ; 4.847  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; -1.982 ; -1.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; -1.982 ; -1.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; -2.033 ; -2.033 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; -2.018 ; -2.018 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; -2.003 ; -2.003 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; -2.018 ; -2.018 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; -1.996 ; -1.996 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; -2.019 ; -2.019 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; -2.019 ; -2.019 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; -1.997 ; -1.997 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; -2.000 ; -2.000 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; -2.506 ; -2.506 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; -2.478 ; -2.478 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; -2.509 ; -2.509 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; -2.485 ; -2.485 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; -2.492 ; -2.492 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; -2.511 ; -2.511 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; -2.993 ; -2.993 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; -3.660 ; -3.660 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; -3.487 ; -3.487 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; -3.248 ; -3.248 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; -2.993 ; -2.993 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; -3.551 ; -3.551 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; -3.494 ; -3.494 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; -3.577 ; -3.577 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; -3.691 ; -3.691 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; -3.622 ; -3.622 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; -3.765 ; -3.765 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; -3.893 ; -3.893 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; -4.137 ; -4.137 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; -3.843 ; -3.843 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; -3.906 ; -3.906 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; -4.205 ; -4.205 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; -3.887 ; -3.887 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; -4.042 ; -4.042 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; -3.998 ; -3.998 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; -3.931 ; -3.931 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; -3.913 ; -3.913 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; -4.016 ; -4.016 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; -3.903 ; -3.903 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; -4.058 ; -4.058 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; -3.641 ; -3.641 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; -3.573 ; -3.573 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; -3.463 ; -3.463 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; -3.635 ; -3.635 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; -3.509 ; -3.509 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; -3.561 ; -3.561 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; -3.592 ; -3.592 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; -3.448 ; -3.448 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; -3.566 ; -3.566 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; -3.765 ; -3.765 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; -4.571 ; -4.571 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 2.733  ; 2.733  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 2.204  ; 2.204  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 2.255  ; 2.255  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 2.240  ; 2.240  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 2.225  ; 2.225  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 2.240  ; 2.240  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 2.218  ; 2.218  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 2.241  ; 2.241  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 2.241  ; 2.241  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 2.219  ; 2.219  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 2.222  ; 2.222  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 2.728  ; 2.728  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 2.700  ; 2.700  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 2.731  ; 2.731  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 2.707  ; 2.707  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 2.714  ; 2.714  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 2.733  ; 2.733  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 10.476 ; 10.476 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 9.716  ; 9.716  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 10.476 ; 10.476 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 9.396  ; 9.396  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 10.467 ; 10.467 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 9.588  ; 9.588  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 9.036  ; 9.036  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 9.831  ; 9.831  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 8.361  ; 8.361  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 9.078  ; 9.078  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 8.516  ; 8.516  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 9.875  ; 9.875  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 8.704  ; 8.704  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 8.133  ; 8.133  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 9.268  ; 9.268  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 8.604  ; 8.604  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 8.947  ; 8.947  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 4.679  ;        ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 8.608  ; 8.608  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 8.488  ; 8.488  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 8.108  ; 8.108  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 7.301  ; 7.301  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 7.001  ; 7.001  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 7.369  ; 7.369  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 6.862  ; 6.862  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 6.852  ; 6.852  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 6.954  ; 6.954  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 7.570  ; 7.570  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 7.560  ; 7.560  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 7.570  ; 7.570  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 7.560  ; 7.560  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 7.989  ; 7.989  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 7.979  ; 7.979  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 8.174  ; 8.174  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 7.991  ; 7.991  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 7.549  ; 7.549  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 7.559  ; 7.559  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 6.842  ; 6.842  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 7.181  ; 7.181  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 7.980  ; 7.980  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 7.191  ; 7.191  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 7.359  ; 7.359  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 7.369  ; 7.369  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 7.359  ; 7.359  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 6.956  ; 6.956  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 8.536  ; 8.536  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 7.185  ; 7.185  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 6.974  ; 6.974  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 7.031  ; 7.031  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 9.140  ; 9.140  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 8.224  ; 8.224  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 8.431  ; 8.431  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 8.539  ; 8.539  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;        ; 4.679  ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 6.143  ; 6.143  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 6.177  ; 6.177  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 12.203 ; 12.203 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 12.203 ; 12.203 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 10.086 ; 10.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 9.902  ; 9.902  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 11.005 ; 11.005 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 10.575 ; 10.575 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 10.847 ; 10.847 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 11.425 ; 11.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 11.967 ; 11.967 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 9.366  ; 9.366  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 6.029  ;        ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 12.982 ; 12.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 8.834  ; 8.834  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 8.396  ; 8.396  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 8.229  ; 8.229  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 7.857  ; 7.857  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 8.370  ; 8.370  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 8.680  ; 8.680  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 8.070  ; 8.070  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 8.271  ; 8.271  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 8.834  ; 8.834  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 7.974  ; 7.974  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 7.746  ; 7.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 10.980 ; 10.980 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 10.490 ; 10.490 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 10.739 ; 10.739 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 10.826 ; 10.826 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 6.087  ; 6.087  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 6.059  ; 6.059  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 6.041  ; 6.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 6.046  ; 6.046  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 6.276  ; 6.276  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 6.275  ; 6.275  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 6.083  ; 6.083  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 6.071  ; 6.071  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 6.094  ; 6.094  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 6.124  ; 6.124  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 6.114  ; 6.114  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 6.065  ; 6.065  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 6.305  ; 6.305  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 6.281  ; 6.281  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 6.257  ; 6.257  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 6.282  ; 6.282  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 6.257  ; 6.257  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 6.275  ; 6.275  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 6.258  ; 6.258  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 6.258  ; 6.258  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 6.276  ; 6.276  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 6.259  ; 6.259  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 6.062  ; 6.062  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 6.074  ; 6.074  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 6.065  ; 6.065  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 6.061  ; 6.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 6.068  ; 6.068  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 6.107  ; 6.107  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 6.270  ; 6.270  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 10.282 ; 10.282 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 8.709  ; 8.709  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 9.746  ; 9.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 8.277  ; 8.277  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 8.906  ; 8.906  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 8.061  ; 8.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 8.239  ; 8.239  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 8.227  ; 8.227  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 9.063  ; 9.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 8.977  ; 8.977  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 8.204  ; 8.204  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 8.390  ; 8.390  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 8.835  ; 8.835  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 8.623  ; 8.623  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 10.282 ; 10.282 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 9.022  ; 9.022  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 8.435  ; 8.435  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 8.582  ; 8.582  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;        ; 6.029  ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 6.780  ; 6.780  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 8.343  ; 8.343  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 9.103  ; 9.103  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 8.023  ; 8.023  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 9.094  ; 9.094  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 8.214  ; 8.214  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 7.662  ; 7.662  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 8.456  ; 8.456  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 7.281  ; 7.281  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 7.925  ; 7.925  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 7.436  ; 7.436  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 9.289  ; 9.289  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 7.425  ; 7.425  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 7.076  ; 7.076  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 8.095  ; 8.095  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 6.780  ; 6.780  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 7.325  ; 7.325  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 4.679  ;        ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 7.883  ; 7.883  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 6.075  ; 6.075  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 7.430  ; 7.430  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 7.681  ; 7.681  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 8.093  ; 8.093  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 8.017  ; 8.017  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 6.620  ; 6.620  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 6.620  ; 6.620  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 7.341  ; 7.341  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 6.808  ; 6.808  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 6.828  ; 6.828  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 6.852  ; 6.852  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 6.542  ; 6.542  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 6.520  ; 6.520  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 6.572  ; 6.572  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 6.528  ; 6.528  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 6.113  ; 6.113  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 6.122  ; 6.122  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 6.287  ; 6.287  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 6.075  ; 6.075  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 6.301  ; 6.301  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 6.512  ; 6.512  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 6.841  ; 6.841  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 6.726  ; 6.726  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 6.296  ; 6.296  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 6.743  ; 6.743  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 7.161  ; 7.161  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 7.296  ; 7.296  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 7.296  ; 7.296  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 6.817  ; 6.817  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 7.809  ; 7.809  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 6.530  ; 6.530  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 6.807  ; 6.807  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 6.812  ; 6.812  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 8.281  ; 8.281  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 7.365  ; 7.365  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 7.708  ; 7.708  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 7.500  ; 7.500  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;        ; 4.679  ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 6.143  ; 6.143  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 6.070  ; 6.070  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 9.366  ; 9.366  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 12.203 ; 12.203 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 10.086 ; 10.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 9.902  ; 9.902  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 11.005 ; 11.005 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 10.575 ; 10.575 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 10.847 ; 10.847 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 11.425 ; 11.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 11.967 ; 11.967 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 9.366  ; 9.366  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 6.029  ;        ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 12.982 ; 12.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 7.857  ; 7.857  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 8.396  ; 8.396  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 8.229  ; 8.229  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 7.857  ; 7.857  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 8.370  ; 8.370  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 8.680  ; 8.680  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 8.070  ; 8.070  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 8.271  ; 8.271  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 8.834  ; 8.834  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 7.974  ; 7.974  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 7.746  ; 7.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 10.980 ; 10.980 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 10.490 ; 10.490 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 10.438 ; 10.438 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 10.475 ; 10.475 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 6.041  ; 6.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 6.087  ; 6.087  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 6.059  ; 6.059  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 6.041  ; 6.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 6.046  ; 6.046  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 6.276  ; 6.276  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 6.275  ; 6.275  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 6.083  ; 6.083  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 6.071  ; 6.071  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 6.094  ; 6.094  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 6.124  ; 6.124  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 6.114  ; 6.114  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 6.065  ; 6.065  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 6.305  ; 6.305  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 6.051  ; 6.051  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 6.272  ; 6.272  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 6.283  ; 6.283  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 6.248  ; 6.248  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 6.273  ; 6.273  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 6.248  ; 6.248  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 6.266  ; 6.266  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 6.249  ; 6.249  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 6.249  ; 6.249  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 6.267  ; 6.267  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 6.250  ; 6.250  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 6.052  ; 6.052  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 6.064  ; 6.064  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 6.055  ; 6.055  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 6.051  ; 6.051  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 6.058  ; 6.058  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 6.097  ; 6.097  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 6.270  ; 6.270  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 8.061  ; 8.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 8.709  ; 8.709  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 9.746  ; 9.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 8.277  ; 8.277  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 8.906  ; 8.906  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 8.061  ; 8.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 8.239  ; 8.239  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 8.227  ; 8.227  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 9.063  ; 9.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 8.977  ; 8.977  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 8.204  ; 8.204  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 8.390  ; 8.390  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 8.835  ; 8.835  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 8.623  ; 8.623  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 10.282 ; 10.282 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 9.022  ; 9.022  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 8.435  ; 8.435  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 8.582  ; 8.582  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;        ; 6.029  ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Fast Model Setup Summary                                                    ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 1.812 ; 0.000         ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 3.378 ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.912 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 0.188 ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 0.198 ; 0.000         ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 0.199 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                 ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 0.273 ; 0.000         ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 3.125 ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.706 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                   ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; -0.239 ; -0.239        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 0.608  ; 0.000         ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 1.786  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signa_reg                ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signa_reg                ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signb_reg                ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1~signb_reg                ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT0  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT0  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT1  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT10 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT11 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT12 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT13 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT14 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT15 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT17 ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT2  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT2  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT4  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT5  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT6  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT7  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT8  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT9  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT0  ;
; 2.781 ; 4.000        ; 1.219          ; High Pulse Width ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT1  ;
; 2.781 ; 4.000        ; 1.219          ; Low Pulse Width  ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; Rise       ; gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT1  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; 2.875  ; 2.875  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 2.495  ; 2.495  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 2.423  ; 2.423  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 2.304  ; 2.304  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 2.224  ; 2.224  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 2.451  ; 2.451  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 2.432  ; 2.432  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 2.460  ; 2.460  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 2.620  ; 2.620  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 2.562  ; 2.562  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 2.540  ; 2.540  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 2.565  ; 2.565  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 2.672  ; 2.672  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 2.719  ; 2.719  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 2.692  ; 2.692  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 2.875  ; 2.875  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 2.680  ; 2.680  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 2.811  ; 2.811  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 2.816  ; 2.816  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 2.727  ; 2.727  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 2.769  ; 2.769  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 2.647  ; 2.647  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 2.696  ; 2.696  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 2.860  ; 2.860  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 2.585  ; 2.585  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 2.455  ; 2.455  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 2.400  ; 2.400  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 2.482  ; 2.482  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 2.426  ; 2.426  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 2.534  ; 2.534  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 2.476  ; 2.476  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 2.463  ; 2.463  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 2.419  ; 2.419  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; 0.546  ; 0.546  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 1.036  ; 1.036  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; -2.631 ; -2.631 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; -2.631 ; -2.631 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; -2.678 ; -2.678 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; -2.666 ; -2.666 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; -2.652 ; -2.652 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; -2.666 ; -2.666 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; -2.645 ; -2.645 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; -2.668 ; -2.668 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; -2.668 ; -2.668 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; -2.661 ; -2.661 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; -2.664 ; -2.664 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; -2.959 ; -2.959 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; -2.932 ; -2.932 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; -2.962 ; -2.962 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; -2.939 ; -2.939 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; -2.942 ; -2.942 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; -2.958 ; -2.958 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; -2.104 ; -2.104 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; -2.375 ; -2.375 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; -2.303 ; -2.303 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; -2.184 ; -2.184 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; -2.104 ; -2.104 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; -2.331 ; -2.331 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; -2.312 ; -2.312 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; -2.340 ; -2.340 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; -2.500 ; -2.500 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; -2.442 ; -2.442 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; -2.420 ; -2.420 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; -2.445 ; -2.445 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; -2.552 ; -2.552 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; -2.599 ; -2.599 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; -2.572 ; -2.572 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; -2.755 ; -2.755 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; -2.560 ; -2.560 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; -2.691 ; -2.691 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; -2.696 ; -2.696 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; -2.607 ; -2.607 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; -2.649 ; -2.649 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; -2.527 ; -2.527 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; -2.576 ; -2.576 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; -2.740 ; -2.740 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; -2.465 ; -2.465 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; -2.335 ; -2.335 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; -2.280 ; -2.280 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; -2.362 ; -2.362 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; -2.306 ; -2.306 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; -2.414 ; -2.414 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; -2.356 ; -2.356 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; -2.343 ; -2.343 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; -2.299 ; -2.299 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; -0.426 ; -0.426 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; -0.916 ; -0.916 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 3.063  ; 3.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 2.732  ; 2.732  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 2.779  ; 2.779  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 2.767  ; 2.767  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 2.753  ; 2.753  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 2.767  ; 2.767  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 2.746  ; 2.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 2.769  ; 2.769  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 2.769  ; 2.769  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 2.762  ; 2.762  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 2.765  ; 2.765  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 3.060  ; 3.060  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 3.033  ; 3.033  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 3.063  ; 3.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 3.040  ; 3.040  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 3.043  ; 3.043  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 3.059  ; 3.059  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 4.571 ; 4.571 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 3.781 ; 3.781 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 4.571 ; 4.571 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 3.650 ; 3.650 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 4.519 ; 4.519 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 3.962 ; 3.962 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 3.594 ; 3.594 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 4.033 ; 4.033 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 3.368 ; 3.368 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 3.768 ; 3.768 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 3.411 ; 3.411 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 3.936 ; 3.936 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 3.635 ; 3.635 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 3.171 ; 3.171 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 3.806 ; 3.806 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 3.459 ; 3.459 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 3.603 ; 3.603 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 1.654 ;       ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 3.389 ; 3.389 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 3.464 ; 3.464 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 3.358 ; 3.358 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 3.358 ; 3.358 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 3.464 ; 3.464 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 3.117 ; 3.117 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 2.826 ; 2.826 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 2.804 ; 2.804 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 2.912 ; 2.912 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 2.647 ; 2.647 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 2.705 ; 2.705 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 2.668 ; 2.668 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 2.913 ; 2.913 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 2.903 ; 2.903 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 2.913 ; 2.913 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 2.903 ; 2.903 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 3.068 ; 3.068 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 3.058 ; 3.058 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 3.124 ; 3.124 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 3.062 ; 3.062 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 2.891 ; 2.891 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 2.901 ; 2.901 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 2.631 ; 2.631 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 2.766 ; 2.766 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 3.049 ; 3.049 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 2.776 ; 2.776 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 2.819 ; 2.819 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 2.829 ; 2.829 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 2.820 ; 2.820 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 2.661 ; 2.661 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 3.269 ; 3.269 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 2.750 ; 2.750 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 2.658 ; 2.658 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 2.764 ; 2.764 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 3.630 ; 3.630 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 3.310 ; 3.310 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 3.380 ; 3.380 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 3.345 ; 3.345 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;       ; 1.654 ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 2.735 ; 2.735 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 2.773 ; 2.773 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 7.870 ; 7.870 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 7.870 ; 7.870 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 6.825 ; 6.825 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 6.680 ; 6.680 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 7.281 ; 7.281 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 7.059 ; 7.059 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 7.086 ; 7.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 6.977 ; 6.977 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 7.088 ; 7.088 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 6.448 ; 6.448 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 4.684 ;       ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 8.425 ; 8.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 5.878 ; 5.878 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 5.710 ; 5.710 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 5.727 ; 5.727 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 5.598 ; 5.598 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 5.827 ; 5.827 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 5.664 ; 5.664 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 5.757 ; 5.757 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 5.878 ; 5.878 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 5.539 ; 5.539 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 5.451 ; 5.451 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 7.104 ; 7.104 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 6.983 ; 6.983 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 7.045 ; 7.045 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 7.190 ; 7.190 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 4.621 ; 4.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 4.601 ; 4.601 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 4.587 ; 4.587 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 4.590 ; 4.590 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 4.714 ; 4.714 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 4.713 ; 4.713 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 4.623 ; 4.623 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 4.611 ; 4.611 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 4.635 ; 4.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 4.659 ; 4.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 4.614 ; 4.614 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 4.649 ; 4.649 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 4.608 ; 4.608 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 4.615 ; 4.615 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 4.711 ; 4.711 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 4.722 ; 4.722 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 4.714 ; 4.714 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 4.704 ; 4.704 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 4.711 ; 4.711 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 4.679 ; 4.679 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 4.679 ; 4.679 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 4.698 ; 4.698 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 4.681 ; 4.681 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 4.681 ; 4.681 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 4.714 ; 4.714 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 4.697 ; 4.697 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 4.602 ; 4.602 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 4.615 ; 4.615 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 4.605 ; 4.605 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 4.602 ; 4.602 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 4.605 ; 4.605 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 4.641 ; 4.641 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 4.708 ; 4.708 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 6.473 ; 6.473 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 5.819 ; 5.819 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 6.369 ; 6.369 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 5.659 ; 5.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 5.868 ; 5.868 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 5.561 ; 5.561 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 5.638 ; 5.638 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 5.635 ; 5.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 6.097 ; 6.097 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 5.932 ; 5.932 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 5.621 ; 5.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 5.675 ; 5.675 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 5.833 ; 5.833 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 5.761 ; 5.761 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 6.473 ; 6.473 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 5.970 ; 5.970 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 5.824 ; 5.824 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;       ; 4.684 ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 2.720 ; 2.720 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 3.231 ; 3.231 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 4.021 ; 4.021 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 3.100 ; 3.100 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 3.969 ; 3.969 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 3.411 ; 3.411 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 3.043 ; 3.043 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 3.481 ; 3.481 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 2.911 ; 2.911 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 3.274 ; 3.274 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 2.954 ; 2.954 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 3.662 ; 3.662 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 3.107 ; 3.107 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 2.740 ; 2.740 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 3.333 ; 3.333 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 2.720 ; 2.720 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 2.932 ; 2.932 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 1.654 ;       ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 3.090 ; 3.090 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 2.324 ; 2.324 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 3.108 ; 3.108 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 3.197 ; 3.197 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 3.240 ; 3.240 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 3.108 ; 3.108 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 2.557 ; 2.557 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 2.557 ; 2.557 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 2.829 ; 2.829 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 2.627 ; 2.627 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 2.637 ; 2.637 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 2.637 ; 2.637 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 2.525 ; 2.525 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 2.507 ; 2.507 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 2.533 ; 2.533 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 2.512 ; 2.512 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 2.356 ; 2.356 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 2.352 ; 2.352 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 2.411 ; 2.411 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 2.324 ; 2.324 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 2.417 ; 2.417 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 2.498 ; 2.498 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 2.627 ; 2.627 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 2.577 ; 2.577 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 2.407 ; 2.407 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 2.591 ; 2.591 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 2.770 ; 2.770 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 2.821 ; 2.821 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 2.819 ; 2.819 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 2.601 ; 2.601 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 3.122 ; 3.122 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 2.498 ; 2.498 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 2.591 ; 2.591 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 2.597 ; 2.597 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 3.243 ; 3.243 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 2.923 ; 2.923 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 3.084 ; 3.084 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 2.898 ; 2.898 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;       ; 1.654 ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 2.735 ; 2.735 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 2.718 ; 2.718 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 6.448 ; 6.448 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 7.870 ; 7.870 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 6.825 ; 6.825 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 6.680 ; 6.680 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 7.281 ; 7.281 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 7.059 ; 7.059 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 7.086 ; 7.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 6.977 ; 6.977 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 7.088 ; 7.088 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 6.448 ; 6.448 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 4.684 ;       ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 8.425 ; 8.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 5.598 ; 5.598 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 5.710 ; 5.710 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 5.727 ; 5.727 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 5.598 ; 5.598 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 5.827 ; 5.827 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 5.664 ; 5.664 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 5.757 ; 5.757 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 5.878 ; 5.878 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 5.539 ; 5.539 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 5.451 ; 5.451 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 7.104 ; 7.104 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 6.983 ; 6.983 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 6.796 ; 6.796 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 6.961 ; 6.961 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 4.587 ; 4.587 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 4.621 ; 4.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 4.601 ; 4.601 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 4.587 ; 4.587 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 4.590 ; 4.590 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 4.714 ; 4.714 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 4.713 ; 4.713 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 4.623 ; 4.623 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 4.611 ; 4.611 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 4.635 ; 4.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 4.659 ; 4.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 4.614 ; 4.614 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 4.649 ; 4.649 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 4.608 ; 4.608 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 4.615 ; 4.615 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 4.711 ; 4.711 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 4.722 ; 4.722 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 4.521 ; 4.521 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 4.528 ; 4.528 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 4.522 ; 4.522 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 4.515 ; 4.515 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 4.498 ; 4.498 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 4.498 ; 4.498 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 4.531 ; 4.531 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 4.514 ; 4.514 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 4.568 ; 4.568 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 4.581 ; 4.581 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 4.571 ; 4.571 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 4.568 ; 4.568 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 4.571 ; 4.571 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 4.607 ; 4.607 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 4.708 ; 4.708 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 5.561 ; 5.561 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 5.819 ; 5.819 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 6.369 ; 6.369 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 5.659 ; 5.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 5.868 ; 5.868 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 5.561 ; 5.561 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 5.638 ; 5.638 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 5.635 ; 5.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 6.097 ; 6.097 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 5.932 ; 5.932 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 5.621 ; 5.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 5.675 ; 5.675 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 5.833 ; 5.833 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 5.761 ; 5.761 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 6.473 ; 6.473 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 5.970 ; 5.970 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 5.824 ; 5.824 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;       ; 4.684 ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+--------+-------+-----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+-----------+---------+---------------------+
; Worst-case Slack                                     ; -0.381 ; 0.0   ; -3.324    ; -0.932  ; 0.0                 ;
;  PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 2.127  ; 0.199 ; 2.566     ; -0.932  ; N/A                 ;
;  PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 3.330  ; 0.198 ; 3.420     ; 1.786   ; N/A                 ;
;  sdram_phase180:inst25|altpll:altpll_component|_clk0 ; -0.381 ; 0.188 ; -3.324    ; 0.608   ; 2.596               ;
; Design-wide TNS                                      ; -0.381 ; 0.0   ; -1134.027 ; -0.932  ; N/A                 ;
;  PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 0.000  ; 0.000 ; 0.000     ; -0.932  ; N/A                 ;
;  PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 0.000  ; 0.000 ; 0.000     ; 0.000   ; N/A                 ;
;  sdram_phase180:inst25|altpll:altpll_component|_clk0 ; -0.381 ; 0.000 ; -1134.027 ; 0.000   ; N/A                 ;
+------------------------------------------------------+--------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; 4.481  ; 4.481  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 3.936  ; 3.936  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 3.763  ; 3.763  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 3.524  ; 3.524  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 3.269  ; 3.269  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 3.827  ; 3.827  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 3.770  ; 3.770  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 3.853  ; 3.853  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 3.967  ; 3.967  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 3.898  ; 3.898  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 4.041  ; 4.041  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 4.169  ; 4.169  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 4.413  ; 4.413  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 4.119  ; 4.119  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 4.182  ; 4.182  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 4.481  ; 4.481  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 4.163  ; 4.163  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 4.318  ; 4.318  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 4.274  ; 4.274  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 4.207  ; 4.207  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 4.189  ; 4.189  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 4.292  ; 4.292  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 4.179  ; 4.179  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 4.334  ; 4.334  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 3.917  ; 3.917  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 3.849  ; 3.849  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 3.739  ; 3.739  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 3.911  ; 3.911  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 3.785  ; 3.785  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 3.837  ; 3.837  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 3.868  ; 3.868  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 3.724  ; 3.724  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 3.842  ; 3.842  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; 4.041  ; 4.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 4.847  ; 4.847  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; -1.982 ; -1.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; -1.982 ; -1.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; -2.033 ; -2.033 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; -2.018 ; -2.018 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; -2.003 ; -2.003 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; -2.018 ; -2.018 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; -1.996 ; -1.996 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; -2.019 ; -2.019 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; -2.019 ; -2.019 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; -1.997 ; -1.997 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; -2.000 ; -2.000 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; -2.506 ; -2.506 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; -2.478 ; -2.478 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; -2.509 ; -2.509 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; -2.485 ; -2.485 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; -2.492 ; -2.492 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; -2.511 ; -2.511 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_A_D[*]   ; CLK_1      ; -2.104 ; -2.104 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; -2.375 ; -2.375 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; -2.303 ; -2.303 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; -2.184 ; -2.184 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; -2.104 ; -2.104 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; -2.331 ; -2.331 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; -2.312 ; -2.312 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; -2.340 ; -2.340 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; -2.500 ; -2.500 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; -2.442 ; -2.442 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; -2.420 ; -2.420 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; -2.445 ; -2.445 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; -2.552 ; -2.552 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; -2.599 ; -2.599 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; -2.572 ; -2.572 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; -2.755 ; -2.755 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; -2.560 ; -2.560 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; -2.691 ; -2.691 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; -2.696 ; -2.696 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; -2.607 ; -2.607 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; -2.649 ; -2.649 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; -2.527 ; -2.527 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; -2.576 ; -2.576 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; -2.740 ; -2.740 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; -2.465 ; -2.465 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; -2.335 ; -2.335 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; -2.280 ; -2.280 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; -2.362 ; -2.362 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; -2.306 ; -2.306 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; -2.414 ; -2.414 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; -2.356 ; -2.356 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; -2.343 ; -2.343 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; -2.299 ; -2.299 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDA_5338A      ; CLK_2      ; -0.426 ; -0.426 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; -0.916 ; -0.916 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 3.063  ; 3.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 2.732  ; 2.732  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 2.779  ; 2.779  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 2.767  ; 2.767  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 2.753  ; 2.753  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 2.767  ; 2.767  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 2.746  ; 2.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 2.769  ; 2.769  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 2.769  ; 2.769  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 2.762  ; 2.762  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 2.765  ; 2.765  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 3.060  ; 3.060  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 3.033  ; 3.033  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 3.063  ; 3.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 3.040  ; 3.040  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 3.043  ; 3.043  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 3.059  ; 3.059  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 10.355 ; 10.355 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 10.476 ; 10.476 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 9.716  ; 9.716  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 10.476 ; 10.476 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 9.396  ; 9.396  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 10.467 ; 10.467 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 9.588  ; 9.588  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 9.036  ; 9.036  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 9.831  ; 9.831  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 8.361  ; 8.361  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 9.078  ; 9.078  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 8.516  ; 8.516  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 9.875  ; 9.875  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 8.704  ; 8.704  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 8.133  ; 8.133  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 9.268  ; 9.268  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 8.604  ; 8.604  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 8.947  ; 8.947  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 4.679  ;        ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 8.608  ; 8.608  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 8.751  ; 8.751  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 8.488  ; 8.488  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 8.108  ; 8.108  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 7.301  ; 7.301  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 7.001  ; 7.001  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 7.369  ; 7.369  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 6.862  ; 6.862  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 6.852  ; 6.852  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 6.954  ; 6.954  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 7.570  ; 7.570  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 7.560  ; 7.560  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 7.570  ; 7.570  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 7.560  ; 7.560  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 7.989  ; 7.989  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 7.979  ; 7.979  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 8.174  ; 8.174  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 7.991  ; 7.991  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 7.549  ; 7.549  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 7.559  ; 7.559  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 6.842  ; 6.842  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 7.181  ; 7.181  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 7.980  ; 7.980  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 7.191  ; 7.191  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 7.359  ; 7.359  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 7.369  ; 7.369  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 7.359  ; 7.359  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 6.956  ; 6.956  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 8.536  ; 8.536  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 7.185  ; 7.185  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 6.974  ; 6.974  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 7.031  ; 7.031  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 9.140  ; 9.140  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 8.224  ; 8.224  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 8.431  ; 8.431  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 8.539  ; 8.539  ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;        ; 4.679  ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 6.143  ; 6.143  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 6.177  ; 6.177  ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 12.203 ; 12.203 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 12.203 ; 12.203 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 10.086 ; 10.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 9.902  ; 9.902  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 11.005 ; 11.005 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 10.575 ; 10.575 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 10.847 ; 10.847 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 11.425 ; 11.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 11.967 ; 11.967 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 9.366  ; 9.366  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 6.029  ;        ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 12.982 ; 12.982 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 8.834  ; 8.834  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 8.396  ; 8.396  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 8.229  ; 8.229  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 7.857  ; 7.857  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 8.370  ; 8.370  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 8.680  ; 8.680  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 8.070  ; 8.070  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 8.271  ; 8.271  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 8.834  ; 8.834  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 7.974  ; 7.974  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 7.746  ; 7.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 10.980 ; 10.980 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 10.490 ; 10.490 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 10.739 ; 10.739 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 10.826 ; 10.826 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 6.087  ; 6.087  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 6.059  ; 6.059  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 6.041  ; 6.041  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 6.046  ; 6.046  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 6.276  ; 6.276  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 6.275  ; 6.275  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 6.083  ; 6.083  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 6.071  ; 6.071  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 6.094  ; 6.094  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 6.124  ; 6.124  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 6.114  ; 6.114  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 6.065  ; 6.065  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 6.079  ; 6.079  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 6.305  ; 6.305  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 6.281  ; 6.281  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 6.292  ; 6.292  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 6.257  ; 6.257  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 6.282  ; 6.282  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 6.257  ; 6.257  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 6.275  ; 6.275  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 6.258  ; 6.258  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 6.258  ; 6.258  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 6.276  ; 6.276  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 6.259  ; 6.259  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 6.062  ; 6.062  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 6.074  ; 6.074  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 6.065  ; 6.065  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 6.061  ; 6.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 6.068  ; 6.068  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 6.107  ; 6.107  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 6.270  ; 6.270  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 6.299  ; 6.299  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 6.286  ; 6.286  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 10.282 ; 10.282 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 8.709  ; 8.709  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 9.746  ; 9.746  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 8.277  ; 8.277  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 8.906  ; 8.906  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 8.061  ; 8.061  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 8.239  ; 8.239  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 8.227  ; 8.227  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 9.063  ; 9.063  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 8.977  ; 8.977  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 8.204  ; 8.204  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 8.390  ; 8.390  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 8.835  ; 8.835  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 8.623  ; 8.623  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 10.282 ; 10.282 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 9.022  ; 9.022  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 8.435  ; 8.435  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 8.582  ; 8.582  ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;        ; 6.029  ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Rise       ; CLK_2                                               ;
; SDRAM_E_CLK    ; CLK_2      ; 5.295 ; 5.295 ; Fall       ; CLK_2                                               ;
; SDRAM_A_A[*]   ; CLK_1      ; 2.720 ; 2.720 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[0]  ; CLK_1      ; 3.231 ; 3.231 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[1]  ; CLK_1      ; 4.021 ; 4.021 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[2]  ; CLK_1      ; 3.100 ; 3.100 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[3]  ; CLK_1      ; 3.969 ; 3.969 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[4]  ; CLK_1      ; 3.411 ; 3.411 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[5]  ; CLK_1      ; 3.043 ; 3.043 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[6]  ; CLK_1      ; 3.481 ; 3.481 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[7]  ; CLK_1      ; 2.911 ; 2.911 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[8]  ; CLK_1      ; 3.274 ; 3.274 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[9]  ; CLK_1      ; 2.954 ; 2.954 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[10] ; CLK_1      ; 3.662 ; 3.662 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[11] ; CLK_1      ; 3.107 ; 3.107 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[12] ; CLK_1      ; 2.740 ; 2.740 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[13] ; CLK_1      ; 3.333 ; 3.333 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_A[14] ; CLK_1      ; 2.720 ; 2.720 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CAS_N  ; CLK_1      ; 2.932 ; 2.932 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ; 1.654 ;       ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CS_N   ; CLK_1      ; 3.090 ; 3.090 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_D[*]   ; CLK_1      ; 2.324 ; 2.324 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[0]  ; CLK_1      ; 3.108 ; 3.108 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[1]  ; CLK_1      ; 3.197 ; 3.197 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[2]  ; CLK_1      ; 3.240 ; 3.240 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[3]  ; CLK_1      ; 3.108 ; 3.108 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[4]  ; CLK_1      ; 2.557 ; 2.557 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[5]  ; CLK_1      ; 2.557 ; 2.557 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[6]  ; CLK_1      ; 2.829 ; 2.829 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[7]  ; CLK_1      ; 2.627 ; 2.627 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[8]  ; CLK_1      ; 2.637 ; 2.637 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[9]  ; CLK_1      ; 2.637 ; 2.637 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[10] ; CLK_1      ; 2.525 ; 2.525 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[11] ; CLK_1      ; 2.507 ; 2.507 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[12] ; CLK_1      ; 2.533 ; 2.533 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[13] ; CLK_1      ; 2.512 ; 2.512 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[14] ; CLK_1      ; 2.356 ; 2.356 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[15] ; CLK_1      ; 2.352 ; 2.352 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[16] ; CLK_1      ; 2.411 ; 2.411 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[17] ; CLK_1      ; 2.324 ; 2.324 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[18] ; CLK_1      ; 2.417 ; 2.417 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[19] ; CLK_1      ; 2.498 ; 2.498 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[20] ; CLK_1      ; 2.627 ; 2.627 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[21] ; CLK_1      ; 2.577 ; 2.577 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[22] ; CLK_1      ; 2.407 ; 2.407 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[23] ; CLK_1      ; 2.591 ; 2.591 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[24] ; CLK_1      ; 2.770 ; 2.770 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[25] ; CLK_1      ; 2.821 ; 2.821 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[26] ; CLK_1      ; 2.819 ; 2.819 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[27] ; CLK_1      ; 2.601 ; 2.601 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[28] ; CLK_1      ; 3.122 ; 3.122 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[29] ; CLK_1      ; 2.498 ; 2.498 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[30] ; CLK_1      ; 2.591 ; 2.591 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
;  SDRAM_A_D[31] ; CLK_1      ; 2.597 ; 2.597 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQMH   ; CLK_1      ; 3.243 ; 3.243 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_DQML   ; CLK_1      ; 2.923 ; 2.923 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_RAS_N  ; CLK_1      ; 3.084 ; 3.084 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_WE_N   ; CLK_1      ; 2.898 ; 2.898 ; Rise       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; SDRAM_A_CLK    ; CLK_1      ;       ; 1.654 ; Fall       ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ;
; PHY_MDC        ; CLK_1      ; 2.735 ; 2.735 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; PHY_MDIO       ; CLK_1      ; 2.718 ; 2.718 ; Rise       ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ;
; LED[*]         ; CLK_2      ; 6.448 ; 6.448 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[0]        ; CLK_2      ; 7.870 ; 7.870 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[4]        ; CLK_2      ; 6.825 ; 6.825 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[5]        ; CLK_2      ; 6.680 ; 6.680 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[6]        ; CLK_2      ; 7.281 ; 7.281 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[7]        ; CLK_2      ; 7.059 ; 7.059 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[8]        ; CLK_2      ; 7.086 ; 7.086 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[9]        ; CLK_2      ; 6.977 ; 6.977 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[10]       ; CLK_2      ; 7.088 ; 7.088 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  LED[11]       ; CLK_2      ; 6.448 ; 6.448 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ; 4.684 ;       ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_RST_N      ; CLK_2      ; 8.425 ; 8.425 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXD[*]     ; CLK_2      ; 5.598 ; 5.598 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[0]    ; CLK_2      ; 5.710 ; 5.710 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[1]    ; CLK_2      ; 5.727 ; 5.727 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[2]    ; CLK_2      ; 5.598 ; 5.598 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[3]    ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[4]    ; CLK_2      ; 5.827 ; 5.827 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[5]    ; CLK_2      ; 5.664 ; 5.664 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[6]    ; CLK_2      ; 5.757 ; 5.757 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  PHY_TXD[7]    ; CLK_2      ; 5.878 ; 5.878 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXEN       ; CLK_2      ; 5.539 ; 5.539 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_TXER       ; CLK_2      ; 5.451 ; 5.451 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338A      ; CLK_2      ; 7.104 ; 7.104 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SCL_5338B      ; CLK_2      ; 6.983 ; 6.983 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338A      ; CLK_2      ; 6.796 ; 6.796 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDA_5338B      ; CLK_2      ; 6.961 ; 6.961 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_A[*]   ; CLK_2      ; 4.587 ; 4.587 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[0]  ; CLK_2      ; 4.621 ; 4.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[1]  ; CLK_2      ; 4.601 ; 4.601 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[2]  ; CLK_2      ; 4.587 ; 4.587 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[3]  ; CLK_2      ; 4.590 ; 4.590 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[4]  ; CLK_2      ; 4.714 ; 4.714 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[5]  ; CLK_2      ; 4.713 ; 4.713 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[6]  ; CLK_2      ; 4.623 ; 4.623 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[7]  ; CLK_2      ; 4.611 ; 4.611 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[8]  ; CLK_2      ; 4.635 ; 4.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[9]  ; CLK_2      ; 4.659 ; 4.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[10] ; CLK_2      ; 4.614 ; 4.614 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[11] ; CLK_2      ; 4.649 ; 4.649 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[12] ; CLK_2      ; 4.608 ; 4.608 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[13] ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_A[14] ; CLK_2      ; 4.615 ; 4.615 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CAS_N  ; CLK_2      ; 4.711 ; 4.711 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_CS_N   ; CLK_2      ; 4.722 ; 4.722 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_D[*]   ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[0]  ; CLK_2      ; 4.521 ; 4.521 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[1]  ; CLK_2      ; 4.528 ; 4.528 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[2]  ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[3]  ; CLK_2      ; 4.522 ; 4.522 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[4]  ; CLK_2      ; 4.496 ; 4.496 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[5]  ; CLK_2      ; 4.515 ; 4.515 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[6]  ; CLK_2      ; 4.498 ; 4.498 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[7]  ; CLK_2      ; 4.498 ; 4.498 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[8]  ; CLK_2      ; 4.531 ; 4.531 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[9]  ; CLK_2      ; 4.514 ; 4.514 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[10] ; CLK_2      ; 4.568 ; 4.568 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[11] ; CLK_2      ; 4.581 ; 4.581 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[12] ; CLK_2      ; 4.571 ; 4.571 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[13] ; CLK_2      ; 4.568 ; 4.568 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[14] ; CLK_2      ; 4.571 ; 4.571 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  SDRAM_E_D[15] ; CLK_2      ; 4.607 ; 4.607 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQMH   ; CLK_2      ; 4.708 ; 4.708 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_DQML   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_RAS_N  ; CLK_2      ; 4.718 ; 4.718 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; SDRAM_E_WE_N   ; CLK_2      ; 4.705 ; 4.705 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; dat_out[*]     ; CLK_2      ; 5.561 ; 5.561 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[0]    ; CLK_2      ; 5.819 ; 5.819 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[1]    ; CLK_2      ; 6.369 ; 6.369 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[2]    ; CLK_2      ; 5.659 ; 5.659 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[3]    ; CLK_2      ; 5.868 ; 5.868 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[4]    ; CLK_2      ; 5.561 ; 5.561 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[5]    ; CLK_2      ; 5.638 ; 5.638 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[6]    ; CLK_2      ; 5.635 ; 5.635 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[7]    ; CLK_2      ; 6.097 ; 6.097 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[8]    ; CLK_2      ; 5.932 ; 5.932 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[9]    ; CLK_2      ; 5.621 ; 5.621 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[10]   ; CLK_2      ; 5.675 ; 5.675 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[11]   ; CLK_2      ; 5.833 ; 5.833 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[12]   ; CLK_2      ; 5.761 ; 5.761 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[13]   ; CLK_2      ; 6.473 ; 6.473 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[14]   ; CLK_2      ; 5.970 ; 5.970 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
;  dat_out[15]   ; CLK_2      ; 5.695 ; 5.695 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; en_out         ; CLK_2      ; 5.824 ; 5.824 ; Rise       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
; PHY_GTXCLK     ; CLK_2      ;       ; 4.684 ; Fall       ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ;
+----------------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 23524    ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 227      ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 13666    ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 45       ; 0        ; 0        ; 0        ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 26       ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 11       ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 393253   ; 88       ; 20       ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 23524    ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 227      ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 13666    ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 45       ; 0        ; 0        ; 0        ;
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 26       ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 11       ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 393253   ; 88       ; 20       ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 0        ; 15       ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 348      ; 0        ; 1        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 263      ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 61       ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 399      ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 2849     ; 84       ; 6        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 0        ; 15       ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_SDRAM:inst26|altpll:altpll_component|_clk0      ; 348      ; 0        ; 1        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 263      ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; 61       ; 0        ; 0        ; 0        ;
; PLL_TEST:inst7|altpll:altpll_component|_clk0        ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 399      ; 0        ; 0        ; 0        ;
; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; sdram_phase180:inst25|altpll:altpll_component|_clk0 ; 2849     ; 84       ; 6        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 61    ; 61   ;
; Unconstrained Input Port Paths  ; 93    ; 93   ;
; Unconstrained Output Ports      ; 136   ; 136  ;
; Unconstrained Output Port Paths ; 257   ; 257  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 23 18:07:58 2013
Info: Command: quartus_sta gige_transport -c gige_transport
Info: qsta_default_script.tcl version: #3
Warning: Ignored assignments for entity "gige_transport" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity gige_transport -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity gige_transport -section_id "Root Region" is ignored
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is -40 degrees C
Info: High junction temperature is 100 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_3ro1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info: Entity dcfifo_9ol1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe18|dffe19a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
    Info: Entity dcfifo_aol1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0f9:dffpipe12|dffe13a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe8|dffe9a* 
    Info: Entity dcfifo_bol1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2f9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1f9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_euk1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6f9:dffpipe16|dffe17a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5f9:dffpipe13|dffe14a* 
    Info: Entity dcfifo_u1o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
    Info: Entity sld_signaltap_impl
        Info: set_clock_groups -exclusive -group {altera_reserved_tck}
Info: Reading SDC File: 'gige_transport.sdc'
Warning: Overwriting existing clock: altera_reserved_tck
Warning: At least one of the filters had some problems and could not be matched.
    Warning: SMA_CLKIN5 could not be matched with a port.
    Warning: SMA_CLKIN6 could not be matched with a port.
    Warning: SMA_CLKIN7 could not be matched with a port.
    Warning: SMA_CLKIN8 could not be matched with a port.
Warning: Ignored assignment: create_clock -name {CLK_IN} -period 6.667 -waveform { 0.000 3.333 } [get_ports {SMA_CLKIN5 SMA_CLKIN6 SMA_CLKIN7 SMA_CLKIN8}]
    Warning: Argument <targets> is an empty collection
Warning: At least one of the filters had some problems and could not be matched.
    Warning: SDRAM_B_CLK could not be matched with a port.
    Warning: SDRAM_C_CLK could not be matched with a port.
    Warning: SDRAM_D_CLK could not be matched with a port.
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst25|altpll_component|pll|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {sdram_phase180:inst25|altpll:altpll_component|_clk0} {inst25|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst7|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {PLL_TEST:inst7|altpll:altpll_component|_clk0} {inst7|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst26|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {PLL_SDRAM:inst26|altpll:altpll_component|_clk0} {inst26|altpll_component|pll|clk[0]}
Warning: At least one of the filters had some problems and could not be matched.
    Warning: PLL_MAIN:inst5|altpll:altpll_component|_clk0 could not be matched with a clock.
    Warning: PLL_MAIN:inst5|altpll:altpll_component|_clk1 could not be matched with a clock.
    Warning: PLL_SYS:inst36|altpll:altpll_component|_clk0 could not be matched with a clock.
    Warning: PLL_TEST:inst7|altpll:altpll_component|_clk3 could not be matched with a clock.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_8f9:dffpipe14|dffe15a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_8f9:dffpipe14|dffe15a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_8f9:dffpipe14|dffe15a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_7f9:dffpipe11|dffe12a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_7f9:dffpipe11|dffe12a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_7f9:dffpipe11|dffe12a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_id9:dffpipe11|dffe12a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_id9:dffpipe11|dffe12a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_id9:dffpipe11|dffe12a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_df9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_df9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_df9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_cf9:dffpipe6|dffe7a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_cf9:dffpipe6|dffe7a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_cf9:dffpipe6|dffe7a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_bf9:dffpipe17|dffe18a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_bf9:dffpipe17|dffe18a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_bf9:dffpipe17|dffe18a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_9f9:dffpipe13|dffe14a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_9f9:dffpipe13|dffe14a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_9f9:dffpipe13|dffe14a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe18|dffe19a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe18|dffe19a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_te9:dffpipe12|dffe13a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_te9:dffpipe12|dffe13a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_1f9:dffpipe12|dffe13a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_1f9:dffpipe12|dffe13a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_1f9:dffpipe12|dffe13a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_ve9:dffpipe8|dffe9a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_hf9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_hf9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_hf9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_gf9:dffpipe6|dffe7a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_gf9:dffpipe6|dffe7a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_gf9:dffpipe6|dffe7a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_3f9:dffpipe12|dffe13a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_3f9:dffpipe12|dffe13a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_3f9:dffpipe12|dffe13a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_2f9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_2f9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_2f9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_od9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_od9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_od9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_ff9:dffpipe8|dffe9a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ff9:dffpipe8|dffe9a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_ff9:dffpipe8|dffe9a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_ef9:dffpipe5|dffe6a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ef9:dffpipe5|dffe6a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_ef9:dffpipe5|dffe6a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_md9:dffpipe9|dffe10a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_md9:dffpipe9|dffe10a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_md9:dffpipe9|dffe10a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *ws_dgrp|dffpipe_gd9:dffpipe14|dffe15a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe14|dffe15a*}]
    Warning: Argument -to with value [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe14|dffe15a*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *rs_dgwp|dffpipe_fd9:dffpipe10|dffe11a* could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_fd9:dffpipe10|dffe11a*}]
    Warning: Argument -to with value [get_keepers {*rs_dgwp|dffpipe_fd9:dffpipe10|dffe11a*}] contains zero elements
Info: Reading SDC File: 'cpu_0.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|monitor_ready_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu_0:the_cpu_0|hbreak_enabled}] -to [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|debugack_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1}]
    Warning: Argument -to with value *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1}]
    Warning: Argument -to with value *cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: Node: PHY_RXCLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.381
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.381        -0.381 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     2.127         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     3.330         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: Worst-case hold slack is 0.384
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.384         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     0.393         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     0.393         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: Worst-case recovery slack is -3.324
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.324     -1134.027 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     2.566         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     3.420         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: Worst-case removal slack is -0.932
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.932        -0.932 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     1.163         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     3.476         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 383 output pins without output pin load capacitance assignment
    Info: Pin "PHY_125MO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_COLB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_CRSB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_GTXCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_INTN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_MDC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TX_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXEN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXER" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_SYN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_SYN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_SYN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_SYN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_CE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_WE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DIORN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DIOWN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DMACK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_RESETN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DIORN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DIOWN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DMACK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_RESETN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DIORN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DIOWN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DMACK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_RESETN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP1_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP1_2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP1_3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP1_4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP1_5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP2_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP2_2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP2_3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP2_4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "JP2_5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FPGA_SCL" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TEMPSCL" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TX1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INTR_5338A" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INTR_5338B" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DIORN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DIOWN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DMACK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_RESETN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_DQML" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_DQMH" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SCL_5338B" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SCL_5338A" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_DQMH" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_DQML" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "en_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_1_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "422_2_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_IDE_CS[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_IDE_CS[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_IDE_CS[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_IDE_CS[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_IDE_CS[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_IDE_CS[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_IDE_CS[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_IDE_CS[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dat_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS1_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LVDS2_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_TXD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_A[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SENDED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDA_5338B" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDA_5338A" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_E_D[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PHY_MDIO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SDRAM_A_D[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FPGA_SDA" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TEMPSDA" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA1_DD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA2_DD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA3_DD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ATA5_DD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FLASH_D[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: PHY_RXCLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 1.812
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.812         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     3.378         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     3.912         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: Worst-case hold slack is 0.188
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.188         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     0.198         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
    Info:     0.199         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
Info: Worst-case recovery slack is 0.273
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.273         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     3.125         0.000 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     3.706         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case removal slack is -0.239
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.239        -0.239 PLL_SDRAM:inst26|altpll:altpll_component|_clk0 
    Info:     0.608         0.000 sdram_phase180:inst25|altpll:altpll_component|_clk0 
    Info:     1.786         0.000 PLL_TEST:inst7|altpll:altpll_component|_clk0 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Wed Oct 23 18:08:14 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:20


