AuthorID,Author,Date,Content,Attachments,Reactions
"840182560252624916","logic_anarchy","2025-12-21T12:43:52.3990000+00:00","@Tim 'mithro' Ansell @Leo Moser (mole99) 
It’s crazy — I started my gate-level simulation on **December 3rd**, and **18 days later**, today **December 21st**, I can finally see the first kernel messages… maybe in **two weeks** it’ll boot into the console.","off-topic_media/image-5AEDA.png","blobclap (3)"
"840182560252624916","logic_anarchy","2025-12-21T12:45:53.9310000+00:00","This gate-level simulation runs against the Micron SDRAM model, so we’re simulating real SDRAM accesses.","",""
"840182560252624916","logic_anarchy","2025-12-21T12:48:25.9460000+00:00","We have two caches: a 2-way set-associative instruction cache and a direct-mapped data cache. We also have 4-way I-TLB and 4-way D-TLB MMU caches.","",""
"840182560252624916","logic_anarchy","2025-12-21T12:49:22.9130000+00:00","I can’t believe that 300k lines of Verilog generated by Yosys (thanx @Lofty) can actually work… that’s crazy.","",""
"840182560252624916","logic_anarchy","2025-12-21T12:52:35.1490000+00:00","@Leo Moser (mole99)  helped a lot with LibreLane, and his name is immortalized on the chip. Thanks, Leo Moser.","off-topic_media/image-E3819.png",""
