{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668654839664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668654839665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:13:59 2022 " "Processing started: Thu Nov 17 12:13:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668654839665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654839665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_tp -c top_tp " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_tp -c top_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654839665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668654840225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668654840225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tproject.v(607) " "Verilog HDL information at tproject.v(607): always construct contains both blocking and non-blocking assignments" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 607 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(725) " "Verilog HDL Event Control warning at tproject.v(725): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 725 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(737) " "Verilog HDL Event Control warning at tproject.v(737): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 737 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(749) " "Verilog HDL Event Control warning at tproject.v(749): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 749 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(757) " "Verilog HDL Event Control warning at tproject.v(757): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 757 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(769) " "Verilog HDL Event Control warning at tproject.v(769): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 769 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654851333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tproject.v 18 18 " "Found 18 design units, including 18 entities, in source file tproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 hms_cnt " "Found entity 1: hms_cnt" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_to_seg " "Found entity 2: dec_to_seg" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt_param " "Found entity 3: cnt_param" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "4 nco " "Found entity 4: nco" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "5 num_split " "Found entity 5: num_split" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_ctrl " "Found entity 6: led_ctrl" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "7 blink " "Found entity 7: blink" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "8 switch_debounce " "Found entity 8: switch_debounce" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "9 timer " "Found entity 9: timer" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "10 hourminsec_tp " "Found entity 10: hourminsec_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "11 controller_tp " "Found entity 11: controller_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "12 buzz_reset " "Found entity 12: buzz_reset" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "13 buzz " "Found entity 13: buzz" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "14 ir_rx " "Found entity 14: ir_rx" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "15 remote_controller " "Found entity 15: remote_controller" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "16 text_lcd " "Found entity 16: text_lcd" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_tp " "Found entity 17: top_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""} { "Info" "ISGN_ENTITY_NAME" "18 dec_to_asc " "Found entity 18: dec_to_asc" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654851338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_data tproject.v(1832) " "Verilog HDL Implicit Net warning at tproject.v(1832): created implicit net for \"o_data\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1832 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state tproject.v(1871) " "Verilog HDL Implicit Net warning at tproject.v(1871): created implicit net for \"o_state\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1871 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state_en tproject.v(1872) " "Verilog HDL Implicit Net warning at tproject.v(1872): created implicit net for \"o_state_en\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1872 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tproject.v(1873) " "Verilog HDL Implicit Net warning at tproject.v(1873): created implicit net for \"reset\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1873 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_clk tproject.v(1875) " "Verilog HDL Implicit Net warning at tproject.v(1875): created implicit net for \"direct_clk\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1875 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_alm tproject.v(1876) " "Verilog HDL Implicit Net warning at tproject.v(1876): created implicit net for \"direct_alm\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1876 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_tim tproject.v(1877) " "Verilog HDL Implicit Net warning at tproject.v(1877): created implicit net for \"direct_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1877 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_sec_max_hit tproject.v(1893) " "Verilog HDL Implicit Net warning at tproject.v(1893): created implicit net for \"i_sec_max_hit\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1893 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_min_max_hit tproject.v(1894) " "Verilog HDL Implicit Net warning at tproject.v(1894): created implicit net for \"i_min_max_hit\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1894 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_sec_max_hit_tim tproject.v(1896) " "Verilog HDL Implicit Net warning at tproject.v(1896): created implicit net for \"i_sec_max_hit_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1896 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_min_max_hit_tim tproject.v(1897) " "Verilog HDL Implicit Net warning at tproject.v(1897): created implicit net for \"i_min_max_hit_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1897 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state_tim tproject.v(1899) " "Verilog HDL Implicit Net warning at tproject.v(1899): created implicit net for \"o_state_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1899 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_alm_lcd tproject.v(1941) " "Verilog HDL Implicit Net warning at tproject.v(1941): created implicit net for \"sec_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1941 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_alm_lcd tproject.v(1942) " "Verilog HDL Implicit Net warning at tproject.v(1942): created implicit net for \"min_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1942 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_alm_lcd tproject.v(1943) " "Verilog HDL Implicit Net warning at tproject.v(1943): created implicit net for \"hour_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1943 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_sec_alm_l tproject.v(2087) " "Verilog HDL Implicit Net warning at tproject.v(2087): created implicit net for \"o_sec_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2087 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_sec_alm_r tproject.v(2088) " "Verilog HDL Implicit Net warning at tproject.v(2088): created implicit net for \"o_sec_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2088 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_min_alm_l tproject.v(2094) " "Verilog HDL Implicit Net warning at tproject.v(2094): created implicit net for \"o_min_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2094 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_min_alm_r tproject.v(2095) " "Verilog HDL Implicit Net warning at tproject.v(2095): created implicit net for \"o_min_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2095 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_hour_alm_l tproject.v(2101) " "Verilog HDL Implicit Net warning at tproject.v(2101): created implicit net for \"o_hour_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_hour_alm_r tproject.v(2102) " "Verilog HDL Implicit Net warning at tproject.v(2102): created implicit net for \"o_hour_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tp " "Elaborating entity \"top_tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668654851431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debounce switch_debounce:u_switch_debounce0 " "Elaborating entity \"switch_debounce\" for hierarchy \"switch_debounce:u_switch_debounce0\"" {  } { { "tproject.v" "u_switch_debounce0" { Text "C:/LogicDesign/TEAM/tproject.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow " "Elaborating entity \"nco\" for hierarchy \"switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\"" {  } { { "tproject.v" "u_nco_clk_slow" { Text "C:/LogicDesign/TEAM/tproject.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_rx ir_rx:u_ir_rx " "Elaborating entity \"ir_rx\" for hierarchy \"ir_rx:u_ir_rx\"" {  } { { "tproject.v" "u_ir_rx" { Text "C:/LogicDesign/TEAM/tproject.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tproject.v(1338) " "Verilog HDL assignment warning at tproject.v(1338): truncated value with size 32 to match size of target (16)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851442 "|top_tp|ir_rx:u_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tproject.v(1343) " "Verilog HDL assignment warning at tproject.v(1343): truncated value with size 32 to match size of target (16)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851442 "|top_tp|ir_rx:u_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(1372) " "Verilog HDL assignment warning at tproject.v(1372): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851442 "|top_tp|ir_rx:u_ir_rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tproject.v(1392) " "Verilog HDL Case Statement information at tproject.v(1392): all case item expressions in this case statement are onehot" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668654851442 "|top_tp|ir_rx:u_ir_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_controller remote_controller:u_remote_controller " "Elaborating entity \"remote_controller\" for hierarchy \"remote_controller:u_remote_controller\"" {  } { { "tproject.v" "u_remote_controller" { Text "C:/LogicDesign/TEAM/tproject.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_tp controller_tp:u_controller " "Elaborating entity \"controller_tp\" for hierarchy \"controller_tp:u_controller\"" {  } { { "tproject.v" "u_controller" { Text "C:/LogicDesign/TEAM/tproject.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_sw_t7 tproject.v(713) " "Verilog HDL or VHDL warning at tproject.v(713): object \"i_sw_t7\" assigned a value but never read" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 713 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(730) " "Verilog HDL assignment warning at tproject.v(730): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(744) " "Verilog HDL assignment warning at tproject.v(744): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tproject.v(764) " "Verilog HDL assignment warning at tproject.v(764): truncated value with size 32 to match size of target (1)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tproject.v(776) " "Verilog HDL assignment warning at tproject.v(776): truncated value with size 32 to match size of target (1)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(862) " "Verilog HDL Case Statement warning at tproject.v(862): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 862 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(973) " "Verilog HDL Case Statement warning at tproject.v(973): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 973 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1082) " "Verilog HDL Case Statement warning at tproject.v(1082): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1082 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_tim_clk tproject.v(825) " "Inferred latch for \"o_hour_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_tim_clk tproject.v(825) " "Inferred latch for \"o_min_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_tim_clk tproject.v(825) " "Inferred latch for \"o_sec_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_alm_clk tproject.v(825) " "Inferred latch for \"o_hour_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_alm_clk tproject.v(825) " "Inferred latch for \"o_min_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_alm_clk tproject.v(825) " "Inferred latch for \"o_sec_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_cnt_clk tproject.v(825) " "Inferred latch for \"o_hour_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_cnt_clk tproject.v(825) " "Inferred latch for \"o_min_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_cnt_clk tproject.v(825) " "Inferred latch for \"o_sec_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851445 "|top_tp|controller_tp:u_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourminsec_tp hourminsec_tp:u_hourminsec " "Elaborating entity \"hourminsec_tp\" for hierarchy \"hourminsec_tp:u_hourminsec\"" {  } { { "tproject.v" "u_hourminsec" { Text "C:/LogicDesign/TEAM/tproject.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_cnt hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec " "Elaborating entity \"hms_cnt\" for hierarchy \"hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\"" {  } { { "tproject.v" "u_hms_cnt_sec" { Text "C:/LogicDesign/TEAM/tproject.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(25) " "Verilog HDL assignment warning at tproject.v(25): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851449 "|top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(33) " "Verilog HDL assignment warning at tproject.v(33): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851449 "|top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer hourminsec_tp:u_hourminsec\|timer:u_timer " "Elaborating entity \"timer\" for hierarchy \"hourminsec_tp:u_hourminsec\|timer:u_timer\"" {  } { { "tproject.v" "u_timer" { Text "C:/LogicDesign/TEAM/tproject.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_max_hit_min tproject.v(326) " "Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable \"o_max_hit_min\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851451 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_max_hit_sec tproject.v(326) " "Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable \"o_max_hit_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851451 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_max_hit_sec tproject.v(368) " "Inferred latch for \"o_max_hit_sec\" at tproject.v(368)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851451 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_max_hit_min tproject.v(368) " "Inferred latch for \"o_max_hit_min\" at tproject.v(368)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851451 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:us_num_split " "Elaborating entity \"num_split\" for hierarchy \"num_split:us_num_split\"" {  } { { "tproject.v" "us_num_split" { Text "C:/LogicDesign/TEAM/tproject.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(129) " "Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851452 "|top_tp|num_split:us_num_split"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(130) " "Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851452 "|top_tp|num_split:us_num_split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_seg dec_to_seg:u_dec_to_seg_l_s " "Elaborating entity \"dec_to_seg\" for hierarchy \"dec_to_seg:u_dec_to_seg_l_s\"" {  } { { "tproject.v" "u_dec_to_seg_l_s" { Text "C:/LogicDesign/TEAM/tproject.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(47) " "Verilog HDL Case Statement warning at tproject.v(47): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg tproject.v(47) " "Verilog HDL Always Construct warning at tproject.v(47): inferring latch(es) for variable \"o_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[0\] tproject.v(47) " "Inferred latch for \"o_seg\[0\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[1\] tproject.v(47) " "Inferred latch for \"o_seg\[1\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[2\] tproject.v(47) " "Inferred latch for \"o_seg\[2\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[3\] tproject.v(47) " "Inferred latch for \"o_seg\[3\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[4\] tproject.v(47) " "Inferred latch for \"o_seg\[4\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[5\] tproject.v(47) " "Inferred latch for \"o_seg\[5\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[6\] tproject.v(47) " "Inferred latch for \"o_seg\[6\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851453 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:uh_num_split " "Elaborating entity \"num_split\" for hierarchy \"num_split:uh_num_split\"" {  } { { "tproject.v" "uh_num_split" { Text "C:/LogicDesign/TEAM/tproject.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(129) " "Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851455 "|top_tp|num_split:uh_num_split"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(130) " "Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851455 "|top_tp|num_split:uh_num_split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink blink:u_blink " "Elaborating entity \"blink\" for hierarchy \"blink:u_blink\"" {  } { { "tproject.v" "u_blink" { Text "C:/LogicDesign/TEAM/tproject.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851455 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(216) " "Verilog HDL Case Statement warning at tproject.v(216): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 216 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(241) " "Verilog HDL Case Statement warning at tproject.v(241): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 241 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_blk tproject.v(215) " "Verilog HDL Always Construct warning at tproject.v(215): inferring latch(es) for variable \"o_seg_blk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[0\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[0\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[1\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[1\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[2\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[2\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[3\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[3\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[4\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[4\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[5\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[5\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[6\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[6\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[7\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[7\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[8\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[8\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[9\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[9\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[10\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[10\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[11\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[11\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[12\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[12\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[13\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[13\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[14\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[14\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[15\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[15\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[16\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[16\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[17\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[17\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[18\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[18\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[19\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[19\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[20\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[20\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[21\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[21\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[22\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[22\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[23\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[23\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[24\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[24\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[25\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[25\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[26\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[26\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[27\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[27\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[28\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[28\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[29\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[29\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[30\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[30\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[31\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[31\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[32\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[32\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[33\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[33\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[34\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[34\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[35\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[35\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[36\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[36\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[37\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[37\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[38\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[38\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[39\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[39\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[40\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[40\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[41\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[41\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851457 "|top_tp|blink:u_blink"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param blink:u_blink\|cnt_param:u_cnt_param_blk " "Elaborating entity \"cnt_param\" for hierarchy \"blink:u_blink\|cnt_param:u_cnt_param_blk\"" {  } { { "tproject.v" "u_cnt_param_blk" { Text "C:/LogicDesign/TEAM/tproject.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851459 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851459 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851459 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851459 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:u_led_ctrl " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:u_led_ctrl\"" {  } { { "tproject.v" "u_led_ctrl" { Text "C:/LogicDesign/TEAM/tproject.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param led_ctrl:u_led_ctrl\|cnt_param:u_cnt_param " "Elaborating entity \"cnt_param\" for hierarchy \"led_ctrl:u_led_ctrl\|cnt_param:u_cnt_param\"" {  } { { "tproject.v" "u_cnt_param" { Text "C:/LogicDesign/TEAM/tproject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851462 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851462 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851462 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851462 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz buzz:u_buzz " "Elaborating entity \"buzz\" for hierarchy \"buzz:u_buzz\"" {  } { { "tproject.v" "u_buzz" { Text "C:/LogicDesign/TEAM/tproject.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851462 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1253) " "Verilog HDL Case Statement warning at tproject.v(1253): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851463 "|top_tp|buzz:u_buzz"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buzz_freq tproject.v(1253) " "Verilog HDL Always Construct warning at tproject.v(1253): inferring latch(es) for variable \"buzz_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851463 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[0\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[0\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851463 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[1\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[1\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[2\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[2\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[3\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[3\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[4\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[4\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[5\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[5\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[6\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[6\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[7\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[7\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[8\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[8\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[9\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[9\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[10\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[10\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[11\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[11\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[12\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[12\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[13\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[13\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[14\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[14\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[15\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[15\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[16\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[16\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[17\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[17\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[18\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[18\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[19\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[19\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[20\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[20\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[21\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[21\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[22\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[22\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[23\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[23\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[24\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[24\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[25\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[25\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[26\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[26\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[27\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[27\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[28\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[28\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[29\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[29\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[30\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[30\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[31\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[31\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851464 "|top_tp|buzz:u_buzz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param buzz:u_buzz\|cnt_param:u_cnt_buzz " "Elaborating entity \"cnt_param\" for hierarchy \"buzz:u_buzz\|cnt_param:u_cnt_buzz\"" {  } { { "tproject.v" "u_cnt_buzz" { Text "C:/LogicDesign/TEAM/tproject.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851466 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851466 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851466 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851466 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz_reset buzz:u_buzz\|buzz_reset:u_buzz_reset " "Elaborating entity \"buzz_reset\" for hierarchy \"buzz:u_buzz\|buzz_reset:u_buzz_reset\"" {  } { { "tproject.v" "u_buzz_reset" { Text "C:/LogicDesign/TEAM/tproject.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_asc dec_to_asc:u_dec_to_asc_sl " "Elaborating entity \"dec_to_asc\" for hierarchy \"dec_to_asc:u_dec_to_asc_sl\"" {  } { { "tproject.v" "u_dec_to_asc_sl" { Text "C:/LogicDesign/TEAM/tproject.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851468 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(2210) " "Verilog HDL Case Statement warning at tproject.v(2210): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_asc_num tproject.v(2210) " "Verilog HDL Always Construct warning at tproject.v(2210): inferring latch(es) for variable \"o_asc_num\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[0\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[0\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[1\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[1\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[2\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[2\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[3\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[3\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[4\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[4\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[5\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[5\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[6\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[6\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[7\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[7\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851469 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:u_text_lcd " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:u_text_lcd\"" {  } { { "tproject.v" "u_text_lcd" { Text "C:/LogicDesign/TEAM/tproject.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654851470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(1606) " "Verilog HDL assignment warning at tproject.v(1606): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tproject.v(1639) " "Verilog HDL assignment warning at tproject.v(1639): truncated value with size 32 to match size of target (8)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1673) " "Verilog HDL Case Statement warning at tproject.v(1673): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1673 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1668) " "Verilog HDL Case Statement warning at tproject.v(1668): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tproject.v(1668) " "Verilog HDL Case Statement information at tproject.v(1668): all case item expressions in this case statement are onehot" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lcd_rs tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"o_lcd_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lcd_rw tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"o_lcd_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_data tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"lcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[0\] tproject.v(1668) " "Inferred latch for \"lcd_data\[0\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[1\] tproject.v(1668) " "Inferred latch for \"lcd_data\[1\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[2\] tproject.v(1668) " "Inferred latch for \"lcd_data\[2\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[3\] tproject.v(1668) " "Inferred latch for \"lcd_data\[3\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[4\] tproject.v(1668) " "Inferred latch for \"lcd_data\[4\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[5\] tproject.v(1668) " "Inferred latch for \"lcd_data\[5\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[6\] tproject.v(1668) " "Inferred latch for \"lcd_data\[6\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[7\] tproject.v(1668) " "Inferred latch for \"lcd_data\[7\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lcd_rw tproject.v(1668) " "Inferred latch for \"o_lcd_rw\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lcd_rs tproject.v(1668) " "Inferred latch for \"o_lcd_rs\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654851473 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[4\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[7\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[7\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[8\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[8\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[9\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[9\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[11\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[11\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[12\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[12\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[13\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[13\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[14\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[14\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[15\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[15\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[1\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[2\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[3\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_as_hl\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_as_hl\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_ml\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_ml\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sl\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sl\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654851988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654852332 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668654852332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:um_num_split\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:um_num_split\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:um_num_split\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:um_num_split\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852395 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/LogicDesign/TEAM/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/LogicDesign/TEAM/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/LogicDesign/TEAM/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/LogicDesign/TEAM/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:us_num_split\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"num_split:us_num_split\|lpm_divide:Div0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:us_num_split\|lpm_divide:Div0 " "Instantiated megafunction \"num_split:us_num_split\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852588 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:uh_num_split\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:uh_num_split\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852664 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/LogicDesign/TEAM/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/LogicDesign/TEAM/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"num_split:uh_num_split\|lpm_divide:Div0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split\|lpm_divide:Div0 " "Instantiated megafunction \"num_split:uh_num_split\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852757 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654852805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654852805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:us_num_split_alm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:us_num_split_alm\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:us_num_split_alm\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:us_num_split_alm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852816 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split_alm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:uh_num_split_alm\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654852829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split_alm\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:uh_num_split_alm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654852829 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654852829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[5\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[5\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[5\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[5\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654852871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668654853103 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[0\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[0\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[1\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[1\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[2\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[2\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[3\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[3\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[4\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[4\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[5\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[5\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[6\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[6\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[7\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[7\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654853123 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668654853123 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blink:u_blink\|o_seg_blk\[41\] blink:u_blink\|o_seg_blk\[38\] " "Duplicate LATCH primitive \"blink:u_blink\|o_seg_blk\[41\]\" merged with LATCH primitive \"blink:u_blink\|o_seg_blk\[38\]\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[1\]_1261 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[1\]_1261\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[2\]_1279 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[2\]_1279\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[3\]_1297 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[3\]_1297\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[4\]_1315 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[4\]_1315\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[6\]_1351 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[6\]_1351\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[7\]_1369 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[7\]_1369\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654853124 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1668654853124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[14\] " "Latch blink:u_blink\|o_seg_blk\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[7\] " "Latch blink:u_blink\|o_seg_blk\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[0\] " "Latch blink:u_blink\|o_seg_blk\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[21\] " "Latch blink:u_blink\|o_seg_blk\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[28\] " "Latch blink:u_blink\|o_seg_blk\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[35\] " "Latch blink:u_blink\|o_seg_blk\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[8\] " "Latch blink:u_blink\|o_seg_blk\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853125 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[15\] " "Latch blink:u_blink\|o_seg_blk\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[1\] " "Latch blink:u_blink\|o_seg_blk\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[22\] " "Latch blink:u_blink\|o_seg_blk\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[29\] " "Latch blink:u_blink\|o_seg_blk\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[36\] " "Latch blink:u_blink\|o_seg_blk\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[16\] " "Latch blink:u_blink\|o_seg_blk\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[9\] " "Latch blink:u_blink\|o_seg_blk\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[2\] " "Latch blink:u_blink\|o_seg_blk\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[23\] " "Latch blink:u_blink\|o_seg_blk\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[30\] " "Latch blink:u_blink\|o_seg_blk\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[37\] " "Latch blink:u_blink\|o_seg_blk\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[10\] " "Latch blink:u_blink\|o_seg_blk\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[17\] " "Latch blink:u_blink\|o_seg_blk\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[3\] " "Latch blink:u_blink\|o_seg_blk\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[24\] " "Latch blink:u_blink\|o_seg_blk\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853126 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[31\] " "Latch blink:u_blink\|o_seg_blk\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[38\] " "Latch blink:u_blink\|o_seg_blk\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[18\] " "Latch blink:u_blink\|o_seg_blk\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[11\] " "Latch blink:u_blink\|o_seg_blk\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[4\] " "Latch blink:u_blink\|o_seg_blk\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[25\] " "Latch blink:u_blink\|o_seg_blk\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[32\] " "Latch blink:u_blink\|o_seg_blk\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[39\] " "Latch blink:u_blink\|o_seg_blk\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[12\] " "Latch blink:u_blink\|o_seg_blk\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[19\] " "Latch blink:u_blink\|o_seg_blk\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[5\] " "Latch blink:u_blink\|o_seg_blk\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[26\] " "Latch blink:u_blink\|o_seg_blk\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[33\] " "Latch blink:u_blink\|o_seg_blk\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[40\] " "Latch blink:u_blink\|o_seg_blk\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[20\] " "Latch blink:u_blink\|o_seg_blk\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[13\] " "Latch blink:u_blink\|o_seg_blk\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853127 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[6\] " "Latch blink:u_blink\|o_seg_blk\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[27\] " "Latch blink:u_blink\|o_seg_blk\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[34\] " "Latch blink:u_blink\|o_seg_blk\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|o_lcd_rs " "Latch text_lcd:u_text_lcd\|o_lcd_rs has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1536 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|o_lcd_rw " "Latch text_lcd:u_text_lcd\|o_lcd_rw has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853128 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_tim_clk " "Latch controller_tp:u_controller\|o_sec_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 657 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_tim_clk " "Latch controller_tp:u_controller\|o_hour_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 659 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_tim_clk " "Latch controller_tp:u_controller\|o_min_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 658 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_cnt_clk " "Latch controller_tp:u_controller\|o_sec_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_alm_clk " "Latch controller_tp:u_controller\|o_sec_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853129 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 653 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_cnt_clk " "Latch controller_tp:u_controller\|o_min_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_alm_clk " "Latch controller_tp:u_controller\|o_min_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 654 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_cnt_clk " "Latch controller_tp:u_controller\|o_hour_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_alm_clk " "Latch controller_tp:u_controller\|o_hour_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[0\] " "Latch text_lcd:u_text_lcd\|lcd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Latch text_lcd:u_text_lcd\|lcd_data\[0\]_1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.BUSY_CHECK " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.BUSY_CHECK" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[1\]~1 " "Latch text_lcd:u_text_lcd\|lcd_data\[1\]~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[2\]~2 " "Latch text_lcd:u_text_lcd\|lcd_data\[2\]~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[3\]~3 " "Latch text_lcd:u_text_lcd\|lcd_data\[3\]~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[4\]~4 " "Latch text_lcd:u_text_lcd\|lcd_data\[4\]~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[5\]~5 " "Latch text_lcd:u_text_lcd\|lcd_data\[5\]~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[0\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[6\]~6 " "Latch text_lcd:u_text_lcd\|lcd_data\[6\]~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[7\]~7 " "Latch text_lcd:u_text_lcd\|lcd_data\[7\]~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[1\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654853130 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654853130 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 79 -1 0 } } { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1600 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668654853134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668654853134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668654853694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668654854787 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "blink:u_blink\|cnt_param:u_cnt_param_blk\|Add0~0 " "Logic cell \"blink:u_blink\|cnt_param:u_cnt_param_blk\|Add0~0\"" {  } { { "tproject.v" "Add0~0" { Text "C:/LogicDesign/TEAM/tproject.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654854799 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1668654854799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicDesign/TEAM/output_files/top_tp.map.smsg " "Generated suppressed messages file C:/LogicDesign/TEAM/output_files/top_tp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654854894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668654855077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654855077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw7 " "No output dependent on input pin \"i_sw7\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1740 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654855212 "|top_tp|i_sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ir_rxb " "No output dependent on input pin \"i_ir_rxb\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1742 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654855212 "|top_tp|i_ir_rxb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668654855212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1132 " "Implemented 1132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668654855212 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668654855212 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668654855212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1095 " "Implemented 1095 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668654855212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668654855212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 301 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668654855254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:14:15 2022 " "Processing ended: Thu Nov 17 12:14:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668654855254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668654855254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668654855254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654855254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668654856835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668654856836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:14:16 2022 " "Processing started: Thu Nov 17 12:14:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668654856836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668654856836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_tp -c top_tp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_tp -c top_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668654856836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668654857049 ""}
{ "Info" "0" "" "Project  = top_tp" {  } {  } 0 0 "Project  = top_tp" 0 0 "Fitter" 0 0 1668654857051 ""}
{ "Info" "0" "" "Revision = top_tp" {  } {  } 0 0 "Revision = top_tp" 0 0 "Fitter" 0 0 1668654857052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668654857193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668654857194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_tp EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top_tp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668654857217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668654857287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668654857287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668654857447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668654857459 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654857685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654857685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654857685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668654857685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654857700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654857700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654857700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654857700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654857700 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668654857700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668654857704 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1668654858533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_tp.sdc " "Synopsys Design Constraints File file not found: 'top_tp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668654858536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668654858537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_blink\|always0~0  from: datad  to: combout " "Cell: u_blink\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux10~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux16~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux4~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654858563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668654858563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668654858571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668654858575 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668654858577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1744 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "blink:u_blink\|o_seg_blk\[41\]~3  " "Automatically promoted node blink:u_blink\|o_seg_blk\[41\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_lcd:u_text_lcd\|Selector38~1  " "Automatically promoted node text_lcd:u_text_lcd\|Selector38~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|Mux21~0  " "Automatically promoted node controller_tp:u_controller\|Mux21~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_h\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_h\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_m\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_m\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_s\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_s\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "Automatically promoted node text_lcd:u_text_lcd\|nco:u_nco\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[1\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[2\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[3\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[4\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[5\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[7\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[7\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Destination node text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|state.BUSY_CHECK " "Destination node text_lcd:u_text_lcd\|state.BUSY_CHECK" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|nco:u_nco\|o_clk~0 " "Destination node text_lcd:u_text_lcd\|nco:u_nco\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858653 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "Automatically promoted node buzz:u_buzz\|nco:u_nco_beat\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buzz:u_buzz\|nco:u_nco_beat\|o_clk~0 " "Destination node buzz:u_buzz\|nco:u_nco_beat\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "Automatically promoted node led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk~0 " "Destination node led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_hour_alm_clk  " "Automatically promoted node controller_tp:u_controller\|o_hour_alm_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_hour_alm_clk " "Destination node controller_tp:u_controller\|o_hour_alm_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_hour_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_hour_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_hour_cnt_clk " "Destination node controller_tp:u_controller\|o_hour_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_min_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_min_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[5\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_min_cnt_clk " "Destination node controller_tp:u_controller\|o_min_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_reset  " "Automatically promoted node controller_tp:u_controller\|o_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|always3~3 " "Destination node hourminsec_tp:u_hourminsec\|always3~3" {  } { { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|always3~5 " "Destination node hourminsec_tp:u_hourminsec\|always3~5" {  } { { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux0~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux0~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux1~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux1~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux2~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux2~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux3~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux3~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux4~0 " "Destination node hourminsec_tp:u_hourminsec\|Mux4~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux6~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux6~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux7~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux7~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux8~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux8~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 641 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_sec_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_sec_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[5\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_sec_cnt_clk " "Destination node controller_tp:u_controller\|o_sec_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858654 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "Automatically promoted node switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk~0 " "Destination node switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858655 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "Automatically promoted node switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654858655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk~0 " "Destination node switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654858655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654858655 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654858655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668654858927 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668654858928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668654858928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668654858929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668654858931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668654858932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668654858932 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668654858933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668654859058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668654859060 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668654859060 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654859118 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668654859130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668654859940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654860395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668654860421 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668654864027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654864027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668654864557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.6% " "1e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1668654867249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/LogicDesign/TEAM/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668654867661 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668654867661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668654875266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668654875266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654875270 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.07 " "Total time spent on timing analysis during the Fitter is 4.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668654875427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668654875443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668654875702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668654875703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668654875943 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654876484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicDesign/TEAM/output_files/top_tp.fit.smsg " "Generated suppressed messages file C:/LogicDesign/TEAM/output_files/top_tp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668654876999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5566 " "Peak virtual memory: 5566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668654877444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:14:37 2022 " "Processing ended: Thu Nov 17 12:14:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668654877444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668654877444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668654877444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668654877444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668654878744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668654878745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:14:38 2022 " "Processing started: Thu Nov 17 12:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668654878745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668654878745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_tp -c top_tp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_tp -c top_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668654878745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668654879168 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668654879751 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668654879777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668654879987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:14:39 2022 " "Processing ended: Thu Nov 17 12:14:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668654879987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668654879987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668654879987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668654879987 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668654880729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668654881563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668654881564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:14:41 2022 " "Processing started: Thu Nov 17 12:14:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668654881564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668654881564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_tp -c top_tp " "Command: quartus_sta top_tp -c top_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668654881565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668654881762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668654882022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668654882022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882113 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668654882362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_tp.sdc " "Synopsys Design Constraints File file not found: 'top_tp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668654882397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882398 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_tim_clk controller_tp:u_controller\|o_sec_tim_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_tim_clk controller_tp:u_controller\|o_sec_tim_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_mode\[0\] controller_tp:u_controller\|o_mode\[0\] " "create_clock -period 1.000 -name controller_tp:u_controller\|o_mode\[0\] controller_tp:u_controller\|o_mode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce1\|dly_sw0 switch_debounce:u_switch_debounce1\|dly_sw0 " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce1\|dly_sw0 switch_debounce:u_switch_debounce1\|dly_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce0\|dly_sw0 switch_debounce:u_switch_debounce0\|dly_sw0 " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce0\|dly_sw0 switch_debounce:u_switch_debounce0\|dly_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_tim_clk controller_tp:u_controller\|o_hour_tim_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_tim_clk controller_tp:u_controller\|o_hour_tim_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce4\|dly_sw0 switch_debounce:u_switch_debounce4\|dly_sw0 " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce4\|dly_sw0 switch_debounce:u_switch_debounce4\|dly_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_tim_clk controller_tp:u_controller\|o_min_tim_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_tim_clk controller_tp:u_controller\|o_min_tim_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_reset controller_tp:u_controller\|o_reset " "create_clock -period 1.000 -name controller_tp:u_controller\|o_reset controller_tp:u_controller\|o_reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce5\|dly_sw0 switch_debounce:u_switch_debounce5\|dly_sw0 " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce5\|dly_sw0 switch_debounce:u_switch_debounce5\|dly_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_cnt_clk controller_tp:u_controller\|o_sec_cnt_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_cnt_clk controller_tp:u_controller\|o_sec_cnt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_alm_clk controller_tp:u_controller\|o_sec_alm_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_sec_alm_clk controller_tp:u_controller\|o_sec_alm_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name text_lcd:u_text_lcd\|cnt_cmd\[0\] text_lcd:u_text_lcd\|cnt_cmd\[0\] " "create_clock -period 1.000 -name text_lcd:u_text_lcd\|cnt_cmd\[0\] text_lcd:u_text_lcd\|cnt_cmd\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_cnt_clk controller_tp:u_controller\|o_min_cnt_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_cnt_clk controller_tp:u_controller\|o_min_cnt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_alm_clk controller_tp:u_controller\|o_min_alm_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_min_alm_clk controller_tp:u_controller\|o_min_alm_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_cnt_clk controller_tp:u_controller\|o_hour_cnt_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_cnt_clk controller_tp:u_controller\|o_hour_cnt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_alm_clk controller_tp:u_controller\|o_hour_alm_clk " "create_clock -period 1.000 -name controller_tp:u_controller\|o_hour_alm_clk controller_tp:u_controller\|o_hour_alm_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name text_lcd:u_text_lcd\|nco:u_nco\|o_clk text_lcd:u_text_lcd\|nco:u_nco\|o_clk " "create_clock -period 1.000 -name text_lcd:u_text_lcd\|nco:u_nco\|o_clk text_lcd:u_text_lcd\|nco:u_nco\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce3\|dly_sw0 switch_debounce:u_switch_debounce3\|dly_sw0 " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce3\|dly_sw0 switch_debounce:u_switch_debounce3\|dly_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name buzz:u_buzz\|nco:u_nco_beat\|o_clk buzz:u_buzz\|nco:u_nco_beat\|o_clk " "create_clock -period 1.000 -name buzz:u_buzz\|nco:u_nco_beat\|o_clk buzz:u_buzz\|nco:u_nco_beat\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name blink:u_blink\|nco:u_nco_clk_slow\|o_clk blink:u_blink\|nco:u_nco_clk_slow\|o_clk " "create_clock -period 1.000 -name blink:u_blink\|nco:u_nco_clk_slow\|o_clk blink:u_blink\|nco:u_nco_clk_slow\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " "create_clock -period 1.000 -name led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668654882402 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654882402 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_blink\|always0~0  from: datac  to: combout " "Cell: u_blink\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout " "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654882412 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668654882412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668654882417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654882425 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668654882426 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668654882436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668654882564 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668654882564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.229 " "Worst-case setup slack is -16.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.229            -654.073 controller_tp:u_controller\|o_mode\[0\]  " "  -16.229            -654.073 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.451            -549.682 controller_tp:u_controller\|o_reset  " "  -15.451            -549.682 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.479             -23.388 controller_tp:u_controller\|o_hour_cnt_clk  " "   -4.479             -23.388 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.444            -775.745 i_clk  " "   -4.444            -775.745 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.426             -22.499 controller_tp:u_controller\|o_hour_alm_clk  " "   -4.426             -22.499 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.354             -25.983 controller_tp:u_controller\|o_min_cnt_clk  " "   -4.354             -25.983 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.294             -43.539 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -4.294             -43.539 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.195             -25.170 controller_tp:u_controller\|o_min_alm_clk  " "   -4.195             -25.170 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079             -24.474 controller_tp:u_controller\|o_sec_alm_clk  " "   -4.079             -24.474 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983             -24.980 controller_tp:u_controller\|o_sec_cnt_clk  " "   -3.983             -24.980 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617             -25.254 controller_tp:u_controller\|o_min_tim_clk  " "   -3.617             -25.254 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028             -18.168 controller_tp:u_controller\|o_hour_tim_clk  " "   -3.028             -18.168 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -23.418 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "   -2.949             -23.418 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853             -19.879 controller_tp:u_controller\|o_sec_tim_clk  " "   -2.853             -19.879 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002              -2.265 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -2.002              -2.265 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -5.642 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -1.445              -5.642 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -0.943 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -0.908              -0.943 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -0.451              -0.451 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -0.341 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -0.341              -0.341 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -0.301              -0.301 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "   -0.301              -0.301 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.284 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "   -0.284              -0.284 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -0.224 switch_debounce:u_switch_debounce5\|dly_sw0  " "   -0.224              -0.224 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.153 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "   -0.090              -0.153 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "   -0.088              -0.088 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.044               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.217               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.318               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.318               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.346 " "Worst-case hold slack is -0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -0.485 i_clk  " "   -0.346              -0.485 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -0.455 controller_tp:u_controller\|o_reset  " "   -0.131              -0.455 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 controller_tp:u_controller\|o_mode\[0\]  " "    0.120               0.000 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 controller_tp:u_controller\|o_sec_cnt_clk  " "    0.131               0.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "    0.195               0.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "    0.305               0.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 controller_tp:u_controller\|o_min_cnt_clk  " "    0.315               0.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "    0.357               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "    0.358               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.361               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "    0.385               0.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.385               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.385               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.394               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 controller_tp:u_controller\|o_hour_alm_clk  " "    0.402               0.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "    0.416               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 controller_tp:u_controller\|o_hour_cnt_clk  " "    0.428               0.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 controller_tp:u_controller\|o_min_alm_clk  " "    0.429               0.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 controller_tp:u_controller\|o_hour_tim_clk  " "    0.437               0.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "    0.438               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "    0.457               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "    0.531               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.557               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "    0.573               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "    0.575               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 controller_tp:u_controller\|o_sec_alm_clk  " "    0.613               0.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 controller_tp:u_controller\|o_sec_tim_clk  " "    0.613               0.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 controller_tp:u_controller\|o_min_tim_clk  " "    0.616               0.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "    0.670               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654882607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654882613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.427 " "Worst-case minimum pulse width slack is -5.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.427           -2498.290 controller_tp:u_controller\|o_mode\[0\]  " "   -5.427           -2498.290 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.636           -1678.193 controller_tp:u_controller\|o_reset  " "   -4.636           -1678.193 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -267.000 i_clk  " "   -3.000            -267.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.376               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654882619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654882619 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668654883632 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654883632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668654883648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668654883674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668654884140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_blink\|always0~0  from: datac  to: combout " "Cell: u_blink\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout " "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654884225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668654884225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654884235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668654884295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668654884295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.650 " "Worst-case setup slack is -14.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.650            -585.172 controller_tp:u_controller\|o_mode\[0\]  " "  -14.650            -585.172 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.971            -491.113 controller_tp:u_controller\|o_reset  " "  -13.971            -491.113 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.900             -20.282 controller_tp:u_controller\|o_hour_cnt_clk  " "   -3.900             -20.282 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875             -19.610 controller_tp:u_controller\|o_hour_alm_clk  " "   -3.875             -19.610 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.863            -672.322 i_clk  " "   -3.863            -672.322 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.810             -22.596 controller_tp:u_controller\|o_min_cnt_clk  " "   -3.810             -22.596 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737             -37.586 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -3.737             -37.586 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641             -21.846 controller_tp:u_controller\|o_min_alm_clk  " "   -3.641             -21.846 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.563             -21.378 controller_tp:u_controller\|o_sec_alm_clk  " "   -3.563             -21.378 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.447             -21.597 controller_tp:u_controller\|o_sec_cnt_clk  " "   -3.447             -21.597 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142             -21.929 controller_tp:u_controller\|o_min_tim_clk  " "   -3.142             -21.929 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619             -15.714 controller_tp:u_controller\|o_hour_tim_clk  " "   -2.619             -15.714 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -20.317 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "   -2.531             -20.317 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471             -17.177 controller_tp:u_controller\|o_sec_tim_clk  " "   -2.471             -17.177 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -1.867 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -1.701              -1.867 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160              -4.426 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -1.160              -4.426 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -0.697 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -0.697              -0.697 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -0.327 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -0.327              -0.327 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.258 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -0.258              -0.258 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.199 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -0.199              -0.199 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.192 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "   -0.192              -0.192 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.184 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "   -0.184              -0.184 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.130 switch_debounce:u_switch_debounce5\|dly_sw0  " "   -0.130              -0.130 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "    0.026               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "    0.028               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.141               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.304               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.398               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.398               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654884307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.330 " "Worst-case hold slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -0.467 i_clk  " "   -0.330              -0.467 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.482 controller_tp:u_controller\|o_reset  " "   -0.086              -0.482 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 controller_tp:u_controller\|o_sec_cnt_clk  " "    0.136               0.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "    0.160               0.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 controller_tp:u_controller\|o_mode\[0\]  " "    0.246               0.000 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "    0.262               0.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 controller_tp:u_controller\|o_min_cnt_clk  " "    0.287               0.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "    0.312               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "    0.313               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 controller_tp:u_controller\|o_hour_alm_clk  " "    0.335               0.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "    0.341               0.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.341               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.341               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.348               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.356               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 controller_tp:u_controller\|o_min_alm_clk  " "    0.381               0.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 controller_tp:u_controller\|o_hour_tim_clk  " "    0.390               0.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "    0.390               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "    0.409               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 controller_tp:u_controller\|o_hour_cnt_clk  " "    0.419               0.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "    0.434               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.502               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "    0.507               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "    0.517               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "    0.542               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 controller_tp:u_controller\|o_sec_alm_clk  " "    0.550               0.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 controller_tp:u_controller\|o_sec_tim_clk  " "    0.550               0.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 controller_tp:u_controller\|o_min_tim_clk  " "    0.551               0.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "    0.602               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654884349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654884363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654884374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.779 " "Worst-case minimum pulse width slack is -4.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.779           -2155.568 controller_tp:u_controller\|o_mode\[0\]  " "   -4.779           -2155.568 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.013           -1428.050 controller_tp:u_controller\|o_reset  " "   -4.013           -1428.050 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -267.000 i_clk  " "   -3.000            -267.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.356               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654884392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654884392 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668654885479 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654885479 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668654885495 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_blink\|always0~0  from: datac  to: combout " "Cell: u_blink\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout " "Cell: u_hourminsec\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout " "Cell: u_hourminsec\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654885603 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668654885603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654885615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668654885641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668654885641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.476 " "Worst-case setup slack is -9.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.476            -364.197 controller_tp:u_controller\|o_mode\[0\]  " "   -9.476            -364.197 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.989            -304.031 controller_tp:u_controller\|o_reset  " "   -8.989            -304.031 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -11.218 controller_tp:u_controller\|o_hour_cnt_clk  " "   -2.217             -11.218 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.176             -10.555 controller_tp:u_controller\|o_hour_alm_clk  " "   -2.176             -10.555 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156            -324.193 i_clk  " "   -2.156            -324.193 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122             -12.229 controller_tp:u_controller\|o_min_cnt_clk  " "   -2.122             -12.229 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110             -19.565 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -2.110             -19.565 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062             -12.372 controller_tp:u_controller\|o_min_alm_clk  " "   -2.062             -12.372 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968             -11.808 controller_tp:u_controller\|o_sec_alm_clk  " "   -1.968             -11.808 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917             -11.703 controller_tp:u_controller\|o_sec_cnt_clk  " "   -1.917             -11.703 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -11.752 controller_tp:u_controller\|o_min_tim_clk  " "   -1.684             -11.752 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284              -7.704 controller_tp:u_controller\|o_hour_tim_clk  " "   -1.284              -7.704 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215              -8.489 controller_tp:u_controller\|o_sec_tim_clk  " "   -1.215              -8.489 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160              -8.630 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "   -1.160              -8.630 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825              -0.825 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -0.825              -0.825 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.999 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -0.370              -0.999 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.169 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -0.169              -0.169 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -0.058              -0.058 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.043 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -0.043              -0.043 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -0.015              -0.015 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "    0.009               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "    0.020               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "    0.111               0.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "    0.387               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "    0.408               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.482               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.559               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.626               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.626               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654885656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.203 " "Worst-case hold slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203              -1.821 controller_tp:u_controller\|o_reset  " "   -0.203              -1.821 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.200 i_clk  " "   -0.159              -0.200 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 controller_tp:u_controller\|o_sec_cnt_clk  " "    0.008               0.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.008               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 controller_tp:u_controller\|o_hour_alm_clk  " "    0.080               0.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "    0.123               0.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 controller_tp:u_controller\|o_mode\[0\]  " "    0.147               0.000 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 controller_tp:u_controller\|o_min_cnt_clk  " "    0.148               0.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 controller_tp:u_controller\|o_hour_cnt_clk  " "    0.155               0.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "    0.164               0.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "    0.187               0.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "    0.188               0.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "    0.207               0.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "    0.208               0.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "    0.208               0.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "    0.208               0.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 controller_tp:u_controller\|o_min_alm_clk  " "    0.227               0.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 controller_tp:u_controller\|o_hour_tim_clk  " "    0.232               0.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "    0.240               0.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "    0.242               0.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "    0.250               0.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "    0.276               0.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "    0.292               0.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "    0.298               0.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 controller_tp:u_controller\|o_sec_alm_clk  " "    0.330               0.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "    0.330               0.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 controller_tp:u_controller\|o_sec_tim_clk  " "    0.331               0.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 controller_tp:u_controller\|o_min_tim_clk  " "    0.334               0.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "    0.358               0.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654885694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654885713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668654885732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -282.166 i_clk  " "   -3.000            -282.166 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.878           -1126.860 controller_tp:u_controller\|o_mode\[0\]  " "   -2.878           -1126.860 controller_tp:u_controller\|o_mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.457            -738.886 controller_tp:u_controller\|o_reset  " "   -2.457            -738.886 controller_tp:u_controller\|o_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "   -1.000             -15.000 text_lcd:u_text_lcd\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_min_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk  " "   -1.000              -7.000 controller_tp:u_controller\|o_sec_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_cnt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_hour_tim_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_min_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk  " "   -1.000              -6.000 controller_tp:u_controller\|o_sec_alm_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "   -1.000              -5.000 buzz:u_buzz\|nco:u_nco_beat\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "   -1.000              -3.000 led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce1\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce3\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce4\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce5\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -2.000 switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk  " "   -1.000              -1.000 blink:u_blink\|nco:u_nco_clk_slow\|o_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce3\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce4\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0  " "   -1.000              -1.000 switch_debounce:u_switch_debounce5\|dly_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\]  " "    0.409               0.000 text_lcd:u_text_lcd\|cnt_cmd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668654885750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668654885750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668654887193 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668654887193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668654887656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668654887657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668654887901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:14:47 2022 " "Processing ended: Thu Nov 17 12:14:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668654887901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668654887901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668654887901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668654887901 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 313 s " "Quartus Prime Full Compilation was successful. 0 errors, 313 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668654888874 ""}
