0.7
2020.2
Nov 18 2020
09:20:35
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1621440107,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sim_1/new/test2.v,,design_1_wrapper,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_GUAT_0_0/sim/design_1_GUAT_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_GUAT_0_0/sim/design_1_extragere_GUAT_0_0.v,,design_1_GUAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_0_0/sim/design_1_UAT_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_4_0/sim/design_1_sumator_complet_1bit_4_0.v,,design_1_UAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_1_0/sim/design_1_UAT_1_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_8_0/sim/design_1_sumator_complet_1bit_8_0.v,,design_1_UAT_1_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_2_0/sim/design_1_UAT_2_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_12_0/sim/design_1_sumator_complet_1bit_12_0.v,,design_1_UAT_2_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_3_0/sim/design_1_UAT_3_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v,,design_1_UAT_3_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_concatenare_suma_0_0/sim/design_1_concatenare_suma_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_concatenare_uat_0_0/sim/design_1_concatenare_uat_0_0.v,,design_1_concatenare_suma_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_concatenare_uat_0_0/sim/design_1_concatenare_uat_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_0_0/sim/design_1_split_UAT_0_0.v,,design_1_concatenare_uat_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_1_0/sim/design_1_extragere_1_0.v,,design_1_extragere_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_1_0/sim/design_1_extragere_1_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_GUAT_0_0/sim/design_1_GUAT_0_0.v,,design_1_extragere_1_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_extragere_GUAT_0_0/sim/design_1_extragere_GUAT_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_intrare_0_1/sim/design_1_intrare_0_1.v,,design_1_extragere_GUAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_intrare_0_1/sim/design_1_intrare_0_1.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_intrare_c_in_0_0/sim/design_1_intrare_c_in_0_0.v,,design_1_intrare_0_1,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_intrare_c_in_0_0/sim/design_1_intrare_c_in_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_concatenare_suma_0_0/sim/design_1_concatenare_suma_0_0.v,,design_1_intrare_c_in_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_0_0/sim/design_1_modul_concatenare_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_0_0/sim/design_1_UAT_0_0.v,,design_1_modul_concatenare_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_1_0/sim/design_1_modul_concatenare_1_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_1_0/sim/design_1_UAT_1_0.v,,design_1_modul_concatenare_1_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_2_0/sim/design_1_modul_concatenare_2_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_2_0/sim/design_1_UAT_2_0.v,,design_1_modul_concatenare_2_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_3_0/sim/design_1_modul_concatenare_3_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_UAT_3_0/sim/design_1_UAT_3_0.v,,design_1_modul_concatenare_3_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_0_0/sim/design_1_split_UAT_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_1_0/sim/design_1_split_UAT_1_0.v,,design_1_split_UAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_1_0/sim/design_1_split_UAT_1_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_2_0/sim/design_1_split_UAT_2_0.v,,design_1_split_UAT_1_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_2_0/sim/design_1_split_UAT_2_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_3_0/sim/design_1_split_UAT_3_0.v,,design_1_split_UAT_2_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_split_UAT_3_0/sim/design_1_split_UAT_3_0.v,1621437665,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/sim/design_1.v,,design_1_split_UAT_3_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_0_0/sim/design_1_sumator_complet_1bit_0_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_1_0/sim/design_1_sumator_complet_1bit_1_0.v,,design_1_sumator_complet_1bit_0_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_10_0/sim/design_1_sumator_complet_1bit_10_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_11_0/sim/design_1_sumator_complet_1bit_11_0.v,,design_1_sumator_complet_1bit_10_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_11_0/sim/design_1_sumator_complet_1bit_11_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_2_0/sim/design_1_modul_concatenare_2_0.v,,design_1_sumator_complet_1bit_11_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_12_0/sim/design_1_sumator_complet_1bit_12_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_13_0/sim/design_1_sumator_complet_1bit_13_0.v,,design_1_sumator_complet_1bit_12_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_13_0/sim/design_1_sumator_complet_1bit_13_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_14_0/sim/design_1_sumator_complet_1bit_14_0.v,,design_1_sumator_complet_1bit_13_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_14_0/sim/design_1_sumator_complet_1bit_14_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_15_0/sim/design_1_sumator_complet_1bit_15_0.v,,design_1_sumator_complet_1bit_14_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_15_0/sim/design_1_sumator_complet_1bit_15_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_3_0/sim/design_1_modul_concatenare_3_0.v,,design_1_sumator_complet_1bit_15_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_1_0/sim/design_1_sumator_complet_1bit_1_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_2_0/sim/design_1_sumator_complet_1bit_2_0.v,,design_1_sumator_complet_1bit_1_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_2_0/sim/design_1_sumator_complet_1bit_2_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_3_0/sim/design_1_sumator_complet_1bit_3_0.v,,design_1_sumator_complet_1bit_2_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_3_0/sim/design_1_sumator_complet_1bit_3_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_0_0/sim/design_1_modul_concatenare_0_0.v,,design_1_sumator_complet_1bit_3_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_4_0/sim/design_1_sumator_complet_1bit_4_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_5_0/sim/design_1_sumator_complet_1bit_5_0.v,,design_1_sumator_complet_1bit_4_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_5_0/sim/design_1_sumator_complet_1bit_5_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_6_0/sim/design_1_sumator_complet_1bit_6_0.v,,design_1_sumator_complet_1bit_5_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_6_0/sim/design_1_sumator_complet_1bit_6_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_7_0/sim/design_1_sumator_complet_1bit_7_0.v,,design_1_sumator_complet_1bit_6_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_7_0/sim/design_1_sumator_complet_1bit_7_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_modul_concatenare_1_0/sim/design_1_modul_concatenare_1_0.v,,design_1_sumator_complet_1bit_7_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_8_0/sim/design_1_sumator_complet_1bit_8_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_9_0/sim/design_1_sumator_complet_1bit_9_0.v,,design_1_sumator_complet_1bit_8_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_9_0/sim/design_1_sumator_complet_1bit_9_0.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_10_0/sim/design_1_sumator_complet_1bit_10_0.v,,design_1_sumator_complet_1bit_9_0,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/sim/design_1.v,1621437664,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sim_1/new/test.v,1621351911,verilog,,,,test,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sim_1/new/test2.v,1621442183,verilog,,,,test2,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/GUAT.v,1621351654,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/extragere_GUAT.v,,GUAT,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/UAT.v,1621351604,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/extragere.v,,UAT,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/concatenare_suma.v,1621439660,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/concatenare_uat.v,,concatenare_suma,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/concatenare_uat.v,1621434542,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/split_UAT.v,,concatenare_uat,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/extragere.v,1621411299,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/GUAT.v,,extragere,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/extragere_GUAT.v,1621412711,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/intrare.v,,extragere_GUAT,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/intrare.v,1621430043,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/intrare_c_in.v,,intrare,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/intrare_c_in.v,1621432567,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/concatenare_suma.v,,intrare_c_in,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/modul_concatenare.v,1621411130,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/UAT.v,,modul_concatenare,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/split_UAT.v,1621435381,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_0_0/sim/design_1_sumator_complet_1bit_0_0.v,,split_UAT,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/sumator.v,1621351706,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/sumator_complet_1bit.v,,sumator,,,,,,,,
/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/sumator_complet_1bit.v,1621351544,verilog,,/home/catalin/Desktop/CN1/lab4/Laboratorul 4/Laboratorul 4.srcs/sources_1/new/modul_concatenare.v,,sumator_complet_1bit,,,,,,,,
