###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# condition : PN66T --> eSE enabled //eSE disabled for Pantech
# 20160106 : Moved CLK_MEM to BLK2, NXP_SYS_CLOCK_TO_CFG ==> 0x06, LA_SEL_INFO , LB_SENSB_INFO
# 20151228 : WuhanTag Feature Enabled
# 20151110 : Sample version for FW 10.1.19
#          : Remove BLK1~6 because it is default value of FW
#          : make BLK1 for antenna tuning parameter 
#         
###################################################################################


## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547)
## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547)

###############################################################################
# Application options 
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01  
# ANDROID_LOG_DEBUG          0x03 
# ANDROID_LOG_WARN           0x02 
# ANDROID_LOG_ERROR          0x01 
# ANDROID_LOG_SILENT         0x00
#
NXPLOG_EXTNS_LOGLEVEL=0x01
NXPLOG_NCIHAL_LOGLEVEL=0x01
NXPLOG_NCIX_LOGLEVEL=0x01
NXPLOG_NCIR_LOGLEVEL=0x01
NXPLOG_FWDNLD_LOGLEVEL=0x01
NXPLOG_TML_LOGLEVEL=0x01
NFC_DEBUG_ENABLED=0

###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/pn548"

###############################################################################
# Extension for Mifare reader enable
#    0x00 - Disabled 
#    0x01 - Enabled 
MIFARE_READER_ENABLE=0x01

###############################################################################
# Firmware file type
#.so file   0x01
#.bin file  0x02
NXP_FW_TYPE=0x01

###############################################################################
# System clock source selection configuration 
#    CLK_SRC_XTAL     - 0x01 
#    CLK_SRC_PLL      - 0x02 
NXP_SYS_CLK_SRC_SEL=0x02 
 
############################################################################### 
# System clock frequency selection configuration for PLL 
#    CLK_FREQ_13MHZ   - 0x01 
#    CLK_FREQ_19_2MHZ - 0x02 
#    CLK_FREQ_24MHZ   - 0x03 
#    CLK_FREQ_26MHZ   - 0x04 
#    CLK_FREQ_38_4MHZ - 0x05 
#    CLK_FREQ_52MHZ   - 0x06 
NXP_SYS_CLK_FREQ_SEL=0x02 
 
############################################################################### 
# The timeout value to be used for clock request acknowledgment  
# min value = 0x01 to max = 0x06
NXP_SYS_CLOCK_TO_CFG=0x06
 
############################################################################### 
# NXP proprietary settings
NXP_ACT_PROP_EXTN={2F, 02, 00}

###############################################################################
# NFC forum profile settings
NXP_NFC_PROFILE_EXTN={20, 02, 05, 01, A0, 44, 01, 00}

###############################################################################
# NXP RF ALMSL (NO BOOSTER) configuration settings for FW VERSION = 10.01.1A
###############################################################################
# A0, 0D, 03, 06, 37, 38,                   RF_CLIF_CFG_TARGET          CLIF_TX_CONTROL_REG  28:single  08:dual
# A0, 0D, 06, 32, 42, F8, 10, FF, FF		RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 06, 42, 00, 02, FF, FF    	RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 32, 4A, 33, 07, 00, 08    	RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, 06, 03, 00, 6D, 00, 20    	RF_CLIF_CFG_TARGET          CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 03, 00, 40, 01                	RF_CLIF_CFG_BOOT            CLIF_ANA_NFCLD_REG
# A0, 1D, 11, 54, ....                      CLK_MAN Phone ON
# A0, 1E, 11, 1A, ....                      CLK_MAN Phone OFF
# A0, 0D, 06, 06, 42, 00, 02, FF, FF    	RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 9A, 42, 00, 02, FF, FF    	RF_CLIF_CFG_GTM_FELICA      CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 24, 42, 00, 02, FF, FF    	RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 98, 42, 00, 02, FF, FF    	RF_CLIF_CFG_GTM_B           CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 5A, 4A, 31, 07, 01, 07    	RF_CLIF_CFG_BR_424_I_TXF    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, 44, 4A, 21, 07, 00, 07    	RF_CLIF_CFG_BR_106_I_TXB    CLIF_ANA_TX_SHAPE_CONTROL_REG

# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_1={ 20, 02, 55, 0A,
    A0, 0D, 03, 06, 37, 28,
    A0, 0D, 03, 00, 40, 02,
    A0, 0D, 06, 06, 03, 00, 71, 00, 20,
    A0, 0D, 06, 06, 42, 00, 03, F7, F7,
    A0, 0D, 06, 9A, 42, 00, 00, F7, F7,
    A0, 0D, 06, 32, 4A, 33, 07, 00, 0C,
    A0, 0D, 06, 32, 42, F8, 20, FF, FF,
    A0, 0D, 06, 00, 35, 80, 00, 00, 02,
    A0, 0D, 06, 05, 35, 80, 00, 00, 02,
    A0, 0D, 06, 07, 35, 80, 00, 00, 02
}

# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_2={ 20, 02, 29, 02,
    A0, 1D, 11, 52, 33, 14, 17, 00, AA, 85, 00, 80, 55, 2A, 04, 00, 63, 00, 00, 00,
    A0, 1E, 11, 1A, 13, 14, 14, 00, 6F, 97, 00, 00, 00, 10, 04, 00, 63, 02, 00, 00,
}

# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_3={
}
# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_4={
}
# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_5={
}
# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1A ***
NXP_RF_CONF_BLK_6={
}
###############################################################################
# Core configuration extensions
# It includes
# A002      - Clock Request 
#             0x00 - Disabled 
#             0x01 - Enabled 
# A003      - Clock Selection 
#             Please refer to User Manual 
# A004      - Clock Time Out (same as NXP_SYS_CLOCK_TO_CFG)
#             Defined in ms 
# A00E      - Load Modulation Mode 
#             0x00 - PLM 
#             0x01 - ALM 
# A011      - Clock specific configuration 
#             Please refer to User Manual 
# A012      - NFCEE interface 2 configuration 
#             0x00 - SWP 2 interface is used 
#             0x02 - DWP interface is used 
# A013      - TVdd configuration 
#             0x00 - TVdd is set to 3.1V in Poll mode 
#             0x02 - TVdd is set to 2.7V in Poll mode 
# A040-A043 - Low Power Card Detector 
#             Please refer to Application Note of LPCD 
# A047	    - Guard time (in ms) used between the start of unmodulated RF field & 1st command for Poll NFC-A Passive
# A05E      - Jewel Reader 
#             0x00 - RID is not sent during activation 
#             0x01 - RID is sent during activation 
# A061      - Retry after LPCD 
#             0b0000XXXX - Number of retry if activation failed 
#             0bXXXX0000 - Duration to wait before retry (10ms per step) 
#             Please refer to User Manual 
# A0CD      - SWP interface 1: S1 line behavior                             
#             Defined S1 High time-out during Activation sequence 
# A0EC      - SWP1 interface 
#             0x00 - Disabled 
#             0x01 - Enabled 
# A0ED      - SWP2 interface 
#             0x00 - Disabled 
#             0x01 - Enabled 
#			  0x03 - Enable for PN66T and PN66U
# A0C0      - SWP2 BitRate
#             0x04 - 910kbit/s
#             0x06 - 1250kbit/s
#             Other- RFU
# A085      - Enable/disable TianJin IOT (since FW 10.1.10)
#             Disable : A0, 85, 04, 50, 08, 28, 00
# A0F2      - SVdd (SPI) enable disable 
# A0F3      - Add Delay before accessing Dynamic Pipe prior to access administration pipe //TechRouting eSE UICC activation.
# A062      - low AP issue 1 - enable 0 -disalbe	
########### setting for NXP_CORE_EXTN ################################
#
#   ULTPD setting
#         A0, 40, 01, 00,
#         A0, 41, 01, 03, 
#         A0, 42, 01, 19,
#         A0, 43, 01, 00, 
#	eSE setting
#		A0, 12, 01, 02, 
#		A0, ED, 01, 03,
#		A0, F2, 01, 01,
#	TianJina Patch
#		A0, 85, 04, 50, 08, 68, 00,
#	Slow AP        
#		A0, 62, 01, 01
#
#####################################################################		 

NXP_CORE_CONF_EXTN={20, 02, 5A, 12,
		A0, 11, 04, CD, 67, 22, FF,
		A0, 12, 01, 00, 
		A0, 40, 01, 01,
		A0, 41, 01, 04,
		A0, 42, 01, 19,
		A0, 43, 01, 0A, 
		A0, 47, 02, 00, 27,
		A0, 5E, 01, 01,
		A0, 62, 01, 01,
		A0, 80, 02, 20, 03,
		A0, 85, 04, 50, 08, 68, 00,
		A0, CD, 01, 7F,
		A0, EC, 01, 01,  
		A0, ED, 01, 00,
		A0, C0, 01, 04,
		A0, F2, 01, 00,
		A0, F3, 02, 10, 27,
		A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00
}

###############################################################################
# Core configuration settings 
# It includes 
# 18        - Poll Mode NFC-F:   PF_BIT_RATE 
# 21        - Poll Mode ISO-DEP: PI_BIT_RATE 
# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED 
# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD 
# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG 
# 33        - Lis. Mode NFC-A:   LA_SEL_INFO 
# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE  
# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F 
# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE # 106 KBPS : 00 default :02 
# 60        - Lis. Mode NFC-DEP: LN_WT 
# 80        - Other Param.:      RF_FIELD_INFO 
# 81        - Other Param.:      RF_NFCEE_ACTION 
# 82        - Other Param.:      NFCDEP_OP 
# ADD : 58, 01, 07 because FWI default value set as 7 as PICS

NXP_CORE_CONF={ 20, 02, 34, 10, 
        18, 01, 01,  
        21, 01, 00, 
        28, 01, 01, 
        30, 01, 08, 
        31, 01, 03, 
      	32, 01, 20,
      	38, 01, 01,
        33, 04, 01, 02, 03, 04, 
        50, 01, 02, 
        54, 01, 06, 
        5B, 01, 00, 
        60, 01, 0E, 
        80, 01, 01, 
        81, 01, 01, 
        82, 01, 0E,
        58, 01, 07
        }

###############################################################################
#Set the default Felica T3T System Code OffHost route Location :
# host  0x00
# UICC  0x02
# UICC2 0x03
DEFAULT_SYS_CODE_ROUTE=0x00
 
############################################################################### 
#Enable SWP full power mode when phone is power off
NXP_SWP_FULL_PWR_ON=0x00

###############################################################################
#Set the default Felica T3T System Code :
DEFAULT_SYS_CODE={FE,FF}

###############################################################################
# AID Matching platform options
# AID_MATCHING_L 0x01
# AID_MATCHING_K 0x02
AID_MATCHING_PLATFORM=0x01
################################################################################$
#Mask to configure wired mode protection for ese  0:Disable  1:ISO-7816 route  2.ISO-DEP protocol route 4.Tech route
#These can also be used in all combination .ex: 1,2,3,4,5,6,7
NXP_ESE_WIRED_PRT_MASK=0

################################################################################$
#Mask to configure wired mode protection for UICC 0:Disable  1:ISO-7816 route  2.ISO-DEP protocol route 4.Tech route
#These can also be used in all combination .ex: 1,2,3,4,5,6,7
NXP_UICC_WIRED_PRT_MASK=0

################################################################################$
#Parameter to config wired mode protection enable/disable during rf field on.
#This can have two values 0 to disable 1 to enable
NXP_WIRED_MODE_RF_FIELD_ENABLE=0

###############################################################################
# Max transceive length for ISO_DEP
ISO_DEP_MAX_TRANSCEIVE=0xFEFF

###############################################################################
# Vendor Specific Proprietary Protocol & Discovery Configuration
# Set to 0xFF if unsupported
#  byte[0] NCI_PROTOCOL_18092_ACTIVE
#  byte[1] NCI_PROTOCOL_B_PRIME
#  byte[2] NCI_PROTOCOL_DUAL
#  byte[3] NCI_PROTOCOL_15693
#  byte[4] NCI_PROTOCOL_KOVIO
#  byte[5] NCI_PROTOCOL_MIFARE
#  byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO
#  byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME
#  byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME
NFA_PROPRIETARY_CFG={05, FF, FF, 06, 81, 80, 70, FF, FF}

###############################################################################
# Choose the presence-check algorithm for type-4 tag.  If not defined, the default value is 1.
# 0  NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm
# 1  NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block
# 2 NFA_RW_PRES_CHK_ISO_DEP_NAK; Type - 4 tag protocol iso-dep nak presence check
#    command is sent waiting for rsp and ntf.
PRESENCE_CHECK_ALGORITHM=2

###############################################################################

