
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_1' generated file not found 'd:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/015bea9d316e1fe9.xci.baiduyun.uploading.cfg'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 404.988 ; gain = 102.238
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 516.648 ; gain = 104.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_UDP_1_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_UDP_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_UDP_1_0' (1#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_UDP_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (2#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:777]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (5#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_1_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_1_0' (6#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_0_0' (7#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_1' (8#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_control_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_control_0_0' (9#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_counter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_0_0' (10#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_counter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (11#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dist_mem_gen_0' of module 'design_1_dist_mem_gen_0_0' requires 7 connections, but only 6 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:973]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_1' (12#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (13#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 126 connections, but only 108 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:993]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_1' (14#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1394]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2576]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (15#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2576]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2708]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (16#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2708]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2840]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (17#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2840]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (18#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3118]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (19#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3118]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3264]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (20#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3264]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3410]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (21#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3410]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3790]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (22#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3790]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (23#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (24#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1394]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3556]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (25#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_1' (26#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3702]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (27#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_1' (28#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3748]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (29#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (30#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3556]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_xlconcat_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_1' (31#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_xlconcat_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (32#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 62 connections, but only 55 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1319]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_1' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_1' (33#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_100M_0' [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_100M_0' (34#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'design_1_rst_mig_7series_0_100M_0' requires 10 connections, but only 6 given [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1385]
INFO: [Synth 8-256] done synthesizing module 'design_1' (35#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (36#1) [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port d[7]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[6]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[5]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[4]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 569.730 ; gain = 157.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 569.730 ; gain = 157.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp24/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp24/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp25/design_1_microblaze_0_axi_intc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp25/design_1_microblaze_0_axi_intc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp26/design_1_microblaze_0_xlconcat_1_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp26/design_1_microblaze_0_xlconcat_1_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp27/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp27/design_1_mdm_1_1_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp28/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp28/design_1_clk_wiz_1_1_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp29/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp29/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp30/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp30/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp31/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp31/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp33/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp33/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp34/design_1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp34/design_1_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_100M'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp35/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp35/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp36/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp36/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp37/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp37/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp38/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp38/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp39/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp39/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp40/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp40/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp41/design_1_dist_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp41/design_1_dist_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/dist_mem_gen_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp42/design_1_UDP_1_0_in_context.xdc] for cell 'design_1_i/UDP_1'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp42/design_1_UDP_1_0_in_context.xdc] for cell 'design_1_i/UDP_1'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp43/design_1_control_0_0_in_context.xdc] for cell 'design_1_i/control_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp43/design_1_control_0_0_in_context.xdc] for cell 'design_1_i/control_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp44/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp44/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp45/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_1'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp45/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_1'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp46/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp46/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp47/design_1_clk_0_0_in_context.xdc] for cell 'design_1_i/clk_0'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp47/design_1_clk_0_0_in_context.xdc] for cell 'design_1_i/clk_0'
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 936.109 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/dist_mem_gen_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp28/design_1_clk_wiz_1_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp28/design_1_clk_wiz_1_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/.Xil/Vivado-18704-DESKTOP-6HDQGGD/dcp32/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/UDP_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dist_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port d[7]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[6]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[5]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[4]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out3' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out4' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out5' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out6' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 936.109 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 936.188 ; gain = 524.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_0                   |         1|
|2     |design_1_UDP_1_0                  |         1|
|3     |design_1_axi_smc_0                |         1|
|4     |design_1_axi_timer_0_0            |         1|
|5     |design_1_axi_uartlite_0_0         |         1|
|6     |design_1_c_counter_binary_0_0     |         1|
|7     |design_1_c_counter_binary_1_0     |         1|
|8     |design_1_clk_0_0                  |         1|
|9     |design_1_clk_wiz_1_1              |         1|
|10    |design_1_control_0_0              |         1|
|11    |design_1_counter_0_0              |         1|
|12    |design_1_dist_mem_gen_0_0         |         1|
|13    |design_1_mdm_1_1                  |         1|
|14    |design_1_microblaze_0_1           |         1|
|15    |design_1_microblaze_0_axi_intc_1  |         1|
|16    |design_1_microblaze_0_xlconcat_1  |         1|
|17    |design_1_mig_7series_0_0          |         1|
|18    |design_1_rst_clk_wiz_1_100M_1     |         1|
|19    |design_1_rst_mig_7series_0_100M_0 |         1|
|20    |design_1_dlmb_bram_if_cntlr_1     |         1|
|21    |design_1_dlmb_v10_1               |         1|
|22    |design_1_ilmb_bram_if_cntlr_1     |         1|
|23    |design_1_ilmb_v10_1               |         1|
|24    |design_1_lmb_bram_1               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_UDP_1_0                  |     1|
|2     |design_1_axi_smc_0                |     1|
|3     |design_1_axi_timer_0_0            |     1|
|4     |design_1_axi_uartlite_0_0         |     1|
|5     |design_1_c_counter_binary_0_0     |     1|
|6     |design_1_c_counter_binary_1_0     |     1|
|7     |design_1_clk_0_0                  |     1|
|8     |design_1_clk_wiz_1_1              |     1|
|9     |design_1_control_0_0              |     1|
|10    |design_1_counter_0_0              |     1|
|11    |design_1_dist_mem_gen_0_0         |     1|
|12    |design_1_dlmb_bram_if_cntlr_1     |     1|
|13    |design_1_dlmb_v10_1               |     1|
|14    |design_1_ilmb_bram_if_cntlr_1     |     1|
|15    |design_1_ilmb_v10_1               |     1|
|16    |design_1_lmb_bram_1               |     1|
|17    |design_1_mdm_1_1                  |     1|
|18    |design_1_microblaze_0_1           |     1|
|19    |design_1_microblaze_0_axi_intc_1  |     1|
|20    |design_1_microblaze_0_xlconcat_1  |     1|
|21    |design_1_mig_7series_0_0          |     1|
|22    |design_1_rst_clk_wiz_1_100M_1     |     1|
|23    |design_1_rst_mig_7series_0_100M_0 |     1|
|24    |design_1_xbar_0                   |     1|
|25    |IBUF                              |    14|
|26    |OBUF                              |    85|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2814|
|2     |  design_1_i                  |design_1                              |  2715|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 947.402 ; gain = 169.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 947.402 ; gain = 535.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 961.875 ; gain = 556.887
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 962.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 00:52:13 2018...
