INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling sinus_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_sinus_util.cpp
   Compiling apatb_sinus.cpp
   Compiling sinus.cpp_pre.cpp.tb.cpp
   Compiling apatb_sinus_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
sinus_1_tmp =0
sinus_2_tmp =0
sinus_1_tmp =3
sinus_2_tmp =3
sinus_1_tmp =6
sinus_2_tmp =6
sinus_1_tmp =9
sinus_2_tmp =9
sinus_1_tmp =12
sinus_2_tmp =12
sinus_1_tmp =15
sinus_2_tmp =15
sinus_1_tmp =18
sinus_2_tmp =18
sinus_1_tmp =21
sinus_2_tmp =21
WARNING: Hls::stream 'angle' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 8
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sinus_top glbl -prj sinus.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s sinus -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/AESL_axi_s_sinus_2_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_sinus_2_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_sinus_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinus_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'sinus_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/AESL_axi_s_angle_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_angle_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus_sin_table.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinus_sin_table_rom'
INFO: [VRFC 10-3107] analyzing entity 'sinus_sin_table'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/AESL_axi_s_sinus_1_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_sinus_1_V'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.sinus_sin_table_rom [sinus_sin_table_rom_default]
Compiling architecture arch of entity xil_defaultlib.sinus_sin_table [sinus_sin_table_default]
Compiling architecture behav of entity xil_defaultlib.sinus_regslice_both [sinus_regslice_both_default]
Compiling architecture behav of entity xil_defaultlib.sinus [sinus_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_angle_V [aesl_axi_s_angle_v_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_sinus_1_V [aesl_axi_s_sinus_1_v_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_sinus_2_V [aesl_axi_s_sinus_2_v_default]
Compiling architecture behav of entity xil_defaultlib.apatb_sinus_top
Built simulation snapshot sinus

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/xsim.dir/sinus/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 28 10:58:45 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sinus/xsim_script.tcl
# xsim {sinus} -autoloadwcfg -tclbatch {sinus.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source sinus.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set sinus_2_group [add_wave_group sinus_2(axis) -into $coutputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_2_V_TREADY -into $sinus_2_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_2_V_TVALID -into $sinus_2_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_2_V_TDATA -into $sinus_2_group -radix hex
## set sinus_1_group [add_wave_group sinus_1(axis) -into $coutputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_1_V_TREADY -into $sinus_1_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_1_V_TVALID -into $sinus_1_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/sinus_1_V_TDATA -into $sinus_1_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set angle_group [add_wave_group angle(axis) -into $cinputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/angle_V_TREADY -into $angle_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/angle_V_TVALID -into $angle_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/AESL_inst_sinus/angle_V_TDATA -into $angle_group -radix hex
## set step_group [add_wave_group step(wire) -into $cinputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/step -into $step_group -radix hex
## set debug_group [add_wave_group debug(wire) -into $cinputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/debug -into $debug_group -radix hex
## set start_group [add_wave_group start(wire) -into $cinputgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/start_r -into $start_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_start -into $blocksiggroup
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_done -into $blocksiggroup
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_idle -into $blocksiggroup
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sinus_top/AESL_inst_sinus/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sinus_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sinus_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sinus_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_start_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_debug -into $tb_portdepth_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_step -into $tb_portdepth_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_angle_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_sinus_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_sinus_top/LENGTH_sinus_2_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_sinus_2_group [add_wave_group sinus_2(axis) -into $tbcoutputgroup]
## add_wave /apatb_sinus_top/sinus_2_V_TREADY -into $tb_sinus_2_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/sinus_2_V_TVALID -into $tb_sinus_2_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/sinus_2_V_TDATA -into $tb_sinus_2_group -radix hex
## set tb_sinus_1_group [add_wave_group sinus_1(axis) -into $tbcoutputgroup]
## add_wave /apatb_sinus_top/sinus_1_V_TREADY -into $tb_sinus_1_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/sinus_1_V_TVALID -into $tb_sinus_1_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/sinus_1_V_TDATA -into $tb_sinus_1_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_angle_group [add_wave_group angle(axis) -into $tbcinputgroup]
## add_wave /apatb_sinus_top/angle_V_TREADY -into $tb_angle_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/angle_V_TVALID -into $tb_angle_group -color #ffff00 -radix hex
## add_wave /apatb_sinus_top/angle_V_TDATA -into $tb_angle_group -radix hex
## set tb_step_group [add_wave_group step(wire) -into $tbcinputgroup]
## add_wave /apatb_sinus_top/step -into $tb_step_group -radix hex
## set tb_debug_group [add_wave_group debug(wire) -into $tbcinputgroup]
## add_wave /apatb_sinus_top/debug -into $tb_debug_group -radix hex
## set tb_start_group [add_wave_group start(wire) -into $tbcinputgroup]
## add_wave /apatb_sinus_top/start_r -into $tb_start_group -radix hex
## save_wave_config sinus.wcfg
## run all
Note: simulation done!
Time: 545 ns  Iteration: 1  Process: /apatb_sinus_top/generate_sim_done_proc  File: /home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 545 ns  Iteration: 1  Process: /apatb_sinus_top/generate_sim_done_proc  File: /home/louart/Bureau/these/partie_pratique/experience/test_hls/sinus/vitis_hls/sinus_step_start/sinus/solution1/sim/vhdl/sinus.autotb.vhd
$finish called at time : 545 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 28 10:58:57 2022...
sinus_1_tmp =0
sinus_2_tmp =0
sinus_1_tmp =3
sinus_2_tmp =3
sinus_1_tmp =6
sinus_2_tmp =6
sinus_1_tmp =9
sinus_2_tmp =9
sinus_1_tmp =12
sinus_2_tmp =12
sinus_1_tmp =15
sinus_2_tmp =15
sinus_1_tmp =18
sinus_2_tmp =18
sinus_1_tmp =21
sinus_2_tmp =21
WARNING: Hls::stream 'angle' contains leftover data, which may result in RTL simulation hanging.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 8
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
