# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-504.12.2.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {view objects; do scripts/dcache.do; run -all;} -onfinish stop -wlf dcache_tb.wlf work.dcache_tb 
# Loading sv_std.std
# Loading work.cpu_types_pkg
# Loading work.dcache_tb
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.cpu_ram_if
# Loading work.test
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.memory_control
# Loading work.dcache
# view objects 
# .main_pane.objects.interior.cs.body.tree
#  do scripts/dcache.do 
#  run -all 
# reset
# First fetch
# dmemaddr: 00000800
# hit
#  
# dmemaddr: 00000804
# dmemaddr: 00000808
# hit
#  
# dmemaddr: 0000080c
# dmemaddr: 00000810
# hit
#  
# dmemaddr: 00000814
# dmemaddr: 00000818
# hit
#  
# dmemaddr: 0000081c
# dmemaddr: 00000820
# hit
#  
# dmemaddr: 00000824
# dmemaddr: 00000828
# hit
#  
# dmemaddr: 0000082c
# dmemaddr: 00000830
# hit
#  
# dmemaddr: 00000834
# dmemaddr: 00000838
# hit
#  
# dmemaddr: 0000083c
# dmemaddr: 00000840
# hit
#  
# dmemaddr: 00000844
# dmemaddr: 00000848
# hit
#  
# dmemaddr: 0000084c
# dmemaddr: 00000850
# hit
#  
# dmemaddr: 00000854
# dmemaddr: 00000858
# hit
#  
# dmemaddr: 0000085c
# dmemaddr: 00000860
# hit
#  
# dmemaddr: 00000864
# dmemaddr: 00000868
# hit
#  
# dmemaddr: 0000086c
# dmemaddr: 00000870
# hit
#  
# dmemaddr: 00000874
# dmemaddr: 00000878
# hit
#  
# Attempting write...
# ** Warning: (vsim-8294) SVA $info messages are being ignored.
#         Region: /dcache_tb
# Break in Module test at testbench/dcache_tb.sv line 107
#  
set IgnoreSVAinfo 0
# 0
restart -f; run -a
# Loading sv_std.std
# Loading work.cpu_types_pkg
# Loading work.dcache_tb
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.cpu_ram_if
# Loading work.test
# Loading work.ram
# Loading work.memory_control
# Loading work.dcache
# reset
# First fetch
# dmemaddr: 00000800
# hit
#  
# dmemaddr: 00000804
# dmemaddr: 00000808
# hit
#  
# dmemaddr: 0000080c
# dmemaddr: 00000810
# hit
#  
# dmemaddr: 00000814
# dmemaddr: 00000818
# hit
#  
# dmemaddr: 0000081c
# dmemaddr: 00000820
# hit
#  
# dmemaddr: 00000824
# dmemaddr: 00000828
# hit
#  
# dmemaddr: 0000082c
# dmemaddr: 00000830
# hit
#  
# dmemaddr: 00000834
# dmemaddr: 00000838
# hit
#  
# dmemaddr: 0000083c
# dmemaddr: 00000840
# hit
#  
# dmemaddr: 00000844
# dmemaddr: 00000848
# hit
#  
# dmemaddr: 0000084c
# dmemaddr: 00000850
# hit
#  
# dmemaddr: 00000854
# dmemaddr: 00000858
# hit
#  
# dmemaddr: 0000085c
# dmemaddr: 00000860
# hit
#  
# dmemaddr: 00000864
# dmemaddr: 00000868
# hit
#  
# dmemaddr: 0000086c
# dmemaddr: 00000870
# hit
#  
# dmemaddr: 00000874
# dmemaddr: 00000878
# hit
#  
# Attempting write...
# Break in Module test at testbench/dcache_tb.sv line 107
set IgnoreSVAInfo 0
# 0
restart -f; run -a
# Loading sv_std.std
# Loading work.cpu_types_pkg
# Loading work.dcache_tb
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.cpu_ram_if
# Loading work.test
# Loading work.ram
# Loading work.memory_control
# Loading work.dcache
# reset
# First fetch
# dmemaddr: 00000800
# hit
#  
# dmemaddr: 00000804
# dmemaddr: 00000808
# hit
#  
# dmemaddr: 0000080c
# dmemaddr: 00000810
# hit
#  
# dmemaddr: 00000814
# dmemaddr: 00000818
# hit
#  
# dmemaddr: 0000081c
# dmemaddr: 00000820
# hit
#  
# dmemaddr: 00000824
# dmemaddr: 00000828
# hit
#  
# dmemaddr: 0000082c
# dmemaddr: 00000830
# hit
#  
# dmemaddr: 00000834
# dmemaddr: 00000838
# hit
#  
# dmemaddr: 0000083c
# dmemaddr: 00000840
# hit
#  
# dmemaddr: 00000844
# dmemaddr: 00000848
# hit
#  
# dmemaddr: 0000084c
# dmemaddr: 00000850
# hit
#  
# dmemaddr: 00000854
# dmemaddr: 00000858
# hit
#  
# dmemaddr: 0000085c
# dmemaddr: 00000860
# hit
#  
# dmemaddr: 00000864
# dmemaddr: 00000868
# hit
#  
# dmemaddr: 0000086c
# dmemaddr: 00000870
# hit
#  
# dmemaddr: 00000874
# dmemaddr: 00000878
# hit
#  
# Attempting write...
# ** Info: Address: 00000808, Data: 0000bdf2
#    Time: 6680 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 0000080c, Data: 0000bdf6
#    Time: 6800 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000810, Data: 0000bdfa
#    Time: 6920 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000814, Data: 0000bdfe
#    Time: 7040 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000818, Data: 0000be02
#    Time: 7160 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 0000081c, Data: 0000be06
#    Time: 7280 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000820, Data: 0000be0a
#    Time: 7400 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000824, Data: 0000be0e
#    Time: 7520 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000828, Data: 0000be12
#    Time: 7640 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 0000082c, Data: 0000be16
#    Time: 7760 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000830, Data: 0000be1a
#    Time: 7880 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000834, Data: 0000be1e
#    Time: 8 us  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000838, Data: 0000be22
#    Time: 8120 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 0000083c, Data: 0000be26
#    Time: 8240 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000840, Data: 0000be2a
#    Time: 8360 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# ** Info: Address: 00000844, Data: 0000be2e
#    Time: 8480 ns  Scope: dcache_tb.PROG File: testbench/dcache_tb.sv Line: 100
# Break in Module test at testbench/dcache_tb.sv line 107
