<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Xst" num="2838" delta="new" >Path definition &apos;<arg fmt="%s" index="1">$XILINX/vhdl/xst/lin64/ieee_proposed</arg>&apos; in file <arg fmt="%s" index="2">/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini</arg> is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
</msg>

<msg type="warning" file="HDLCompiler" num="1591" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier <arg fmt="%s" index="1">preserve_driver</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier <arg fmt="%s" index="1">preserve_signal</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10184: Port <arg fmt="%s" index="1">I_LOCK_O</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10277: Port <arg fmt="%s" index="1">IOCLK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10286: Port <arg fmt="%s" index="1">CLKFBDCM</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10342: Port <arg fmt="%s" index="1">LOCK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10383: Port <arg fmt="%s" index="1">CLKFX180</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10489: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10520: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10548: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10579: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10607: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10638: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10666: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10697: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10725: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10756: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10784: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10815: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10843: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10874: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10902: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10933: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10961: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10992: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11020: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11051: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11079: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11110: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11138: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11169: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11197: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11228: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11256: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11287: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11315: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11346: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11374: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11405: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11433: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11459: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 75: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 88: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_sram_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 107: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 124: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_phy_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 125: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_phy_source_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 161: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_tx_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 162: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_tx_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 176: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_tx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 209: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_uart_rx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 236: Using initial value of <arg fmt="%s" index="1">netsoc_netsoc_timer0_update_value_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 264: Using initial value of <arg fmt="%s" index="1">netsoc_interface0_wb_sdram_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 268: Using initial value of <arg fmt="%s" index="1">sdram_half_rst</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 275: Using initial value of <arg fmt="%s" index="1">netsoc_crg_reset</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 310: Using initial value of <arg fmt="%s" index="1">netsoc_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 513: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_phaseinjector0_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 529: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_phaseinjector1_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 637: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_cmd_payload_is_read</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 638: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_cmd_payload_is_write</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 666: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 667: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 683: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 731: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 732: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 748: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 796: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 797: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 813: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 861: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 862: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 878: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 926: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 927: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 943: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 991: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 992: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1008: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1056: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1057: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1073: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1121: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1122: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1138: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1165: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_choose_cmd_want_reads</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1166: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_choose_cmd_want_writes</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1167: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_choose_cmd_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1184: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_choose_req_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1199: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_nop_a</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1200: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_nop_ba</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1201: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_nop_cas</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1202: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_nop_ras</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1203: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_nop_we</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1217: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bandwidth_update_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1220: Using initial value of <arg fmt="%s" index="1">netsoc_sdram_bandwidth_data_width_status</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1333: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_converter_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1334: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_converter_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1393: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1396: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1397: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1404: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_source_source_payload_last_be1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1405: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_source_source_payload_error1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1408: Using initial value of <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_converter_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1499: Using initial value of <arg fmt="%s" index="1">ethmac_status</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1514: Using initial value of <arg fmt="%s" index="1">ethmac_preamble_inserter_preamble</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1532: Using initial value of <arg fmt="%s" index="1">ethmac_preamble_checker_preamble</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1577: Using initial value of <arg fmt="%s" index="1">ethmac_crc32_checker_source_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1612: Using initial value of <arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1677: Using initial value of <arg fmt="%s" index="1">ethmac_tx_last_be_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1680: Using initial value of <arg fmt="%s" index="1">ethmac_tx_last_be_source_payload_last_be</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1681: Using initial value of <arg fmt="%s" index="1">ethmac_tx_last_be_source_payload_error</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1885: Using initial value of <arg fmt="%s" index="1">ethmac_writer_sink_sink_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1916: Using initial value of <arg fmt="%s" index="1">ethmac_writer_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1917: Using initial value of <arg fmt="%s" index="1">ethmac_writer_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1933: Using initial value of <arg fmt="%s" index="1">ethmac_writer_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1961: Using initial value of <arg fmt="%s" index="1">ethmac_reader_source_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1965: Using initial value of <arg fmt="%s" index="1">ethmac_reader_source_source_payload_error</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1968: Using initial value of <arg fmt="%s" index="1">ethmac_reader_start_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1992: Using initial value of <arg fmt="%s" index="1">ethmac_reader_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 1993: Using initial value of <arg fmt="%s" index="1">ethmac_reader_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2009: Using initial value of <arg fmt="%s" index="1">ethmac_reader_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2046: Using initial value of <arg fmt="%s" index="1">ethmac_sram0_bus_err0</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2059: Using initial value of <arg fmt="%s" index="1">ethmac_sram1_bus_err0</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2072: Using initial value of <arg fmt="%s" index="1">ethmac_sram0_bus_err1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2087: Using initial value of <arg fmt="%s" index="1">ethmac_sram1_bus_err1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="1670" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10225: Signal &lt;<arg fmt="%s" index="1">mem</arg>&gt; in initial block is partially initialized.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2778: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_phy_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2779: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_phy_sink_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2783: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_phy_source_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2851: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_rx_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2852: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_rx_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2916: Assignment to <arg fmt="%s" index="1">netsoc_ddrphy_record0_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2917: Assignment to <arg fmt="%s" index="1">netsoc_ddrphy_record0_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2920: Assignment to <arg fmt="%s" index="1">netsoc_ddrphy_record1_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2921: Assignment to <arg fmt="%s" index="1">netsoc_ddrphy_record1_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2977: Assignment to <arg fmt="%s" index="1">netsoc_sdram_dfi_p0_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 2992: Assignment to <arg fmt="%s" index="1">netsoc_sdram_dfi_p1_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3257: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3258: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3387: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3388: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3517: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3518: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3647: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3648: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3777: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3778: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3907: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 3908: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4037: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4038: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4167: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4168: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4304: Assignment to <arg fmt="%s" index="1">netsoc_sdram_choose_cmd_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4341: Assignment to <arg fmt="%s" index="1">netsoc_sdram_choose_req_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4515: Assignment to <arg fmt="%s" index="1">roundrobin0_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4516: Assignment to <arg fmt="%s" index="1">roundrobin0_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4520: Assignment to <arg fmt="%s" index="1">roundrobin1_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4521: Assignment to <arg fmt="%s" index="1">roundrobin1_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4525: Assignment to <arg fmt="%s" index="1">roundrobin2_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4526: Assignment to <arg fmt="%s" index="1">roundrobin2_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4530: Assignment to <arg fmt="%s" index="1">roundrobin3_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4531: Assignment to <arg fmt="%s" index="1">roundrobin3_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4535: Assignment to <arg fmt="%s" index="1">roundrobin4_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4536: Assignment to <arg fmt="%s" index="1">roundrobin4_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4540: Assignment to <arg fmt="%s" index="1">roundrobin5_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4541: Assignment to <arg fmt="%s" index="1">roundrobin5_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4545: Assignment to <arg fmt="%s" index="1">roundrobin6_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4546: Assignment to <arg fmt="%s" index="1">roundrobin6_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4550: Assignment to <arg fmt="%s" index="1">roundrobin7_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4551: Assignment to <arg fmt="%s" index="1">roundrobin7_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4612: Result of <arg fmt="%d" index="1">31</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4613: Assignment to <arg fmt="%s" index="1">netsoc_word_clr</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4680: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4684: Assignment to <arg fmt="%s" index="1">netsoc_port_rdata_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4777: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_gmii_tx_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4778: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_gmii_tx_sink_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4780: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4781: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4784: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_sink_sink_first1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4785: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_sink_sink_last1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4787: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4788: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_sink_sink_payload_error1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4804: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_converter_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4805: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_converter_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4830: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4868: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 4898: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_converter_sink_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5192: Assignment to <arg fmt="%s" index="1">ethmac_crc32_inserter_error</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5325: Assignment to <arg fmt="%s" index="1">ethmac_crc32_checker_crc_value</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5371: Assignment to <arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_source_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5372: Assignment to <arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5373: Assignment to <arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5543: Assignment to <arg fmt="%s" index="1">ethmac_tx_converter_converter_source_payload_valid_token_count</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5677: Assignment to <arg fmt="%s" index="1">ethmac_tx_last_be_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5681: Assignment to <arg fmt="%s" index="1">ethmac_tx_last_be_sink_payload_error</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5768: Assignment to <arg fmt="%s" index="1">ethmac_writer_sink_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5811: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">9</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5814: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5818: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">9</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5821: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5846: Assignment to <arg fmt="%s" index="1">ethmac_writer_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5847: Assignment to <arg fmt="%s" index="1">ethmac_writer_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5962: Assignment to <arg fmt="%s" index="1">ethmac_reader_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 5963: Assignment to <arg fmt="%s" index="1">ethmac_reader_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6049: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_dat_w0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6050: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_sel0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6052: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_we0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6053: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_cti0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6054: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_bte0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6056: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_dat_w0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6057: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_sel0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6059: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_we0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6060: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_cti0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6061: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_bte0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6067: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_cti1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6068: Assignment to <arg fmt="%s" index="1">ethmac_sram0_bus_bte1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6074: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_cti1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6075: Assignment to <arg fmt="%s" index="1">ethmac_sram1_bus_bte1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6089: Assignment to <arg fmt="%s" index="1">netsoc_interface0_wb_sdram_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6090: Assignment to <arg fmt="%s" index="1">netsoc_interface0_wb_sdram_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6094: Assignment to <arg fmt="%s" index="1">wb_sdram_con_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6121: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6122: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6124: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6125: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6126: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_rom_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6132: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_sram_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6133: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_sram_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6136: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6139: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6140: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6142: Assignment to <arg fmt="%s" index="1">netsoc_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6143: Assignment to <arg fmt="%s" index="1">netsoc_bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6145: Assignment to <arg fmt="%s" index="1">netsoc_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6146: Assignment to <arg fmt="%s" index="1">netsoc_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6147: Assignment to <arg fmt="%s" index="1">netsoc_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6172: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_slot_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6173: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_slot_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6174: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6175: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6176: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6177: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6178: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6179: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6180: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6181: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_writer_length0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6182: Assignment to <arg fmt="%s" index="1">ethmac_writer_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6183: Assignment to <arg fmt="%s" index="1">ethmac_writer_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6188: Assignment to <arg fmt="%s" index="1">ethmac_reader_start_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6190: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_reader_ready_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6191: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_sram_reader_ready_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6198: Assignment to <arg fmt="%s" index="1">ethmac_reader_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6199: Assignment to <arg fmt="%s" index="1">ethmac_reader_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6204: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_preamble_crc_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6205: Assignment to <arg fmt="%s" index="1">netsoc_csrbank0_preamble_crc_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6223: Assignment to <arg fmt="%s" index="1">netsoc_csrbank1_mode_detection_mode_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6224: Assignment to <arg fmt="%s" index="1">netsoc_csrbank1_mode_detection_mode_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6229: Assignment to <arg fmt="%s" index="1">netsoc_csrbank1_mdio_r_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6230: Assignment to <arg fmt="%s" index="1">netsoc_csrbank1_mdio_r_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6238: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6239: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6240: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6241: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6242: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6243: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6244: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6245: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6246: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6247: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6248: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6249: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6250: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6251: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6252: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6253: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_dna_id0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6254: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit19_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6255: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit19_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6256: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit18_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6257: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit18_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6258: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit17_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6259: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit17_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6260: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit16_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6261: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit16_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6262: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit15_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6263: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit15_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6264: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit14_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6265: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit14_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6266: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit13_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6267: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit13_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6268: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit12_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6269: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit12_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6270: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit11_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6271: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit11_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6272: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit10_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6273: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit10_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6274: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit9_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6275: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit9_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6276: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit8_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6277: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit8_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6278: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6279: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6280: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6281: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6282: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6283: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6284: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6285: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6286: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6287: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6288: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6289: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6290: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6291: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6292: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6293: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_git_commit0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6294: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6295: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6296: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6297: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6298: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6299: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6300: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6301: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6302: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6303: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6304: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6305: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6306: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6307: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6308: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6309: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_platform0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6310: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6311: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6312: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6313: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6314: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6315: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6316: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6317: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6318: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6319: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6320: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6321: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6322: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6323: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6324: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6325: Assignment to <arg fmt="%s" index="1">netsoc_csrbank2_platform_target0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6375: Assignment to <arg fmt="%s" index="1">netsoc_sdram_phaseinjector0_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6391: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6392: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6393: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6394: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6395: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6396: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6397: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6398: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi0_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6401: Assignment to <arg fmt="%s" index="1">netsoc_sdram_phaseinjector1_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6417: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6418: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6419: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6420: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6421: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6422: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6423: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6424: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_dfii_pi1_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6425: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bandwidth_update_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6427: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6428: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6429: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6430: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6431: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6432: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nreads0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6433: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6434: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6435: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6436: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6437: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6438: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_nwrites0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6439: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_data_width_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6440: Assignment to <arg fmt="%s" index="1">netsoc_csrbank3_controller_bandwidth_data_width_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6485: Assignment to <arg fmt="%s" index="1">netsoc_csrbank4_miso_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6486: Assignment to <arg fmt="%s" index="1">netsoc_csrbank4_miso_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6513: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_timer0_update_value_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6515: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6516: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6517: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6518: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6519: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6520: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6521: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6522: Assignment to <arg fmt="%s" index="1">netsoc_csrbank5_value0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6523: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_timer0_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6524: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_timer0_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6550: Assignment to <arg fmt="%s" index="1">netsoc_csrbank6_txfull_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6551: Assignment to <arg fmt="%s" index="1">netsoc_csrbank6_txfull_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6552: Assignment to <arg fmt="%s" index="1">netsoc_csrbank6_rxempty_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6553: Assignment to <arg fmt="%s" index="1">netsoc_csrbank6_rxempty_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6554: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 6555: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 7879: Result of <arg fmt="%d" index="1">8</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">4</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 7867: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8055: Assignment to <arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8194: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">3</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8161: Assignment to <arg fmt="%s" index="1">netsoc_ddrphy_record0_reset_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8234: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">8</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8235: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">14</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8379: Result of <arg fmt="%d" index="1">58</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">57</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8399: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 8224: Assignment to <arg fmt="%s" index="1">ethmac_writer_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to <arg fmt="%s" index="1">pc_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to <arg fmt="%s" index="1">pc_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to <arg fmt="%s" index="1">op_user</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to <arg fmt="%s" index="1">multiply</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of <arg fmt="%d" index="1">64</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">32</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of <arg fmt="%d" index="1">2</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to <arg fmt="%s" index="1">ie_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to <arg fmt="%s" index="1">ip_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to <arg fmt="%s" index="1">im_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to <arg fmt="%s" index="1">x_result_sel_logic_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10255: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_tx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10269: Assignment to <arg fmt="%s" index="1">netsoc_netsoc_uart_rx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10320: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DADDR</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10323: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DI</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 10332: Assignment to <arg fmt="%s" index="1">netsoc_crg_unbuf_unused</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11496: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine0_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11510: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine1_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11524: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine2_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11538: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine3_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11552: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine4_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11566: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine5_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11580: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine6_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11594: Assignment to <arg fmt="%s" index="1">netsoc_sdram_bankmachine7_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11652: Assignment to <arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11668: Assignment to <arg fmt="%s" index="1">ethmac_tx_cdc_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11684: Assignment to <arg fmt="%s" index="1">ethmac_rx_cdc_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11698: Assignment to <arg fmt="%s" index="1">ethmac_writer_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11714: Assignment to <arg fmt="%s" index="1">ethmac_writer_memory0_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11730: Assignment to <arg fmt="%s" index="1">ethmac_writer_memory1_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11744: Assignment to <arg fmt="%s" index="1">ethmac_reader_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11932: Assignment to <arg fmt="%s" index="1">base50_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v" Line 11952: Assignment to <arg fmt="%s" index="1">encoder_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">eth_int_n</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">eth_rx_er</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">eth_col</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">eth_crs</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">I_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">I_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">D_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">D_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">I_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_net_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">10186</arg>: Output port &lt;<arg fmt="%s" index="3">D_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">mem</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">top</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="3035" delta="new" >Index value(s) does not match array range for signal &lt;<arg fmt="%s" index="1">storage_10</arg>&gt;, simulation mismatch.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data</arg>&lt;<arg fmt="%d" index="2">7</arg>:<arg fmt="%d" index="3">4</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">netsoc_sdram_cmd_payload_a</arg>&lt;<arg fmt="%d" index="2">1</arg>:<arg fmt="%d" index="3">2</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">netsoc_sdram_cmd_payload_a</arg>&lt;<arg fmt="%d" index="2">3</arg>:<arg fmt="%d" index="3">12</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">netsoc_sdram_cmd_payload_ba</arg>&lt;<arg fmt="%d" index="2">2</arg>:<arg fmt="%d" index="3">0</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2774" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">KEEP</arg> <arg fmt="%s" index="2">property</arg> attached to signal <arg fmt="%s" index="3">eth_rx_clk</arg> may hinder XST clustering optimizations.
</msg>

<msg type="info" file="Xst" num="2774" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">KEEP</arg> <arg fmt="%s" index="2">property</arg> attached to signal <arg fmt="%s" index="3">eth_tx_clk</arg> may hinder XST clustering optimizations.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">I_RTY_I</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_x</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_w</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">953</arg>: Output port &lt;<arg fmt="%s" index="3">x_result_sel_logic</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">decoder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_a&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">load_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_q_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">d_rty_i</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;1:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">operand_1_x&lt;31:5&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult_n0023</arg> by adding <arg fmt="%d" index="2">6</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_2</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_3</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_storage_12</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_storage_11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_crc32_checker_syncfifo_produce</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_storage_10</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_data_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain0</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain0</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain2</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain2</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain3</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain3</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain0_1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain0_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain1_1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain1_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain3_1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain3_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">ethmac_reader_counter</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_mem_grain2_1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain2_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_tag_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_storage</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain01</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain21</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain31</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain0_11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain1_11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain2_11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_grain3_11</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_ethmac_preamble_checker_ref</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_732_OUT</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_2</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_3</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_4</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_5</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_6</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_7</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_8</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_9</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_13</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_14</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">netsoc_netsoc_interface_adr_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">netsoc_netsoc_interface_adr_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">netsoc_netsoc_interface_adr_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1426" delta="new" >The value init of the FF/Latch <arg fmt="%s" index="1">netsoc_sdram_cmd_payload_a</arg> hinder the constant cleaning in the block <arg fmt="%s" index="2">top</arg>.
You should achieve better results by setting this init to <arg fmt="%i" index="3">1</arg>.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_31</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_30</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_29</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_28</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_27</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_26</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_25</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_24</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_23</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_22</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_21</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_20</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_19</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_18</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_17</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_16</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_15</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_14</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_13</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_10</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_bus_wishbone_dat_r_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_record3_wrdata_mask_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">7 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;netsoc_ddrphy_record3_wrdata_mask_1&gt; &lt;netsoc_ddrphy_record3_wrdata_mask_2&gt; &lt;netsoc_ddrphy_record3_wrdata_mask_3&gt; &lt;netsoc_ddrphy_record2_wrdata_mask_0&gt; &lt;netsoc_ddrphy_record2_wrdata_mask_1&gt; &lt;netsoc_ddrphy_record2_wrdata_mask_2&gt; &lt;netsoc_ddrphy_record2_wrdata_mask_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_netsoc_interface_adr_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;netsoc_adr_offset_r&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethphy_liteethphygmiimiirx_converter_sink_payload_data_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethphy_liteethphygmiimiirx_converter_sink_payload_data_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethphy_liteethphygmiimiirx_converter_sink_payload_data_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethphy_liteethphygmiimiirx_converter_sink_payload_data_3&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_seen</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_exception_m</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">bus_error_f</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">bus_error_d</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mmult_n00233</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_multiplier</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1010</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_109</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1011</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1012</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_113</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_114</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1413</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1414</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1334</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_1335</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_223</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_224</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_323</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_324</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_623</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_624</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_423</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_424</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_523</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_524</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_724</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_723</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_823</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_824</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_923</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_924</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_11</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_12</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_13</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_14</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_28</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_29</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_load_store_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ethmac_reader_counter_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ethmac_reader_counter_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface1_bank_bus_dat_r_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface1_bank_bus_dat_r_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface1_bank_bus_dat_r_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface1_bank_bus_dat_r_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface1_bank_bus_dat_r_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface4_bank_bus_dat_r_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface4_bank_bus_dat_r_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface4_bank_bus_dat_r_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_interface4_bank_bus_dat_r_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">inst_LPM_FF_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;inst_LPM_FF1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_cti_o_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_load_store_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_cti_o_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_tx_cdc_graycounter1_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_tx_cdc_graycounter1_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_rx_cdc_graycounter0_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_rx_cdc_graycounter0_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_rx_cdc_graycounter1_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_rx_cdc_graycounter1_q_binary_6&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/bus_error_x</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/i_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_bitslip_inc</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_dfi_p0_wrdata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_dfi_p1_rddata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_bitslip_cnt_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_bitslip_cnt_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_bitslip_cnt_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">netsoc_ddrphy_bitslip_cnt_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_tx_cdc_graycounter1_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_tx_cdc_graycounter1_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_clk</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;netsoc_sdram_bandwidth_counter_0&gt; &lt;netsoc_i1_1&gt; &lt;lm32_cpu/cc_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_counter_19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;netsoc_i1_0&gt; &lt;lm32_cpu/cc_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_0&gt; &lt;lm32_cpu/size_x_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_rx_cdc_graycounter0_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_rx_cdc_graycounter0_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_1&gt; &lt;lm32_cpu/size_x_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_2&gt; &lt;lm32_cpu/sign_extend_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_rx_cdc_graycounter1_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_rx_cdc_graycounter1_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ethmac_tx_cdc_graycounter0_q_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ethmac_tx_cdc_graycounter0_q_binary_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/d_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/w_result_sel_load_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">netsoc_sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;netsoc_sdram_count_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_m</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/w_result_sel_load_m_BRB0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/m_result_sel_compare_x_BRB0&gt; &lt;lm32_cpu/m_bypass_enable_x_BRB5&gt; </arg>
</msg>

</messages>

