multiline_comment|/*&n; *  linux/drivers/block/trm290.c&t;Version 1.00  December 3, 1997&n; *&n; *  Copyright (c) 1997-1998  Mark Lord&n; *  May be copied or modified under the terms of the GNU General Public License&n; */
multiline_comment|/*&n; * This module provides support for the bus-master IDE DMA function&n; * of the Tekram TRM290 chip, used on a variety of PCI IDE add-on boards,&n; * including a &quot;Precision Instruments&quot; board.  The TRM290 pre-dates&n; * the sff-8038 standard (ide-dma.c) by a few months, and differs&n; * significantly enough to warrant separate routines for some functions,&n; * while re-using others from ide-dma.c.&n; *&n; * EXPERIMENTAL!  It works for me (a sample of one).&n; *&n; * Works reliably for me in DMA mode (READs only),&n; * DMA WRITEs are disabled by default (see #define below);&n; *&n; * DMA is not enabled automatically for this chipset,&n; * but can be turned on manually (with &quot;hdparm -d1&quot;) at run time.&n; *&n; * I need volunteers with &quot;spare&quot; drives for further testing&n; * and development, and maybe to help figure out the peculiarities.&n; * Even knowing the registers (below), some things behave strangely.&n; */
DECL|macro|TRM290_NO_DMA_WRITES
mdefine_line|#define TRM290_NO_DMA_WRITES&t;/* DMA writes seem unreliable sometimes */
multiline_comment|/*&n; * TRM-290 PCI-IDE2 Bus Master Chip&n; * ================================&n; * The configuration registers are addressed in normal I/O port space&n; * and are used as follows:&n; *&n; * 0x3df2 when WRITTEN: chiptest register (byte, write-only)&n; *&t;bit7 must always be written as &quot;1&quot;&n; *&t;bits6-2 undefined&n; *&t;bit1 1=legacy_compatible_mode, 0=native_pci_mode&n; *&t;bit0 1=test_mode, 0=normal(default)&n; *&n; * 0x3df2 when READ: status register (byte, read-only)&n; *&t;bits7-2 undefined&n; *&t;bit1 channel0 busmaster interrupt status 0=none, 1=asserted&n; *&t;bit0 channel0 interrupt status 0=none, 1=asserted&n; *&n; * 0x3df3 Interrupt mask register&n; *&t;bits7-5 undefined&n; *&t;bit4 legacy_header: 1=present, 0=absent&n; *&t;bit3 channel1 busmaster interrupt status 0=none, 1=asserted (read only)&n; *&t;bit2 channel1 interrupt status 0=none, 1=asserted (read only)&n; *&t;bit1 channel1 interrupt mask: 1=masked, 0=unmasked(default)&n; *&t;bit0 channel0 interrupt mask: 1=masked, 0=unmasked(default)&n; *&n; * 0x3df1 &quot;CPR&quot; Config Pointer Register (byte)&n; *&t;bit7 1=autoincrement CPR bits 2-0 after each access of CDR&n; *&t;bit6 1=min. 1 wait-state posted write cycle (default), 0=0 wait-state&n; *&t;bit5 0=enabled master burst access (default), 1=disable  (write only)&n; *&t;bit4 PCI DEVSEL# timing select: 1=medium(default), 0=fast&n; *&t;bit3 0=primary IDE channel, 1=secondary IDE channel&n; *&t;bits2-0 register index for accesses through CDR port&n; *&n; * 0x3df0 &quot;CDR&quot; Config Data Register (word)&n; *&t;two sets of seven config registers,&n; *&t;selected by CPR bit 3 (channel) and CPR bits 2-0 (index 0 to 6),&n; *&t;each index defined below:&n; *&n; * Index-0 Base address register for command block (word)&n; *&t;defaults: 0x1f0 for primary, 0x170 for secondary&n; *&n; * Index-1 general config register (byte)&n; *&t;bit7 1=DMA enable, 0=DMA disable&n; *&t;bit6 1=activate IDE_RESET, 0=no action (default)&n; *&t;bit5 1=enable IORDY, 0=disable IORDY (default)&n; *&t;bit4 0=16-bit data port(default), 1=8-bit (XT) data port&n; *&t;bit3 interrupt polarity: 1=active_low, 0=active_high(default)&n; *&t;bit2 power-saving-mode(?): 1=enable, 0=disable(default) (write only)&n; *&t;bit1 bus_master_mode(?): 1=enable, 0=disable(default)&n; *&t;bit0 enable_io_ports: 1=enable(default), 0=disable&n; *&n; * Index-2 read-ahead counter preload bits 0-7 (byte, write only)&n; *&t;bits7-0 bits7-0 of readahead count&n; *&n; * Index-3 read-ahead config register (byte, write only)&n; *&t;bit7 1=enable_readahead, 0=disable_readahead(default)&n; *&t;bit6 1=clear_FIFO, 0=no_action&n; *&t;bit5 undefined&n; *&t;bit4 mode4 timing control: 1=enable, 0=disable(default)&n; *&t;bit3 undefined&n; *&t;bit2 undefined&n; *&t;bits1-0 bits9-8 of read-ahead count&n; *&n; * Index-4 base address register for control block (word)&n; *&t;defaults: 0x3f6 for primary, 0x376 for secondary&n; *&n; * Index-5 data port timings (shared by both drives) (byte)&n; *&t;standard PCI &quot;clk&quot; (clock) counts, default value = 0xf5&n; *&n; *&t;bits7-6 setup time:  00=1clk, 01=2clk, 10=3clk, 11=4clk&n; *&t;bits5-3 hold time:&t;000=1clk, 001=2clk, 010=3clk,&n; *&t;&t;&t;&t;011=4clk, 100=5clk, 101=6clk,&n; *&t;&t;&t;&t;110=8clk, 111=12clk&n; *&t;bits2-0 active time:&t;000=2clk, 001=3clk, 010=4clk,&n; *&t;&t;&t;&t;011=5clk, 100=6clk, 101=8clk,&n; *&t;&t;&t;&t;110=12clk, 111=16clk&n; *&n; * Index-6 command/control port timings (shared by both drives) (byte)&n; *&t;same layout as Index-5, default value = 0xde&n; *&n; * Suggested CDR programming for PIO mode0 (600ns):&n; *&t;0x01f0,0x21,0xff,0x80,0x03f6,0xf5,0xde&t;; primary&n; *&t;0x0170,0x21,0xff,0x80,0x0376,0xf5,0xde&t;; secondary&n; *&n; * Suggested CDR programming for PIO mode3 (180ns):&n; *&t;0x01f0,0x21,0xff,0x80,0x03f6,0x09,0xde&t;; primary&n; *&t;0x0170,0x21,0xff,0x80,0x0376,0x09,0xde&t;; secondary&n; *&n; * Suggested CDR programming for PIO mode4 (120ns):&n; *&t;0x01f0,0x21,0xff,0x80,0x03f6,0x00,0xde&t;; primary&n; *&t;0x0170,0x21,0xff,0x80,0x0376,0x00,0xde&t;; secondary&n; *&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/blkdev.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;ide.h&quot;
DECL|function|select_dma_or_pio
r_static
r_void
id|select_dma_or_pio
c_func
(paren
id|ide_hwif_t
op_star
id|hwif
comma
r_int
id|dma
)paren
(brace
r_static
r_int
id|previous
(braket
l_int|2
)braket
op_assign
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|previous
(braket
id|hwif-&gt;pci_port
)braket
op_ne
id|dma
)paren
(brace
r_int
r_int
id|cfg1
op_assign
id|dma
ques
c_cond
l_int|0xa3
suffix:colon
l_int|0x21
suffix:semicolon
id|previous
(braket
id|hwif-&gt;pci_port
)braket
op_assign
id|dma
suffix:semicolon
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x51
op_or
(paren
id|hwif-&gt;pci_port
op_lshift
l_int|3
)paren
comma
l_int|0x3df1
)paren
suffix:semicolon
id|outw
c_func
(paren
id|cfg1
comma
l_int|0x3df0
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * trm290_dma_intr() is the handler for trm290 disk read/write DMA interrupts&n; */
DECL|function|trm290_dma_intr
r_static
r_void
id|trm290_dma_intr
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|byte
id|stat
suffix:semicolon
r_int
id|i
suffix:semicolon
r_struct
id|request
op_star
id|rq
op_assign
id|HWGROUP
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|rq
suffix:semicolon
id|stat
op_assign
id|GET_STAT
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* get drive status */
r_if
c_cond
(paren
id|OK_STAT
c_func
(paren
id|stat
comma
id|DRIVE_READY
comma
id|drive-&gt;bad_wstat
op_or
id|DRQ_STAT
)paren
)paren
(brace
r_int
r_int
id|dma_stat
op_assign
id|inw
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_stat
op_eq
l_int|0x00ff
)paren
(brace
id|rq
op_assign
id|HWGROUP
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|rq
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|rq-&gt;nr_sectors
suffix:semicolon
id|i
OG
l_int|0
suffix:semicolon
)paren
(brace
id|i
op_sub_assign
id|rq-&gt;current_nr_sectors
suffix:semicolon
id|ide_end_request
c_func
(paren
l_int|1
comma
id|HWGROUP
c_func
(paren
id|drive
)paren
)paren
suffix:semicolon
)brace
r_return
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;%s: bad trm290 DMA status: 0x%04x&bslash;n&quot;
comma
id|drive-&gt;name
comma
id|dma_stat
)paren
suffix:semicolon
)brace
id|sti
c_func
(paren
)paren
suffix:semicolon
id|ide_error
c_func
(paren
id|drive
comma
l_string|&quot;dma_intr&quot;
comma
id|stat
)paren
suffix:semicolon
)brace
DECL|function|trm290_dmaproc
r_static
r_int
id|trm290_dmaproc
(paren
id|ide_dma_action_t
id|func
comma
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_int
r_int
id|count
comma
id|reading
op_assign
l_int|1
op_lshift
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|drive-&gt;media
op_eq
id|ide_disk
)paren
(brace
r_switch
c_cond
(paren
id|func
)paren
(brace
r_case
id|ide_dma_write
suffix:colon
id|reading
op_assign
l_int|0
suffix:semicolon
macro_line|#ifdef TRM290_NO_DMA_WRITES
r_break
suffix:semicolon
multiline_comment|/* always use PIO for writes */
macro_line|#endif
r_case
id|ide_dma_read
suffix:colon
r_if
c_cond
(paren
op_logical_neg
(paren
id|count
op_assign
id|ide_build_dmatable
c_func
(paren
id|drive
)paren
)paren
)paren
r_break
suffix:semicolon
multiline_comment|/* try PIO instead of DMA */
id|select_dma_or_pio
c_func
(paren
id|hwif
comma
l_int|1
)paren
suffix:semicolon
multiline_comment|/* select DMA mode */
id|outl_p
c_func
(paren
id|virt_to_bus
c_func
(paren
id|hwif-&gt;dmatable
)paren
op_or
id|reading
comma
id|hwif-&gt;dma_base
)paren
suffix:semicolon
id|outw
c_func
(paren
(paren
id|count
op_star
l_int|2
)paren
op_minus
l_int|1
comma
id|hwif-&gt;dma_base
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* start DMA */
id|ide_set_handler
c_func
(paren
id|drive
comma
op_amp
id|trm290_dma_intr
comma
id|WAIT_CMD
)paren
suffix:semicolon
id|OUT_BYTE
c_func
(paren
id|reading
ques
c_cond
id|WIN_READDMA
suffix:colon
id|WIN_WRITEDMA
comma
id|IDE_COMMAND_REG
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_default
suffix:colon
r_return
id|ide_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
)brace
)brace
id|select_dma_or_pio
c_func
(paren
id|hwif
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* force PIO mode for this operation */
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|trm290_selectproc
r_static
r_void
id|trm290_selectproc
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
id|select_dma_or_pio
c_func
(paren
id|hwif
comma
id|drive-&gt;using_dma
)paren
suffix:semicolon
id|OUT_BYTE
c_func
(paren
id|drive-&gt;select.all
comma
id|hwif-&gt;io_ports
(braket
id|IDE_SELECT_OFFSET
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Invoked from ide-dma.c at boot time.&n; */
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|ide_init_trm290
(paren
id|byte
id|bus
comma
id|byte
id|fn
comma
id|ide_hwif_t
op_star
id|hwif
)paren
)paren
(brace
id|hwif-&gt;chipset
op_assign
id|ide_trm290
suffix:semicolon
id|hwif-&gt;selectproc
op_assign
id|trm290_selectproc
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* play it safe */
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* play it safe */
id|ide_setup_dma
c_func
(paren
id|hwif
comma
id|hwif-&gt;pci_port
ques
c_cond
l_int|0x3d74
suffix:colon
l_int|0x3df4
comma
l_int|2
)paren
suffix:semicolon
id|hwif-&gt;dmaproc
op_assign
op_amp
id|trm290_dmaproc
suffix:semicolon
)brace
eof
