Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug  3 17:08:17 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.007        0.000                      0                 1299        0.072        0.000                      0                 1299       40.410        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            59.007        0.000                      0                 1299        0.072        0.000                      0                 1299       40.410        0.000                       0                   375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       59.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.007ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.346ns  (logic 9.759ns (40.085%)  route 14.587ns (59.915%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    24.807 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.456    25.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.299    25.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    25.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.810 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.436    26.245    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X22Y106        LUT4 (Prop_lut4_I2_O)        0.302    26.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24/O
                         net (fo=1, routed)           0.303    26.851    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_n_0
    SLICE_X22Y107        LUT4 (Prop_lut4_I3_O)        0.124    26.975 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_20/O
                         net (fo=6, routed)           0.702    27.676    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I3_O)        0.124    27.800 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_12/O
                         net (fo=4, routed)           0.467    28.267    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X22Y107        LUT4 (Prop_lut4_I1_O)        0.150    28.417 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_3/O
                         net (fo=1, routed)           0.735    29.152    processor/stage_IFID/operation_result_reg[4]
    SLICE_X23Y110        LUT6 (Prop_lut6_I1_O)        0.326    29.478 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    29.478    processor/stage_EX/operation_result_reg[15]_0[4]
    SLICE_X23Y110        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X23Y110        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X23Y110        FDRE (Setup_fdre_C_D)        0.029    88.485    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -29.478    
  -------------------------------------------------------------------
                         slack                                 59.007    

Slack (MET) :             59.144ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.207ns  (logic 9.468ns (39.113%)  route 14.739ns (60.887%))
  Logic Levels:           23  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 88.304 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.569    25.552    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.303    25.855 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.855    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][3]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.103 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[3]
                         net (fo=5, routed)           1.316    27.419    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[10]_0[1]
    SLICE_X21Y108        LUT3 (Prop_lut3_I2_O)        0.306    27.725 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_11/O
                         net (fo=1, routed)           0.687    28.412    processor/stage_IFID/operation_result_reg[0]_1
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    28.536 r  processor/stage_IFID/operation_result[0]_i_3/O
                         net (fo=1, routed)           0.679    29.215    processor/stage_IFID/operation_result[0]_i_3_n_0
    SLICE_X23Y112        LUT6 (Prop_lut6_I3_O)        0.124    29.339 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    29.339    processor/stage_EX/operation_result_reg[15]_0[0]
    SLICE_X23Y112        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.609    88.304    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.186    88.490    
                         clock uncertainty           -0.035    88.454    
    SLICE_X23Y112        FDRE (Setup_fdre_C_D)        0.029    88.483    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.483    
                         arrival time                         -29.339    
  -------------------------------------------------------------------
                         slack                                 59.144    

Slack (MET) :             59.281ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.074ns  (logic 9.836ns (40.857%)  route 14.238ns (59.143%))
  Logic Levels:           24  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.569    25.552    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.303    25.855 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.855    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][3]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.256 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.256    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.478 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           0.957    27.435    processor/stage_IFID/operation_result[6]_i_4_1[0]
    SLICE_X21Y108        LUT6 (Prop_lut6_I5_O)        0.299    27.734 r  processor/stage_IFID/operation_result[7]_i_15/O
                         net (fo=1, routed)           0.574    28.309    processor/stage_IFID/operation_result[7]_i_15_n_0
    SLICE_X20Y109        LUT5 (Prop_lut5_I2_O)        0.124    28.433 r  processor/stage_IFID/operation_result[7]_i_6/O
                         net (fo=1, routed)           0.650    29.082    processor/stage_IFID/operation_result[7]_i_6_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    29.206 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    29.206    processor/stage_EX/operation_result_reg[15]_0[7]
    SLICE_X20Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X20Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X20Y109        FDRE (Setup_fdre_C_D)        0.031    88.487    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.487    
                         arrival time                         -29.206    
  -------------------------------------------------------------------
                         slack                                 59.281    

Slack (MET) :             59.434ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.920ns  (logic 9.531ns (39.846%)  route 14.389ns (60.154%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    24.807 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.456    25.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.299    25.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    25.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.810 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.436    26.245    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X22Y106        LUT4 (Prop_lut4_I2_O)        0.302    26.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24/O
                         net (fo=1, routed)           0.303    26.851    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_n_0
    SLICE_X22Y107        LUT4 (Prop_lut4_I3_O)        0.124    26.975 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_20/O
                         net (fo=6, routed)           0.702    27.676    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I3_O)        0.124    27.800 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_12/O
                         net (fo=4, routed)           0.467    28.267    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.124    28.391 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_4/O
                         net (fo=1, routed)           0.536    28.928    processor/stage_IFID/operation_result_reg[5]
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.124    29.052 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    29.052    processor/stage_EX/operation_result_reg[15]_0[5]
    SLICE_X21Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X21Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X21Y109        FDRE (Setup_fdre_C_D)        0.029    88.485    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -29.052    
  -------------------------------------------------------------------
                         slack                                 59.434    

Slack (MET) :             59.512ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.841ns  (logic 10.066ns (42.222%)  route 13.775ns (57.778%))
  Logic Levels:           24  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.569    25.552    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.303    25.855 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.855    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][3]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.256 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.256    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.478 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           1.122    27.600    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[32]_4[0]
    SLICE_X21Y108        LUT4 (Prop_lut4_I3_O)        0.327    27.927 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_8/O
                         net (fo=1, routed)           0.293    28.220    processor/stage_IFID/operation_result_reg[1]_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I3_O)        0.326    28.546 r  processor/stage_IFID/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.303    28.849    processor/stage_IFID/operation_result[1]_i_3_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.124    28.973 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    28.973    processor/stage_EX/operation_result_reg[15]_0[1]
    SLICE_X20Y110        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X20Y110        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X20Y110        FDRE (Setup_fdre_C_D)        0.029    88.485    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -28.973    
  -------------------------------------------------------------------
                         slack                                 59.512    

Slack (MET) :             59.513ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.840ns  (logic 9.531ns (39.979%)  route 14.309ns (60.021%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    24.807 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.456    25.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.299    25.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    25.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.810 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.436    26.245    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X22Y106        LUT4 (Prop_lut4_I2_O)        0.302    26.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24/O
                         net (fo=1, routed)           0.303    26.851    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_n_0
    SLICE_X22Y107        LUT4 (Prop_lut4_I3_O)        0.124    26.975 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_20/O
                         net (fo=6, routed)           0.702    27.676    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_24_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I3_O)        0.124    27.800 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_12/O
                         net (fo=4, routed)           0.488    28.288    processor/stage_IFID/operation_result_reg[3]_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I1_O)        0.124    28.412 r  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, routed)           0.436    28.848    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I1_O)        0.124    28.972 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    28.972    processor/stage_EX/operation_result_reg[15]_0[3]
    SLICE_X20Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X20Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X20Y109        FDRE (Setup_fdre_C_D)        0.029    88.485    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -28.972    
  -------------------------------------------------------------------
                         slack                                 59.513    

Slack (MET) :             59.530ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.823ns  (logic 9.836ns (41.288%)  route 13.987ns (58.712%))
  Logic Levels:           24  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 88.305 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.569    25.552    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.303    25.855 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.855    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][3]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.256 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.256    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.478 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           1.122    27.600    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/IFID_reg_reg[32]_4[0]
    SLICE_X21Y108        LUT5 (Prop_lut5_I0_O)        0.299    27.899 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_8/O
                         net (fo=1, routed)           0.264    28.164    processor/stage_IFID/operation_result_reg[2]
    SLICE_X21Y108        LUT6 (Prop_lut6_I3_O)        0.124    28.288 r  processor/stage_IFID/operation_result[2]_i_3/O
                         net (fo=1, routed)           0.543    28.831    processor/stage_IFID/operation_result[2]_i_3_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I1_O)        0.124    28.955 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    28.955    processor/stage_EX/operation_result_reg[15]_0[2]
    SLICE_X21Y111        FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.610    88.305    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X21Y111        FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.186    88.491    
                         clock uncertainty           -0.035    88.455    
    SLICE_X21Y111        FDRE (Setup_fdre_C_D)        0.029    88.484    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.484    
                         arrival time                         -28.955    
  -------------------------------------------------------------------
                         slack                                 59.530    

Slack (MET) :             59.711ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.643ns  (logic 9.836ns (41.603%)  route 13.807ns (58.397%))
  Logic Levels:           24  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 88.306 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.968    10.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[2]
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=15, routed)          1.463    12.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/wr_data[0]
    SLICE_X25Y106        LUT3 (Prop_lut3_I0_O)        0.150    12.200 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[10]_i_2/O
                         net (fo=31, routed)          2.181    14.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[2]
    SLICE_X15Y105        LUT6 (Prop_lut6_I3_O)        0.326    14.706 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.530    15.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_i_4_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.786    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.005 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1/O[0]
                         net (fo=3, routed)           0.837    16.842    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__1_n_7
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.295    17.137 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.814    17.951    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_11_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.633    18.708    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_3_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.832 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.832    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_i_7_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.059 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.321    20.380    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_1[1]
    SLICE_X19Y103        LUT4 (Prop_lut4_I0_O)        0.303    20.683 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.683    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[3]
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.084 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.084    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X19Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.418 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, routed)           0.454    21.872    processor/stage_IFID/op_out0__87_carry__3_0[1]
    SLICE_X19Y105        LUT5 (Prop_lut5_I4_O)        0.303    22.175 r  processor/stage_IFID/op_out0__87_carry__2_i_1/O
                         net (fo=2, routed)           0.592    22.767    processor/stage_IFID/IFID_reg_reg[33]_1[1]
    SLICE_X20Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.891 r  processor/stage_IFID/op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.891    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_i_1_0[1]
    SLICE_X20Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.292 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.292    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.626 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.631    24.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, routed)           0.569    25.552    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X22Y104        LUT2 (Prop_lut2_I1_O)        0.303    25.855 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.855    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][3]
    SLICE_X22Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.256 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.256    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.478 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, routed)           0.744    27.223    processor/stage_IFID/operation_result[6]_i_4_1[0]
    SLICE_X22Y108        LUT5 (Prop_lut5_I3_O)        0.299    27.522 r  processor/stage_IFID/operation_result[6]_i_11/O
                         net (fo=1, routed)           0.579    28.100    processor/stage_IFID/operation_result[6]_i_11_n_0
    SLICE_X22Y109        LUT5 (Prop_lut5_I2_O)        0.124    28.224 r  processor/stage_IFID/operation_result[6]_i_4/O
                         net (fo=1, routed)           0.426    28.651    processor/stage_IFID/operation_result[6]_i_4_n_0
    SLICE_X22Y109        LUT6 (Prop_lut6_I2_O)        0.124    28.775 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    28.775    processor/stage_EX/operation_result_reg[15]_0[6]
    SLICE_X22Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.611    88.306    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X22Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.186    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X22Y109        FDRE (Setup_fdre_C_D)        0.029    88.485    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.485    
                         arrival time                         -28.775    
  -------------------------------------------------------------------
                         slack                                 59.711    

Slack (MET) :             66.721ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 6.044ns (37.086%)  route 10.253ns (62.914%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 88.305 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.646    11.134    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X18Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.258 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.229    12.487    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_width_loop[0].storage_srl
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.124    12.611 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[8]_i_2/O
                         net (fo=27, routed)          2.110    14.721    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_7_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.845 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_12/O
                         net (fo=16, routed)          0.844    15.689    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[8]
    SLICE_X26Y108        LUT4 (Prop_lut4_I2_O)        0.150    15.839 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_2__0/O
                         net (fo=1, routed)           0.576    16.415    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_2__0_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.021 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.021    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.243 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[0]
                         net (fo=2, routed)           0.793    18.036    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_7
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.299    18.335 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_4/O
                         net (fo=1, routed)           0.000    18.335    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_4_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.975 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, routed)           0.472    19.447    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[6]
    SLICE_X26Y110        LUT6 (Prop_lut6_I1_O)        0.306    19.753 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[14]_i_3/O
                         net (fo=1, routed)           0.936    20.689    processor/stage_IFID/operation_result_reg[14]
    SLICE_X24Y108        LUT4 (Prop_lut4_I3_O)        0.152    20.841 r  processor/stage_IFID/operation_result[14]_i_1/O
                         net (fo=1, routed)           0.582    21.423    processor/stage_EX/operation_result_reg[15]_0[14]
    SLICE_X24Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.610    88.305    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y109        FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.186    88.491    
                         clock uncertainty           -0.035    88.455    
    SLICE_X24Y109        FDRE (Setup_fdre_C_D)       -0.311    88.144    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         88.144    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 66.721    

Slack (MET) :             67.054ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.025ns  (logic 5.864ns (36.592%)  route 10.161ns (63.407%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 88.304 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.646    11.134    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X18Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.258 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.229    12.487    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_width_loop[0].storage_srl
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.124    12.611 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[8]_i_2/O
                         net (fo=27, routed)          2.110    14.721    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_7_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.845 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_12/O
                         net (fo=16, routed)          0.844    15.689    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[8]
    SLICE_X26Y108        LUT4 (Prop_lut4_I2_O)        0.150    15.839 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_2__0/O
                         net (fo=1, routed)           0.576    16.415    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_2__0_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.021 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.021    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.334 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, routed)           0.816    18.150    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.306    18.456 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2/O
                         net (fo=1, routed)           0.517    18.974    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2_n_0
    SLICE_X28Y111        LUT3 (Prop_lut3_I2_O)        0.124    19.098 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    19.098    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.345 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, routed)           0.447    19.792    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[7]
    SLICE_X25Y111        LUT6 (Prop_lut6_I1_O)        0.299    20.091 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[15]_i_3/O
                         net (fo=1, routed)           0.433    20.524    processor/stage_IFID/operation_result_reg[15]
    SLICE_X25Y111        LUT4 (Prop_lut4_I3_O)        0.150    20.674 r  processor/stage_IFID/operation_result[15]_i_1/O
                         net (fo=1, routed)           0.477    21.151    processor/stage_EX/operation_result_reg[15]_0[15]
    SLICE_X27Y111        FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.609    88.304    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X27Y111        FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.186    88.490    
                         clock uncertainty           -0.035    88.454    
    SLICE_X27Y111        FDRE (Setup_fdre_C_D)       -0.249    88.205    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -21.151    
  -------------------------------------------------------------------
                         slack                                 67.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UART/receiver/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.645     1.549    UART/receiver/clk_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  UART/receiver/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  UART/receiver/data7_flop/Q
                         net (fo=3, routed)           0.127     1.817    UART/receiver/data[7]
    SLICE_X14Y108        SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.919     2.069    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y108        SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.745    UART/receiver/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.871%)  route 0.204ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=96, routed)          0.204     1.893    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/CLK
                         clock pessimism             -0.502     1.564    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.818    processor/reg_file/reg_file_reg_r3_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.871%)  route 0.204ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=96, routed)          0.204     1.893    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/CLK
                         clock pessimism             -0.502     1.564    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.818    processor/reg_file/reg_file_reg_r3_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.871%)  route 0.204ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=96, routed)          0.204     1.893    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/CLK
                         clock pessimism             -0.502     1.564    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.818    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.871%)  route 0.204ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=96, routed)          0.204     1.893    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X30Y101        RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/CLK
                         clock pessimism             -0.502     1.564    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.818    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.643     1.547    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X29Y103        FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.056     1.744    processor/stage_EX/branch_conds_EX_reg[2]_i_4[9]
    SLICE_X29Y103        FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X29Y103        FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism             -0.519     1.547    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.075     1.622    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 processor/stage_EX/pred_nxt_prog_ctr_EX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/programcounter/prog_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.358%)  route 0.190ns (47.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.643     1.547    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.711 r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[8]/Q
                         net (fo=1, routed)           0.190     1.901    processor/programcounter/prog_ctr_reg_rep_7[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.946 r  processor/programcounter/prog_ctr[8]_i_1/O
                         net (fo=2, routed)           0.000     1.946    processor/programcounter/prog_ctr[8]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.830     1.980    processor/programcounter/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.092     1.822    processor/programcounter/prog_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART/receiver/data4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[4].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.645     1.549    UART/receiver/clk_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  UART/receiver/data4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  UART/receiver/data4_flop/Q
                         net (fo=5, routed)           0.123     1.813    UART/receiver/data[4]
    SLICE_X14Y108        SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.919     2.069    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y108        SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
                         clock pessimism             -0.506     1.562    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.679    UART/receiver/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.658%)  route 0.319ns (69.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=96, routed)          0.319     2.008    processor/reg_file/reg_file_reg_r2_0_7_0_5/ADDRD0
    SLICE_X30Y103        RAMD32                                       r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    processor/reg_file/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y103        RAMD32                                       r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.563    
    SLICE_X30Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.658%)  route 0.319ns (69.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.644     1.548    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=96, routed)          0.319     2.008    processor/reg_file/reg_file_reg_r2_0_7_0_5/ADDRD0
    SLICE_X30Y103        RAMD32                                       r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    processor/reg_file/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y103        RAMD32                                       r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.563    
    SLICE_X30Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y15   processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y22   processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16   processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y17   processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y20   processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18   processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y14   processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y17   processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y16   processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y23   processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y105  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 4.223ns (39.914%)  route 6.357ns (60.086%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.419     5.517 f  processor/stage_EX/EX_reg_reg[3]/Q
                         net (fo=30, routed)          2.648     8.164    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/EX_reg[3]
    SLICE_X18Y109        LUT6 (Prop_lut6_I2_O)        0.299     8.463 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/pio_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          3.709    12.173    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.678 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.678    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 4.030ns (51.058%)  route 3.863ns (48.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=7, routed)           3.863     9.478    pio_OBUF[3]
    A16                  OBUF (Prop_obuf_I_O)         3.512    12.990 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.990    pio[3]
    A16                                                               r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 3.981ns (51.887%)  route 3.691ns (48.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.738     5.282    UART/transmitter/clk_IBUF_BUFG
    SLICE_X13Y109        FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     5.738 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.691     9.429    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.954 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.954    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 3.959ns (50.701%)  route 3.850ns (49.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  processor/programcounter/prog_ctr_reg[6]/Q
                         net (fo=7, routed)           3.850     9.403    pio_OBUF[7]
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.906 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.906    pio[7]
    A15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 3.976ns (51.060%)  route 3.811ns (48.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  processor/programcounter/prog_ctr_reg[8]/Q
                         net (fo=4, routed)           3.811     9.364    pio_OBUF[9]
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.884 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.884    pio[9]
    A14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.023ns (51.956%)  route 3.720ns (48.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y96         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=5, routed)           3.720     9.335    pio_OBUF[5]
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.840 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.840    pio[5]
    C15                                                               r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 3.981ns (52.808%)  route 3.557ns (47.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  processor/programcounter/prog_ctr_reg[7]/Q
                         net (fo=5, routed)           3.557     9.111    pio_OBUF[8]
    B15                  OBUF (Prop_obuf_I_O)         3.525    12.636 r  pio_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.636    pio[8]
    B15                                                               r  pio[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 4.158ns (56.915%)  route 3.148ns (43.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     5.576 r  processor/programcounter/prog_ctr_reg[1]/Q
                         net (fo=9, routed)           3.148     8.723    pio_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         3.680    12.404 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.404    pio[2]
    L3                                                                r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.021ns (57.504%)  route 2.972ns (42.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  processor/programcounter/prog_ctr_reg[9]/Q
                         net (fo=3, routed)           2.972     8.587    pio_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.091 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.091    pio[10]
    J3                                                                r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.159ns (59.714%)  route 2.806ns (40.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.554     5.098    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     5.576 r  processor/programcounter/prog_ctr_reg[3]/Q
                         net (fo=5, routed)           2.806     8.382    pio_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.681    12.063 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.063    pio[4]
    K3                                                                r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.347ns (63.009%)  route 0.791ns (36.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.465    processor/programcounter/clk_IBUF_BUFG
    SLICE_X43Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  processor/programcounter/prog_ctr_reg[5]/Q
                         net (fo=4, routed)           0.791     2.396    pio_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.602 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.602    pio[6]
    H1                                                                r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.357ns (64.578%)  route 0.745ns (35.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.645     1.549    UART/receiver/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.164     1.713 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.745     2.458    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.651 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.651    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.377ns (60.296%)  route 0.907ns (39.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.465    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  processor/programcounter/prog_ctr_reg[0]/Q
                         net (fo=11, routed)          0.907     2.536    pio_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.749 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.749    pio[1]
    M3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.412ns (60.555%)  route 0.920ns (39.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.465    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  processor/programcounter/prog_ctr_reg[3]/Q
                         net (fo=5, routed)           0.920     2.533    pio_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         1.264     3.797 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.797    pio[4]
    K3                                                                r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.369ns (58.352%)  route 0.977ns (41.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.562     1.466    processor/programcounter/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  processor/programcounter/prog_ctr_reg[9]/Q
                         net (fo=3, routed)           0.977     2.607    pio_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.811 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.811    pio[10]
    J3                                                                r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.406ns (55.870%)  route 1.111ns (44.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.465    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  processor/programcounter/prog_ctr_reg[1]/Q
                         net (fo=9, routed)           1.111     2.724    pio_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         1.258     3.982 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.982    pio[2]
    L3                                                                r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.367ns (53.363%)  route 1.194ns (46.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.562     1.466    processor/programcounter/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/programcounter/prog_ctr_reg[7]/Q
                         net (fo=5, routed)           1.194     2.801    pio_OBUF[8]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.027 r  pio_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.027    pio[8]
    B15                                                               r  pio[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.370ns (52.053%)  route 1.262ns (47.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.561     1.465    processor/programcounter/clk_IBUF_BUFG
    SLICE_X42Y96         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=5, routed)           1.262     2.891    pio_OBUF[5]
    C15                  OBUF (Prop_obuf_I_O)         1.206     4.097 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.097    pio[5]
    C15                                                               r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.367ns (53.577%)  route 1.184ns (46.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.645     1.549    UART/transmitter/clk_IBUF_BUFG
    SLICE_X13Y109        FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.184     2.874    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.100 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.100    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.362ns (50.936%)  route 1.312ns (49.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.562     1.466    processor/programcounter/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  processor/programcounter/prog_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/programcounter/prog_ctr_reg[8]/Q
                         net (fo=4, routed)           1.312     2.919    pio_OBUF[9]
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.139 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.139    pio[9]
    A14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           247 Endpoints
Min Delay           247 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.463ns  (logic 2.417ns (23.100%)  route 8.046ns (76.900%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          1.982     8.701    processor/reg_file/reg_file_reg_r2_0_7_6_7/DPRA2
    SLICE_X30Y107        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.350     9.051 r  processor/reg_file/reg_file_reg_r2_0_7_6_7/DP/O
                         net (fo=1, routed)           1.084    10.135    processor/programcounter/op2_dout_IFID_reg[6]
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.328    10.463 r  processor/programcounter/op2_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000    10.463    processor/stage_IFID/op2_dout_IFID_reg[6]_2
    SLICE_X31Y107        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.608     4.973    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.983ns  (logic 2.421ns (24.250%)  route 7.562ns (75.750%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.690     6.569    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.721 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.768     8.489    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRA1
    SLICE_X30Y110        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.843 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.812     9.655    processor/programcounter/rd_data21[12]
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.328     9.983 r  processor/programcounter/op2_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     9.983    processor/stage_IFID/op2_dout_IFID_reg[12]_2
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.608     4.973    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 2.431ns (24.477%)  route 7.501ns (75.523%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.690     6.569    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.721 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.565     8.286    processor/reg_file/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.361     8.647 r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.954     9.601    processor/programcounter/p_1_in[4]
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.331     9.932 r  processor/programcounter/op2_dout_IFID[4]_i_1/O
                         net (fo=1, routed)           0.000     9.932    processor/stage_IFID/op2_dout_IFID_reg[4]_1
    SLICE_X31Y104        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.609     4.974    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y104        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.909ns  (logic 2.313ns (23.342%)  route 7.596ns (76.658%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          0.465     7.184    processor/programcounter/ADDRA[2]
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.326     7.510 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.473     7.983    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.107 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.678     9.785    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X32Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.909 r  processor/programcounter/op2_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     9.909    processor/stage_IFID/op2_dout_IFID_reg[10]_2
    SLICE_X32Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.607     4.972    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X32Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.850ns  (logic 2.313ns (23.482%)  route 7.537ns (76.518%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          0.465     7.184    processor/programcounter/ADDRA[2]
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.326     7.510 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.473     7.983    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.107 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.619     9.726    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X31Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.850 r  processor/programcounter/op2_dout_IFID[9]_i_1/O
                         net (fo=1, routed)           0.000     9.850    processor/stage_IFID/op2_dout_IFID_reg[9]_0
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.608     4.973    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.848ns  (logic 2.313ns (23.486%)  route 7.535ns (76.514%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          0.465     7.184    processor/programcounter/ADDRA[2]
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.326     7.510 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.473     7.983    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.107 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.617     9.724    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X31Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.848 r  processor/programcounter/op2_dout_IFID[11]_i_1/O
                         net (fo=1, routed)           0.000     9.848    processor/stage_IFID/op2_dout_IFID_reg[11]_3
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.608     4.973    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.848ns  (logic 2.313ns (23.486%)  route 7.535ns (76.514%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          0.465     7.184    processor/programcounter/ADDRA[2]
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.326     7.510 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.473     7.983    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124     8.107 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.617     9.724    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X31Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.848 r  processor/programcounter/op2_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     9.848    processor/stage_IFID/op2_dout_IFID_reg[14]_0
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.608     4.973    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 2.195ns (22.503%)  route 7.559ns (77.497%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.690     6.569    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.721 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.760     8.481    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRB1
    SLICE_X30Y110        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.332     8.813 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.817     9.630    processor/programcounter/rd_data21[15]
    SLICE_X31Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.754 r  processor/programcounter/op2_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000     9.754    processor/stage_IFID/op2_dout_IFID_reg[15]_1
    SLICE_X31Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.607     4.972    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.744ns  (logic 2.195ns (22.527%)  route 7.549ns (77.473%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.690     6.569    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.721 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.768     8.489    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRA1
    SLICE_X30Y110        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.332     8.821 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.798     9.620    processor/programcounter/rd_data21[13]
    SLICE_X31Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.744 r  processor/programcounter/op2_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000     9.744    processor/stage_IFID/op2_dout_IFID_reg[13]_0
    SLICE_X31Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.607     4.972    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.744ns  (logic 2.439ns (25.032%)  route 7.305ns (74.968%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         4.292     5.755    processor/programcounter/btn_IBUF[0]
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.879 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.688     6.567    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.152     6.719 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=28, routed)          1.669     8.388    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRB2
    SLICE_X30Y108        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     8.740 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.655     9.396    processor/programcounter/rd_data21[8]
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.348     9.744 r  processor/programcounter/op2_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     9.744    processor/stage_IFID/op2_dout_IFID_reg[8]_0
    SLICE_X32Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.607     4.972    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X32Y109        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.231ns (24.331%)  route 0.718ns (75.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.718     0.949    UART/transmitter/btn_IBUF[0]
    SLICE_X16Y110        FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    UART/transmitter/clk_IBUF_BUFG
    SLICE_X16Y110        FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.231ns (24.331%)  route 0.718ns (75.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.718     0.949    UART/transmitter/btn_IBUF[0]
    SLICE_X16Y110        FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.917     2.067    UART/transmitter/clk_IBUF_BUFG
    SLICE_X16Y110        FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.231ns (23.932%)  route 0.734ns (76.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.734     0.965    UART/btn_IBUF[0]
    SLICE_X14Y112        FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.601%)  route 0.748ns (76.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.748     0.979    UART/receiver/btn_IBUF[0]
    SLICE_X14Y109        FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.919     2.069    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y109        FDRE                                         r  UART/receiver/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.601%)  route 0.748ns (76.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.748     0.979    UART/receiver/btn_IBUF[0]
    SLICE_X14Y109        FDRE                                         r  UART/receiver/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.919     2.069    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y109        FDRE                                         r  UART/receiver/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.851%)  route 0.752ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.611     0.842    UART/btn_IBUF[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.140     1.028    UART/baud_count[9]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.851%)  route 0.752ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.611     0.842    UART/btn_IBUF[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.140     1.028    UART/baud_count[9]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  UART/baud_count_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.851%)  route 0.752ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.611     0.842    UART/btn_IBUF[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.140     1.028    UART/baud_count[9]_i_1_n_0
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.851%)  route 0.752ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.611     0.842    UART/btn_IBUF[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.140     1.028    UART/baud_count[9]_i_1_n_0
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.851%)  route 0.752ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=110, routed)         0.611     0.842    UART/btn_IBUF[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.140     1.028    UART/baud_count[9]_i_1_n_0
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.916     2.066    UART/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  UART/baud_count_reg[9]/C





