Date Tue Dec GMT Server NCSA Content type text html Chinook Specification Chinook Version Roe June Click here for the block diagram Toolsvpvp the Verilog parser takes Verilog file and splits into two parts The structural description extracted and passed the port allocator The behavioral description which contains concurrent time driven and event driven code translated into and output compiler apap the port allocator The structural output env and bun files specifies which microcontroller use and the devices that need connected reads the definition the devices from the device library and the controller library the diagram they are shown dev and proc files but actually use lib for both After port allocation generates two things device driver routines the file schematic file the sch file have post processing tools convert the schematic file other formats dddd the pre allocation device driver synthesizer optional phase which converts timing diagram file TimingDesigner format into SEQ that normally expect the device library The input the Chinook synthesis system consists the following user specification the system Verilog device library controller library 