#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8cd8654680 .scope module, "MUX4" "MUX4" 2 253;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x10bdac008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8cd8658490_0 .net "indata0", 15 0, o0x10bdac008;  0 drivers
o0x10bdac038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8cd8669d10_0 .net "indata1", 15 0, o0x10bdac038;  0 drivers
o0x10bdac068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8cd8669db0_0 .net "indata2", 15 0, o0x10bdac068;  0 drivers
o0x10bdac098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8cd8669e60_0 .net "indata3", 15 0, o0x10bdac098;  0 drivers
v0x7f8cd8669f10_0 .var "result", 15 0;
o0x10bdac0f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8cd866a000_0 .net "select", 1 0, o0x10bdac0f8;  0 drivers
E_0x7f8cd8657530/0 .event edge, v0x7f8cd866a000_0, v0x7f8cd8669e60_0, v0x7f8cd8669db0_0, v0x7f8cd8669d10_0;
E_0x7f8cd8657530/1 .event edge, v0x7f8cd8658490_0;
E_0x7f8cd8657530 .event/or E_0x7f8cd8657530/0, E_0x7f8cd8657530/1;
S_0x7f8cd8647130 .scope module, "SignExt" "SignExt" 2 278;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 7 "value"
v0x7f8cd866a140_0 .net *"_s1", 0 0, L_0x7f8cd8673260;  1 drivers
v0x7f8cd866a1e0_0 .net *"_s2", 8 0, L_0x7f8cd8673320;  1 drivers
v0x7f8cd866a280_0 .net "result", 15 0, L_0x7f8cd86735f0;  1 drivers
o0x10bdac2d8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7f8cd866a320_0 .net "value", 6 0, o0x10bdac2d8;  0 drivers
L_0x7f8cd8673260 .part o0x10bdac2d8, 6, 1;
LS_0x7f8cd8673320_0_0 .concat [ 1 1 1 1], L_0x7f8cd8673260, L_0x7f8cd8673260, L_0x7f8cd8673260, L_0x7f8cd8673260;
LS_0x7f8cd8673320_0_4 .concat [ 1 1 1 1], L_0x7f8cd8673260, L_0x7f8cd8673260, L_0x7f8cd8673260, L_0x7f8cd8673260;
LS_0x7f8cd8673320_0_8 .concat [ 1 0 0 0], L_0x7f8cd8673260;
L_0x7f8cd8673320 .concat [ 4 4 1 0], LS_0x7f8cd8673320_0_0, LS_0x7f8cd8673320_0_4, LS_0x7f8cd8673320_0_8;
L_0x7f8cd86735f0 .concat [ 7 9 0 0], o0x10bdac2d8, L_0x7f8cd8673320;
S_0x7f8cd8646d30 .scope module, "testbenchLEGLiteP0" "testbenchLEGLiteP0" 3 3;
 .timescale 0 0;
v0x7f8cd8672800_0 .net "PCControl", 1 0, v0x7f8cd8671200_0;  1 drivers
v0x7f8cd86728d0_0 .net "alu_out", 15 0, L_0x7f8cd8675040;  1 drivers
v0x7f8cd8672960_0 .var "clock", 0 0;
v0x7f8cd8672a70_0 .net "draddr", 15 0, v0x7f8cd866f230_0;  1 drivers
v0x7f8cd8672b00_0 .net "drdata", 15 0, v0x7f8cd866b100_0;  1 drivers
v0x7f8cd8672c10_0 .net "dread", 0 0, v0x7f8cd8671f80_0;  1 drivers
v0x7f8cd8672ca0_0 .net "dwdata", 15 0, v0x7f8cd8672010_0;  1 drivers
v0x7f8cd8672d30_0 .net "dwrite", 0 0, v0x7f8cd86720c0_0;  1 drivers
v0x7f8cd8672e00_0 .net "iaddr", 15 0, L_0x7f8cd8673d90;  1 drivers
v0x7f8cd8672f10_0 .net "idata", 15 0, v0x7f8cd866b830_0;  1 drivers
v0x7f8cd8672fe0_0 .net "io_display", 6 0, v0x7f8cd866acb0_0;  1 drivers
v0x7f8cd8673070_0 .var "io_sw0", 0 0;
v0x7f8cd8673100_0 .var "io_sw1", 0 0;
v0x7f8cd8673190_0 .var "reset", 0 0;
S_0x7f8cd866a400 .scope module, "DMemoryIO_Circ" "DMemory_IO" 3 44, 2 43 0, S_0x7f8cd8646d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7f8cd8675670 .functor BUFZ 16, L_0x7f8cd8675350, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8cd866a790_0 .net *"_s0", 15 0, L_0x7f8cd8675350;  1 drivers
L_0x10bdde1b8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8cd866a850_0 .net/2u *"_s10", 13 0, L_0x10bdde1b8;  1 drivers
v0x7f8cd866a900_0 .net *"_s3", 6 0, L_0x7f8cd8675410;  1 drivers
v0x7f8cd866a9c0_0 .net *"_s4", 8 0, L_0x7f8cd8675530;  1 drivers
L_0x10bdde170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8cd866aa70_0 .net *"_s7", 1 0, L_0x10bdde170;  1 drivers
v0x7f8cd866ab60_0 .net "addr", 15 0, v0x7f8cd866f230_0;  alias, 1 drivers
v0x7f8cd866ac10_0 .net "clock", 0 0, v0x7f8cd8672960_0;  1 drivers
v0x7f8cd866acb0_0 .var "io_display", 6 0;
v0x7f8cd866ad60_0 .net "io_rdata", 15 0, L_0x7f8cd8675720;  1 drivers
v0x7f8cd866ae70_0 .net "io_sw0", 0 0, v0x7f8cd8673070_0;  1 drivers
v0x7f8cd866af10_0 .net "io_sw1", 0 0, v0x7f8cd8673100_0;  1 drivers
v0x7f8cd866afb0_0 .net "mem_rdata", 15 0, L_0x7f8cd8675670;  1 drivers
v0x7f8cd866b060 .array "memcell", 127 0, 15 0;
v0x7f8cd866b100_0 .var "rdata", 15 0;
v0x7f8cd866b1b0_0 .net "read", 0 0, v0x7f8cd8671f80_0;  alias, 1 drivers
v0x7f8cd866b250_0 .net "wdata", 15 0, v0x7f8cd8672010_0;  alias, 1 drivers
v0x7f8cd866b300_0 .net "write", 0 0, v0x7f8cd86720c0_0;  alias, 1 drivers
E_0x7f8cd866a6f0 .event posedge, v0x7f8cd866ac10_0;
E_0x7f8cd866a740 .event edge, v0x7f8cd866b1b0_0, v0x7f8cd866ad60_0, v0x7f8cd866afb0_0, v0x7f8cd866ab60_0;
L_0x7f8cd8675350 .array/port v0x7f8cd866b060, L_0x7f8cd8675530;
L_0x7f8cd8675410 .part v0x7f8cd866f230_0, 1, 7;
L_0x7f8cd8675530 .concat [ 7 2 0 0], L_0x7f8cd8675410, L_0x10bdde170;
L_0x7f8cd8675720 .concat [ 1 1 14 0], v0x7f8cd8673070_0, v0x7f8cd8673100_0, L_0x10bdde1b8;
S_0x7f8cd866b540 .scope module, "IM_Circuit" "IM" 3 42, 4 15 0, S_0x7f8cd8646d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7f8cd866b6c0_0 .net *"_s2", 2 0, L_0x7f8cd8675210;  1 drivers
v0x7f8cd866b780_0 .net "iaddr", 15 0, L_0x7f8cd8673d90;  alias, 1 drivers
v0x7f8cd866b830_0 .var "idata", 15 0;
E_0x7f8cd866ae30 .event edge, L_0x7f8cd8675210;
L_0x7f8cd8675210 .part L_0x7f8cd8673d90, 1, 3;
S_0x7f8cd866b920 .scope module, "cpu" "LEGLiteP0" 3 28, 5 1 0, S_0x7f8cd8646d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "imemaddr"
    .port_info 1 /OUTPUT 16 "dmemaddr"
    .port_info 2 /OUTPUT 16 "dmemwdata"
    .port_info 3 /OUTPUT 1 "dmemwrite"
    .port_info 4 /OUTPUT 1 "dmemread"
    .port_info 5 /OUTPUT 16 "aluresult"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "imemrdata"
    .port_info 8 /INPUT 16 "dmemrdata"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /OUTPUT 2 "PCControl"
L_0x7f8cd8675040 .functor BUFZ 16, v0x7f8cd866c6e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8cd8675130 .functor AND 1, v0x7f8cd866f390_0, v0x7f8cd866f2c0_0, C4<1>, C4<1>;
v0x7f8cd866f030_0 .net "ALUSrc", 0 0, v0x7f8cd866d430_0;  1 drivers
v0x7f8cd866f0f0_0 .net "ALU_Select", 2 0, v0x7f8cd866d390_0;  1 drivers
v0x7f8cd866f180_0 .net "Branch", 0 0, v0x7f8cd866d4e0_0;  1 drivers
v0x7f8cd866f230_0 .var "EXMEMALUOut", 15 0;
v0x7f8cd866f2c0_0 .var "EXMEMALUZero", 0 0;
v0x7f8cd866f390_0 .var "EXMEMBranch", 0 0;
v0x7f8cd866f430_0 .var "EXMEMMemRead", 0 0;
v0x7f8cd866f4d0_0 .var "EXMEMMemWrite", 0 0;
v0x7f8cd866f570_0 .var "EXMEMMemtoReg", 0 0;
v0x7f8cd866f680_0 .var "EXMEMRegRead2", 15 0;
v0x7f8cd866f720_0 .var "EXMEMRegWrite", 0 0;
v0x7f8cd866f7c0_0 .var "EXMEMbranchaddr", 15 0;
v0x7f8cd866f870_0 .var "EXMEMwaddr", 2 0;
v0x7f8cd866f920_0 .var "IDEXALUSrc", 0 0;
v0x7f8cd866f9d0_0 .var "IDEXALU_Select", 2 0;
v0x7f8cd866fa60_0 .var "IDEXBranch", 0 0;
v0x7f8cd866faf0_0 .var "IDEXConst", 6 0;
v0x7f8cd866fc80_0 .var "IDEXInstr", 15 0;
v0x7f8cd866fd30_0 .var "IDEXMemRead", 0 0;
v0x7f8cd866fdd0_0 .var "IDEXMemWrite", 0 0;
v0x7f8cd866fe70_0 .var "IDEXMemtoReg", 0 0;
v0x7f8cd866ff10_0 .var "IDEXOpcode", 3 0;
v0x7f8cd866ffc0_0 .var "IDEXPCPlus2", 15 0;
v0x7f8cd8670070_0 .var "IDEXRegRead1", 15 0;
v0x7f8cd8670130_0 .var "IDEXRegRead2", 15 0;
v0x7f8cd86701c0_0 .var "IDEXRegWrite", 0 0;
v0x7f8cd8670250_0 .var "IDEXRegfield1", 2 0;
v0x7f8cd86702e0_0 .var "IDEXRegfield2", 2 0;
v0x7f8cd8670370_0 .var "IDEXSignExtend", 15 0;
v0x7f8cd8670420_0 .var "IDEXwaddr", 2 0;
v0x7f8cd86704b0_0 .net "IDSignExt", 15 0, L_0x7f8cd8674810;  1 drivers
v0x7f8cd8670560_0 .net "IFIDConst", 6 0, L_0x7f8cd86742b0;  1 drivers
v0x7f8cd8670610_0 .var "IFIDInstr", 15 0;
v0x7f8cd866fba0_0 .net "IFIDOpcode", 2 0, L_0x7f8cd8673e60;  1 drivers
v0x7f8cd86708a0_0 .var "IFIDPCPlus2", 15 0;
v0x7f8cd8670930_0 .net "IFIDRegfield1", 2 0, L_0x7f8cd8673f40;  1 drivers
v0x7f8cd86709e0_0 .net "IFIDRegfield2", 2 0, L_0x7f8cd86740a0;  1 drivers
v0x7f8cd8670a90_0 .net "IFIDRegfield3", 2 0, L_0x7f8cd8674180;  1 drivers
v0x7f8cd8670b40_0 .net "IFIDwaddr", 2 0, L_0x7f8cd8674350;  1 drivers
v0x7f8cd8670be0_0 .var "MEMWBALUOut", 15 0;
v0x7f8cd8670ca0_0 .var "MEMWBMemtoReg", 0 0;
v0x7f8cd8670d50_0 .var "MEMWBRegWrite", 0 0;
v0x7f8cd8670e00_0 .var "MEMWBdmemrdata", 15 0;
v0x7f8cd8670eb0_0 .var "MEMWBwaddr", 2 0;
v0x7f8cd8670f60_0 .net "MemRead", 0 0, v0x7f8cd866d640_0;  1 drivers
v0x7f8cd8671010_0 .net "MemWrite", 0 0, v0x7f8cd866d770_0;  1 drivers
v0x7f8cd86710c0_0 .net "MemtoReg", 0 0, v0x7f8cd866d6d0_0;  1 drivers
v0x7f8cd8671170_0 .var "PC", 31 0;
v0x7f8cd8671200_0 .var "PCControl", 1 0;
v0x7f8cd86712b0_0 .net "PCPlus2", 31 0, L_0x7f8cd86736c0;  1 drivers
v0x7f8cd8671340_0 .net "PCSrc", 0 0, L_0x7f8cd8675130;  1 drivers
v0x7f8cd86713d0_0 .net "PCTempSignExt", 31 0, L_0x7f8cd86739d0;  1 drivers
v0x7f8cd8671470_0 .net "RegWrite", 0 0, v0x7f8cd866d9e0_0;  1 drivers
L_0x10bdde008 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8cd8671520_0 .net/2u *"_s0", 31 0, L_0x10bdde008;  1 drivers
v0x7f8cd86715c0_0 .net *"_s25", 0 0, L_0x7f8cd8674550;  1 drivers
v0x7f8cd8671670_0 .net *"_s26", 8 0, L_0x7f8cd86745f0;  1 drivers
v0x7f8cd8671720_0 .net *"_s30", 15 0, L_0x7f8cd8674c90;  1 drivers
v0x7f8cd86717d0_0 .net *"_s32", 14 0, L_0x7f8cd8674bb0;  1 drivers
L_0x10bdde0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8cd8671880_0 .net *"_s34", 0 0, L_0x10bdde0e0;  1 drivers
v0x7f8cd8671930_0 .net *"_s36", 15 0, L_0x7f8cd8674db0;  1 drivers
L_0x10bdde128 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8cd86719e0_0 .net/2u *"_s38", 15 0, L_0x10bdde128;  1 drivers
v0x7f8cd8671a90_0 .net *"_s5", 0 0, L_0x7f8cd86737c0;  1 drivers
v0x7f8cd8671b40_0 .net *"_s6", 15 0, L_0x7f8cd8673880;  1 drivers
v0x7f8cd8671bf0_0 .net "aluout1", 15 0, v0x7f8cd866c6e0_0;  1 drivers
v0x7f8cd8671cb0_0 .net "aluresult", 15 0, L_0x7f8cd8675040;  alias, 1 drivers
v0x7f8cd86706b0_0 .net "alusrc2", 15 0, v0x7f8cd866cd80_0;  1 drivers
v0x7f8cd8670790_0 .net "aluzero", 0 0, v0x7f8cd866c850_0;  1 drivers
v0x7f8cd8671d40_0 .net "branchaddr", 15 0, L_0x7f8cd8674f40;  1 drivers
v0x7f8cd8671dd0_0 .net "clock", 0 0, v0x7f8cd8672960_0;  alias, 1 drivers
v0x7f8cd8671e60_0 .net "dmemaddr", 15 0, v0x7f8cd866f230_0;  alias, 1 drivers
v0x7f8cd8671ef0_0 .net "dmemrdata", 15 0, v0x7f8cd866b100_0;  alias, 1 drivers
v0x7f8cd8671f80_0 .var "dmemread", 0 0;
v0x7f8cd8672010_0 .var "dmemwdata", 15 0;
v0x7f8cd86720c0_0 .var "dmemwrite", 0 0;
v0x7f8cd8672170_0 .net "imemaddr", 15 0, L_0x7f8cd8673d90;  alias, 1 drivers
v0x7f8cd8672220_0 .net "imemrdata", 15 0, v0x7f8cd866b830_0;  alias, 1 drivers
v0x7f8cd86722d0_0 .net "rdata1", 15 0, v0x7f8cd866ebd0_0;  1 drivers
v0x7f8cd8672380_0 .net "rdata2", 15 0, v0x7f8cd866ec60_0;  1 drivers
v0x7f8cd8672430_0 .net "readreg2", 2 0, v0x7f8cd866dfd0_0;  1 drivers
v0x7f8cd8672500_0 .net "reg2loc", 0 0, v0x7f8cd866d940_0;  1 drivers
v0x7f8cd86725d0_0 .net "reset", 0 0, v0x7f8cd8673190_0;  1 drivers
v0x7f8cd8672660_0 .net "wdata", 15 0, v0x7f8cd866c0c0_0;  1 drivers
E_0x7f8cd866bc70 .event negedge, v0x7f8cd866ac10_0;
L_0x7f8cd86736c0 .arith/sum 32, v0x7f8cd8671170_0, L_0x10bdde008;
L_0x7f8cd86737c0 .part v0x7f8cd866f7c0_0, 15, 1;
LS_0x7f8cd8673880_0_0 .concat [ 1 1 1 1], L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0;
LS_0x7f8cd8673880_0_4 .concat [ 1 1 1 1], L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0;
LS_0x7f8cd8673880_0_8 .concat [ 1 1 1 1], L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0;
LS_0x7f8cd8673880_0_12 .concat [ 1 1 1 1], L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0, L_0x7f8cd86737c0;
L_0x7f8cd8673880 .concat [ 4 4 4 4], LS_0x7f8cd8673880_0_0, LS_0x7f8cd8673880_0_4, LS_0x7f8cd8673880_0_8, LS_0x7f8cd8673880_0_12;
L_0x7f8cd86739d0 .concat [ 16 16 0 0], v0x7f8cd866f7c0_0, L_0x7f8cd8673880;
L_0x7f8cd8673d90 .part v0x7f8cd8671170_0, 0, 16;
L_0x7f8cd8673e60 .part v0x7f8cd866b830_0, 13, 3;
L_0x7f8cd8673f40 .part v0x7f8cd866b830_0, 3, 3;
L_0x7f8cd86740a0 .part v0x7f8cd866b830_0, 10, 3;
L_0x7f8cd8674180 .part v0x7f8cd866b830_0, 0, 3;
L_0x7f8cd86742b0 .part v0x7f8cd866b830_0, 6, 7;
L_0x7f8cd8674350 .part v0x7f8cd866b830_0, 0, 3;
L_0x7f8cd8674550 .part L_0x7f8cd86742b0, 6, 1;
LS_0x7f8cd86745f0_0_0 .concat [ 1 1 1 1], L_0x7f8cd8674550, L_0x7f8cd8674550, L_0x7f8cd8674550, L_0x7f8cd8674550;
LS_0x7f8cd86745f0_0_4 .concat [ 1 1 1 1], L_0x7f8cd8674550, L_0x7f8cd8674550, L_0x7f8cd8674550, L_0x7f8cd8674550;
LS_0x7f8cd86745f0_0_8 .concat [ 1 0 0 0], L_0x7f8cd8674550;
L_0x7f8cd86745f0 .concat [ 4 4 1 0], LS_0x7f8cd86745f0_0_0, LS_0x7f8cd86745f0_0_4, LS_0x7f8cd86745f0_0_8;
L_0x7f8cd8674810 .concat [ 7 9 0 0], L_0x7f8cd86742b0, L_0x7f8cd86745f0;
L_0x7f8cd8674bb0 .part v0x7f8cd8670370_0, 0, 15;
L_0x7f8cd8674c90 .concat [ 1 15 0 0], L_0x10bdde0e0, L_0x7f8cd8674bb0;
L_0x7f8cd8674db0 .arith/sum 16, v0x7f8cd866ffc0_0, L_0x7f8cd8674c90;
L_0x7f8cd8674f40 .arith/sub 16, L_0x7f8cd8674db0, L_0x10bdde128;
S_0x7f8cd866bca0 .scope module, "WB_Mux" "MUX2" 5 295, 2 230 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8cd866bf50_0 .net "indata0", 15 0, v0x7f8cd8670be0_0;  1 drivers
v0x7f8cd866c010_0 .net "indata1", 15 0, v0x7f8cd8670e00_0;  1 drivers
v0x7f8cd866c0c0_0 .var "result", 15 0;
v0x7f8cd866c180_0 .net "select", 0 0, v0x7f8cd8670ca0_0;  1 drivers
E_0x7f8cd866bef0 .event edge, v0x7f8cd866c180_0, v0x7f8cd866c010_0, v0x7f8cd866bf50_0;
S_0x7f8cd866c280 .scope module, "alu1" "ALU" 5 244, 2 173 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7f8cd866c580_0 .net "indata0", 15 0, v0x7f8cd8670070_0;  1 drivers
v0x7f8cd866c630_0 .net "indata1", 15 0, v0x7f8cd866cd80_0;  alias, 1 drivers
v0x7f8cd866c6e0_0 .var "result", 15 0;
v0x7f8cd866c7a0_0 .net "select", 2 0, v0x7f8cd866f9d0_0;  1 drivers
v0x7f8cd866c850_0 .var "zero_result", 0 0;
E_0x7f8cd866c500 .event edge, v0x7f8cd866c6e0_0;
E_0x7f8cd866c530 .event edge, v0x7f8cd866c7a0_0, v0x7f8cd866c630_0, v0x7f8cd866c580_0;
S_0x7f8cd866c9b0 .scope module, "alumux" "MUX2" 5 237, 2 230 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8cd866cc20_0 .net "indata0", 15 0, v0x7f8cd8670130_0;  1 drivers
v0x7f8cd866ccd0_0 .net "indata1", 15 0, v0x7f8cd8670370_0;  1 drivers
v0x7f8cd866cd80_0 .var "result", 15 0;
v0x7f8cd866ce50_0 .net "select", 0 0, v0x7f8cd866f920_0;  1 drivers
E_0x7f8cd866cbd0 .event edge, v0x7f8cd866ce50_0, v0x7f8cd866ccd0_0, v0x7f8cd866cc20_0;
S_0x7f8cd866cf40 .scope module, "control1" "Control" 5 173, 6 10 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "PCControl"
    .port_info 1 /OUTPUT 1 "reg2loc"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "memread"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 3 "alu_select"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "alusrc"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /INPUT 3 "opcode"
    .port_info 10 /INPUT 1 "clock"
    .port_info 11 /INPUT 1 "reset"
v0x7f8cd866d2d0_0 .net "PCControl", 1 0, v0x7f8cd8671200_0;  alias, 1 drivers
v0x7f8cd866d390_0 .var "alu_select", 2 0;
v0x7f8cd866d430_0 .var "alusrc", 0 0;
v0x7f8cd866d4e0_0 .var "branch", 0 0;
v0x7f8cd866d570_0 .net "clock", 0 0, v0x7f8cd8672960_0;  alias, 1 drivers
v0x7f8cd866d640_0 .var "memread", 0 0;
v0x7f8cd866d6d0_0 .var "memtoreg", 0 0;
v0x7f8cd866d770_0 .var "memwrite", 0 0;
v0x7f8cd866d810_0 .net "opcode", 2 0, L_0x7f8cd8673e60;  alias, 1 drivers
v0x7f8cd866d940_0 .var "reg2loc", 0 0;
v0x7f8cd866d9e0_0 .var "regwrite", 0 0;
v0x7f8cd866da80_0 .net "reset", 0 0, v0x7f8cd8673190_0;  alias, 1 drivers
E_0x7f8cd866d280 .event edge, v0x7f8cd866d2d0_0;
S_0x7f8cd866dc40 .scope module, "regmux" "MUX2_3" 5 188, 2 206 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8cd866de60_0 .net "indata0", 2 0, L_0x7f8cd86740a0;  alias, 1 drivers
v0x7f8cd866df20_0 .net "indata1", 2 0, L_0x7f8cd8674180;  alias, 1 drivers
v0x7f8cd866dfd0_0 .var "result", 2 0;
v0x7f8cd866e090_0 .net "select", 0 0, v0x7f8cd866d940_0;  alias, 1 drivers
E_0x7f8cd866de00 .event edge, v0x7f8cd866d940_0, v0x7f8cd866df20_0, v0x7f8cd866de60_0;
S_0x7f8cd866e190 .scope module, "rfile1" "RegFile" 5 197, 2 121 0, S_0x7f8cd866b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7f8cd866e4e0_0 .net *"_s13", 15 0, L_0x7f8cd86749f0;  1 drivers
v0x7f8cd866e5a0_0 .net *"_s15", 4 0, L_0x7f8cd8674a90;  1 drivers
L_0x10bdde098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8cd866e640_0 .net *"_s18", 1 0, L_0x10bdde098;  1 drivers
v0x7f8cd866e6f0_0 .net *"_s4", 15 0, L_0x7f8cd86748b0;  1 drivers
v0x7f8cd866e7a0_0 .net *"_s6", 4 0, L_0x7f8cd8674950;  1 drivers
L_0x10bdde050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8cd866e890_0 .net *"_s9", 1 0, L_0x10bdde050;  1 drivers
v0x7f8cd866e940_0 .net "clock", 0 0, v0x7f8cd8672960_0;  alias, 1 drivers
v0x7f8cd866ea10_0 .net "raddr1", 2 0, L_0x7f8cd8673f40;  alias, 1 drivers
v0x7f8cd866eaa0_0 .net "raddr2", 2 0, v0x7f8cd866dfd0_0;  alias, 1 drivers
v0x7f8cd866ebd0_0 .var "rdata1", 15 0;
v0x7f8cd866ec60_0 .var "rdata2", 15 0;
v0x7f8cd866ecf0 .array "regcell", 7 0, 15 0;
v0x7f8cd866ed80_0 .net "waddr", 2 0, v0x7f8cd8670eb0_0;  1 drivers
v0x7f8cd866ee20_0 .net "wdata", 15 0, v0x7f8cd866c0c0_0;  alias, 1 drivers
v0x7f8cd866eee0_0 .net "write", 0 0, v0x7f8cd8670d50_0;  1 drivers
E_0x7f8cd866e450 .event edge, L_0x7f8cd86749f0, v0x7f8cd866dfd0_0;
E_0x7f8cd866e4a0 .event edge, L_0x7f8cd86748b0, v0x7f8cd866ea10_0;
L_0x7f8cd86748b0 .array/port v0x7f8cd866ecf0, L_0x7f8cd8674950;
L_0x7f8cd8674950 .concat [ 3 2 0 0], L_0x7f8cd8673f40, L_0x10bdde050;
L_0x7f8cd86749f0 .array/port v0x7f8cd866ecf0, L_0x7f8cd8674a90;
L_0x7f8cd8674a90 .concat [ 3 2 0 0], v0x7f8cd866dfd0_0, L_0x10bdde098;
    .scope S_0x7f8cd8654680;
T_0 ;
    %wait E_0x7f8cd8657530;
    %load/vec4 v0x7f8cd866a000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f8cd8658490_0;
    %store/vec4 v0x7f8cd8669f10_0, 0, 16;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f8cd8669d10_0;
    %store/vec4 v0x7f8cd8669f10_0, 0, 16;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f8cd8669db0_0;
    %store/vec4 v0x7f8cd8669f10_0, 0, 16;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f8cd8669e60_0;
    %store/vec4 v0x7f8cd8669f10_0, 0, 16;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8cd866cf40;
T_1 ;
    %wait E_0x7f8cd866d280;
    %load/vec4 v0x7f8cd866d2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7f8cd866d810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f8cd866d390_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866d770_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8cd866dc40;
T_2 ;
    %wait E_0x7f8cd866de00;
    %load/vec4 v0x7f8cd866e090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x7f8cd866de60_0;
    %store/vec4 v0x7f8cd866dfd0_0, 0, 3;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x7f8cd866df20_0;
    %store/vec4 v0x7f8cd866dfd0_0, 0, 3;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8cd866e190;
T_3 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd866eee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 145 "$display", "regcell[%d] <= [%d]", v0x7f8cd866ed80_0, v0x7f8cd866ee20_0 {0 0 0};
    %load/vec4 v0x7f8cd866ee20_0;
    %load/vec4 v0x7f8cd866ed80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8cd866ecf0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8cd866e190;
T_4 ;
    %wait E_0x7f8cd866e4a0;
    %load/vec4 v0x7f8cd866ea10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866ebd0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8cd866ea10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8cd866ecf0, 4;
    %store/vec4 v0x7f8cd866ebd0_0, 0, 16;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8cd866e190;
T_5 ;
    %wait E_0x7f8cd866e450;
    %load/vec4 v0x7f8cd866eaa0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866ec60_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8cd866eaa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8cd866ecf0, 4;
    %store/vec4 v0x7f8cd866ec60_0, 0, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8cd866c9b0;
T_6 ;
    %wait E_0x7f8cd866cbd0;
    %load/vec4 v0x7f8cd866ce50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7f8cd866cc20_0;
    %store/vec4 v0x7f8cd866cd80_0, 0, 16;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f8cd866ccd0_0;
    %store/vec4 v0x7f8cd866cd80_0, 0, 16;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8cd866c280;
T_7 ;
    %wait E_0x7f8cd866c530;
    %load/vec4 v0x7f8cd866c7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7f8cd866c580_0;
    %load/vec4 v0x7f8cd866c630_0;
    %add;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7f8cd866c580_0;
    %load/vec4 v0x7f8cd866c630_0;
    %sub;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7f8cd866c630_0;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7f8cd866c580_0;
    %load/vec4 v0x7f8cd866c630_0;
    %or;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7f8cd866c580_0;
    %load/vec4 v0x7f8cd866c630_0;
    %and;
    %store/vec4 v0x7f8cd866c6e0_0, 0, 16;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8cd866c280;
T_8 ;
    %wait E_0x7f8cd866c500;
    %load/vec4 v0x7f8cd866c6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd866c850_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd866c850_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8cd866bca0;
T_9 ;
    %wait E_0x7f8cd866bef0;
    %load/vec4 v0x7f8cd866c180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x7f8cd866bf50_0;
    %store/vec4 v0x7f8cd866c0c0_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x7f8cd866c010_0;
    %store/vec4 v0x7f8cd866c0c0_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8cd866b920;
T_10 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd86725d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8cd8671170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8cd8671200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8cd8671200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f8cd86712b0_0;
    %assign/vec4 v0x7f8cd8671170_0, 0;
    %load/vec4 v0x7f8cd8671200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x7f8cd8671200_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8cd8671200_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7f8cd8671200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x7f8cd8671200_0, 0;
    %load/vec4 v0x7f8cd8671340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7f8cd86713d0_0;
    %assign/vec4 v0x7f8cd8671170_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7f8cd8671170_0;
    %assign/vec4 v0x7f8cd8671170_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f8cd8671170_0;
    %assign/vec4 v0x7f8cd8671170_0, 0;
    %load/vec4 v0x7f8cd8671200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x7f8cd8671200_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8cd866b920;
T_11 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd8672220_0;
    %assign/vec4 v0x7f8cd8670610_0, 0;
    %load/vec4 v0x7f8cd86712b0_0;
    %pad/u 16;
    %assign/vec4 v0x7f8cd86708a0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f8cd866b920;
T_12 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd86708a0_0;
    %assign/vec4 v0x7f8cd866ffc0_0, 0;
    %load/vec4 v0x7f8cd86722d0_0;
    %assign/vec4 v0x7f8cd8670070_0, 0;
    %load/vec4 v0x7f8cd8672380_0;
    %assign/vec4 v0x7f8cd8670130_0, 0;
    %load/vec4 v0x7f8cd8670610_0;
    %assign/vec4 v0x7f8cd866fc80_0, 0;
    %load/vec4 v0x7f8cd86704b0_0;
    %assign/vec4 v0x7f8cd8670370_0, 0;
    %load/vec4 v0x7f8cd866f0f0_0;
    %assign/vec4 v0x7f8cd866f9d0_0, 0;
    %load/vec4 v0x7f8cd866f030_0;
    %assign/vec4 v0x7f8cd866f920_0, 0;
    %load/vec4 v0x7f8cd8671470_0;
    %assign/vec4 v0x7f8cd86701c0_0, 0;
    %load/vec4 v0x7f8cd866f180_0;
    %assign/vec4 v0x7f8cd866fa60_0, 0;
    %load/vec4 v0x7f8cd8671010_0;
    %assign/vec4 v0x7f8cd866fdd0_0, 0;
    %load/vec4 v0x7f8cd8670f60_0;
    %assign/vec4 v0x7f8cd866fd30_0, 0;
    %load/vec4 v0x7f8cd86710c0_0;
    %assign/vec4 v0x7f8cd866fe70_0, 0;
    %load/vec4 v0x7f8cd866fba0_0;
    %pad/u 4;
    %assign/vec4 v0x7f8cd866ff10_0, 0;
    %load/vec4 v0x7f8cd8670930_0;
    %assign/vec4 v0x7f8cd8670250_0, 0;
    %load/vec4 v0x7f8cd86709e0_0;
    %assign/vec4 v0x7f8cd86702e0_0, 0;
    %load/vec4 v0x7f8cd8670560_0;
    %assign/vec4 v0x7f8cd866faf0_0, 0;
    %load/vec4 v0x7f8cd8670b40_0;
    %assign/vec4 v0x7f8cd8670420_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f8cd866b920;
T_13 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd8671bf0_0;
    %assign/vec4 v0x7f8cd866f230_0, 0;
    %load/vec4 v0x7f8cd8670790_0;
    %assign/vec4 v0x7f8cd866f2c0_0, 0;
    %load/vec4 v0x7f8cd86701c0_0;
    %assign/vec4 v0x7f8cd866f720_0, 0;
    %load/vec4 v0x7f8cd866fa60_0;
    %assign/vec4 v0x7f8cd866f390_0, 0;
    %load/vec4 v0x7f8cd866fdd0_0;
    %assign/vec4 v0x7f8cd866f4d0_0, 0;
    %load/vec4 v0x7f8cd866fd30_0;
    %assign/vec4 v0x7f8cd866f430_0, 0;
    %load/vec4 v0x7f8cd866fe70_0;
    %assign/vec4 v0x7f8cd866f570_0, 0;
    %load/vec4 v0x7f8cd8670420_0;
    %assign/vec4 v0x7f8cd866f870_0, 0;
    %load/vec4 v0x7f8cd8671d40_0;
    %assign/vec4 v0x7f8cd866f7c0_0, 0;
    %load/vec4 v0x7f8cd8670130_0;
    %assign/vec4 v0x7f8cd866f680_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8cd866b920;
T_14 ;
    %wait E_0x7f8cd866bc70;
    %load/vec4 v0x7f8cd866f720_0;
    %assign/vec4 v0x7f8cd8670d50_0, 0;
    %load/vec4 v0x7f8cd866f570_0;
    %assign/vec4 v0x7f8cd8670ca0_0, 0;
    %load/vec4 v0x7f8cd8671ef0_0;
    %assign/vec4 v0x7f8cd8670e00_0, 0;
    %load/vec4 v0x7f8cd866f230_0;
    %assign/vec4 v0x7f8cd8670be0_0, 0;
    %load/vec4 v0x7f8cd866f870_0;
    %assign/vec4 v0x7f8cd8670eb0_0, 0;
    %load/vec4 v0x7f8cd866f430_0;
    %assign/vec4 v0x7f8cd8671f80_0, 0;
    %load/vec4 v0x7f8cd866f4d0_0;
    %assign/vec4 v0x7f8cd86720c0_0, 0;
    %load/vec4 v0x7f8cd866f680_0;
    %assign/vec4 v0x7f8cd8672010_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8cd866b540;
T_15 ;
    %wait E_0x7f8cd866ae30;
    %load/vec4 v0x7f8cd866b780_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 49402, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 7228, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 49026, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 49508, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 57298, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 48967, 0, 16;
    %store/vec4 v0x7f8cd866b830_0, 0, 16;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f8cd866a400;
T_16 ;
    %wait E_0x7f8cd866a740;
    %load/vec4 v0x7f8cd866b1b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866b100_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f8cd866ab60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f8cd866ab60_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f8cd866afb0_0;
    %store/vec4 v0x7f8cd866b100_0, 0, 16;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f8cd866ab60_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7f8cd866ad60_0;
    %store/vec4 v0x7f8cd866b100_0, 0, 16;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8cd866b100_0, 0, 16;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f8cd866a400;
T_17 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd866b300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8cd866ab60_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f8cd866b250_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8cd866acb0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f8cd866a400;
T_18 ;
    %wait E_0x7f8cd866a6f0;
    %load/vec4 v0x7f8cd866b300_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8cd866ab60_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f8cd866b250_0;
    %load/vec4 v0x7f8cd866ab60_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8cd866b060, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f8cd8646d30;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd8672960_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7f8cd8646d30;
T_20 ;
    %delay 1, 0;
    %load/vec4 v0x7f8cd8672960_0;
    %inv;
    %store/vec4 v0x7f8cd8672960_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f8cd8646d30;
T_21 ;
    %vpi_call 3 58 "$display", "Instruction[pc]=[opcode,reg,reg,reg,imm]\012" {0 0 0};
    %vpi_call 3 60 "$display", "DataMemory[addr]=[read data, write data]\012" {0 0 0};
    %vpi_call 3 69 "$display", "Signals C-R-Sw-Disp[clock,reset,switch0,display]" {0 0 0};
    %vpi_call 3 71 "$display", "* Recall data memory addr = ALU output\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd8673070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd8673100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd8673190_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8cd8673190_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd8673190_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8cd8673070_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 82 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7f8cd8646d30;
T_22 ;
    %vpi_call 3 92 "$monitor", "Instr[%d]=[%b,%b,%b,%b,%b] DataMem[%d]=[%d,%d] C-R-Sw-Dsp[%b,%b,%b,%b]", v0x7f8cd8672e00_0, &PV<v0x7f8cd8672f10_0, 13, 3>, &PV<v0x7f8cd8672f10_0, 10, 3>, &PV<v0x7f8cd8672f10_0, 7, 3>, &PV<v0x7f8cd8672f10_0, 4, 3>, &PV<v0x7f8cd8672f10_0, 0, 4>, v0x7f8cd8672a70_0, v0x7f8cd8672b00_0, v0x7f8cd8672ca0_0, v0x7f8cd8672960_0, v0x7f8cd8673190_0, v0x7f8cd8673070_0, v0x7f8cd8672fe0_0 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Parts.V";
    "testbench-LEGLiteSingle-Stage2.V";
    "IM1.V";
    "LEGLiteP0.V";
    "LEGLite-Control.V";
