\section{Write-Back Module}

\begin{figure}[h!]
    \centering
    \input{arch/figures/wbm-arch.tex}
    \caption{Schematic view of the Write-Back Module}
    \label{fig:wbm}
\end{figure}

\subsection{Interface}

\begin{content}
The write-back module implements TBC. The signals are described in table \ref{tab:wbm-interface}. 
\end{content}

\input{arch/tables/wbm-interface}

\subsection{Specification}

\subsubsection{Upstream requirements}

The table \ref{tab:wbm-upstream-requirements} outlines the upstream requirements applicable to the Write-Back Module.

\input{arch/tables/wbm-upstream-requirements}

\subsubsection{Functional requirements}

\subsection{Behavior}

\subsubsection{Instruction with output behavior}

\begin{content}
  TBC : reg port directly wired to stage ff
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/wbm-behavior-instruction-with-output.tex}
    \caption{Timing diagram of the instruction with output behavior of the write-back module}
    \label{fig:wbm-behavior-instruction-with-output}
\end{figure}

\subsubsection{Instruction without output behavior}

\begin{content}
  TBC : reg port directly wired to stage ff
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/wbm-behavior-instruction-without-output.tex}
    \caption{Timing diagram of the instruction without output behavior of the write-back module}
    \label{fig:wbm-behavior-instruction-without-output}
\end{figure}

\subsubsection{Hazard behaviors}

\begin{content}
  Hazard behaviors are described in section \ref{pipeline-stall}.
\end{content}

\newpage