$date
	Thu Sep 22 22:33:57 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clk $end
$var wire 1 " clock $end
$var reg 1 # signal $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
z"
0!
$end
#1
0#
#2
1#
#3
0#
#4
1$
1!
#8
0$
0!
#12
1$
1!
#16
0$
0!
#20
1$
1!
#24
0$
0!
#28
1$
1!
#32
0$
0!
#36
1$
1!
#40
0$
0!
#44
1$
1!
#48
0$
0!
#52
1$
1!
#56
0$
0!
#60
1$
1!
#64
0$
0!
#68
1$
1!
#72
0$
0!
#76
1$
1!
#80
0$
0!
#84
1$
1!
#88
0$
0!
#92
1$
1!
#96
0$
0!
#100
1$
1!
#104
0$
0!
#108
1$
1!
#112
0$
0!
#116
1$
1!
#120
0$
0!
#123
