{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614562817689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614562817690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 20:40:17 2021 " "Processing started: Sun Feb 28 20:40:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614562817690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562817690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562817690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614562820486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614562820486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842821 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-implementation " "Found design unit 1: monitor-implementation" {  } { { "../rom/monitor.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/monitor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842828 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "../rom/monitor.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/monitor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/m9312h47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/m9312h47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312h-implementation " "Found design unit 1: m9312h-implementation" {  } { { "../rom/m9312h47.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/m9312h47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842832 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312h " "Found entity 1: m9312h" {  } { { "../rom/m9312h47.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/m9312h47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/m9312l47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/rom/m9312l47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312l-implementation " "Found design unit 1: m9312l-implementation" {  } { { "../rom/m9312l47.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/m9312l47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842836 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312l " "Found entity 1: m9312l" {  } { { "../rom/m9312l47.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/rom/m9312l47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubrt45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubrt45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubr-implementation " "Found design unit 1: xubr-implementation" {  } { { "../vhdl/xubrt45.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubrt45.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842848 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubr " "Found entity 1: xubr" {  } { { "../vhdl/xubrt45.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubrt45.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubm-implementation " "Found design unit 1: xubm-implementation" {  } { { "../vhdl/xubm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842850 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubm " "Found entity 1: xubm" {  } { { "../vhdl/xubm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xubl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubl-implementation " "Found design unit 1: xubl-implementation" {  } { { "../vhdl/xubl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842853 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubl " "Found entity 1: xubl" {  } { { "../vhdl/xubl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/xu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xu-implementation " "Found design unit 1: xu-implementation" {  } { { "../vhdl/xu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842857 ""} { "Info" "ISGN_ENTITY_NAME" "1 xu " "Found entity 1: xu" {  } { { "../vhdl/xu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vt-implementation " "Found design unit 1: vt-implementation" {  } { { "../vhdl/vt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842861 ""} { "Info" "ISGN_ENTITY_NAME" "1 vt " "Found entity 1: vt" {  } { { "../vhdl/vt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vgacr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vgacr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacr-implementation " "Found design unit 1: vgacr-implementation" {  } { { "../vhdl/vgacr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vgacr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842864 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacr " "Found entity 1: vgacr" {  } { { "../vhdl/vgacr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vgacr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-implementation " "Found design unit 1: vga-implementation" {  } { { "../vhdl/vga.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vga.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842868 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vhdl/vga.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vga.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/unibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/unibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unibus-implementation " "Found design unit 1: unibus-implementation" {  } { { "../vhdl/unibus.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842873 ""} { "Info" "ISGN_ENTITY_NAME" "1 unibus " "Found entity 1: unibus" {  } { { "../vhdl/unibus.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rl11-implementation " "Found design unit 1: rl11-implementation" {  } { { "../vhdl/rl11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rl11.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842877 ""} { "Info" "ISGN_ENTITY_NAME" "1 rl11 " "Found entity 1: rl11" {  } { { "../vhdl/rl11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rk11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rk11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk11-implementation " "Found design unit 1: rk11-implementation" {  } { { "../vhdl/rk11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rk11.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842882 ""} { "Info" "ISGN_ENTITY_NAME" "1 rk11 " "Found entity 1: rk11" {  } { { "../vhdl/rk11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rk11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rh11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/rh11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rh11-implementation " "Found design unit 1: rh11-implementation" {  } { { "../vhdl/rh11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rh11.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842887 ""} { "Info" "ISGN_ENTITY_NAME" "1 rh11 " "Found entity 1: rh11" {  } { { "../vhdl/rh11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rh11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-implementation " "Found design unit 1: ps2-implementation" {  } { { "../vhdl/ps2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/ps2.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842890 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "../vhdl/ps2.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/ps2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/panelos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/panelos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panelos-implementation " "Found design unit 1: panelos-implementation" {  } { { "../vhdl/panelos.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/panelos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842893 ""} { "Info" "ISGN_ENTITY_NAME" "1 panelos " "Found entity 1: panelos" {  } { { "../vhdl/panelos.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/panelos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/paneldriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/paneldriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldriver-implementation " "Found design unit 1: paneldriver-implementation" {  } { { "../vhdl/paneldriver.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/paneldriver.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842896 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldriver " "Found entity 1: paneldriver" {  } { { "../vhdl/paneldriver.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/paneldriver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/paneldb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/paneldb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldb-implementation " "Found design unit 1: paneldb-implementation" {  } { { "../vhdl/paneldb.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/paneldb.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842899 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldb " "Found entity 1: paneldb" {  } { { "../vhdl/paneldb.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/paneldb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneShot-OneShot_rtl " "Found design unit 1: OneShot-OneShot_rtl" {  } { { "../vhdl/oneshot.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/oneshot.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842901 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "../vhdl/oneshot.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/oneshot.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-implementation " "Found design unit 1: mmu-implementation" {  } { { "../vhdl/mmu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842906 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../vhdl/mmu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/kw11l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/kw11l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kw11l-implementation " "Found design unit 1: kw11l-implementation" {  } { { "../vhdl/kw11l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/kw11l.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842908 ""} { "Info" "ISGN_ENTITY_NAME" "1 kw11l " "Found entity 1: kw11l" {  } { { "../vhdl/kw11l.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/kw11l.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/kl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/kl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl11-implementation " "Found design unit 1: kl11-implementation" {  } { { "../vhdl/kl11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/kl11.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842912 ""} { "Info" "ISGN_ENTITY_NAME" "1 kl11 " "Found entity 1: kl11" {  } { { "../vhdl/kl11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/kl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/gensdclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/gensdclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gensdclock-implementation " "Found design unit 1: gensdclock-implementation" {  } { { "../vhdl/gensdclk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/gensdclk.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842916 ""} { "Info" "ISGN_ENTITY_NAME" "1 gensdclock " "Found entity 1: gensdclock" {  } { { "../vhdl/gensdclk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/gensdclk.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/fpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/fpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpuregs-implementation " "Found design unit 1: fpuregs-implementation" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842919 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpuregs " "Found entity 1: fpuregs" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/dr11c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/dr11c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr11c-implementation " "Found design unit 1: dr11c-implementation" {  } { { "../vhdl/dr11c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/dr11c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842921 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr11c " "Found entity 1: dr11c" {  } { { "../vhdl/dr11c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/dr11c.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../vhdl/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842924 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../vhdl/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/csdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/csdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csdr-implementation " "Found design unit 1: csdr-implementation" {  } { { "../vhdl/csdr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/csdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842926 ""} { "Info" "ISGN_ENTITY_NAME" "1 csdr " "Found entity 1: csdr" {  } { { "../vhdl/csdr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/csdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr-implementation " "Found design unit 1: cr-implementation" {  } { { "../vhdl/cr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842930 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "../vhdl/cr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuregs-implementation " "Found design unit 1: cpuregs-implementation" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842933 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuregs " "Found entity 1: cpuregs" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-implementation " "Found design unit 1: cpu-implementation" {  } { { "../vhdl/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpu.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842944 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../vhdl/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/blockramt42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/vhdl/blockramt42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram-implementation " "Found design unit 1: blockram-implementation" {  } { { "../vhdl/blockramt42.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/blockramt42.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842952 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram " "Found entity 1: blockram" {  } { { "../vhdl/blockramt42.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/blockramt42.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/virtual_clock_a.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/virtual_clock_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 virtual_clock-vclock " "Found design unit 1: virtual_clock-vclock" {  } { { "../max7219/virtual_clock_a.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/virtual_clock_a.vhdl" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/virtual_clock.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/virtual_clock.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_clock " "Found entity 1: virtual_clock" {  } { { "../max7219/virtual_clock.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/virtual_clock.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_state_type (utils) " "Found design unit 1: machine_state_type (utils)" {  } { { "../max7219/types.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/types.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine_state_type-body " "Found design unit 2: machine_state_type-body" {  } { { "../max7219/types.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/types.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/spi_master.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/spi_master.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "../max7219/spi_master.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/spi_master.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842962 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../max7219/spi_master.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/spi_master.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/max7219_a.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/max7219_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max7219-SPI " "Found design unit 1: max7219-SPI" {  } { { "../max7219/max7219_a.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/max7219_a.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/max7219.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/max7219.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 max7219 " "Found entity 1: max7219" {  } { { "../max7219/max7219.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/max7219.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/ledmatrix_a.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/ledmatrix_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDMatrix-main " "Found design unit 1: LEDMatrix-main" {  } { { "../max7219/LEDMatrix_a.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/LEDMatrix_a.vhdl" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/ledmatrix.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-11/pdp2011/pdp2011/ep4ce15_cyclonev/max7219/ledmatrix.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 LEDMatrix " "Found entity 1: LEDMatrix" {  } { { "../max7219/LEDMatrix.vhdl" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/LEDMatrix.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842976 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562842976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562842976 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../omdazz-vga/pll.vhd " "Can't analyze file -- file ../omdazz-vga/pll.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614562842981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614562864281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifetch top.vhd(383) " "Verilog HDL or VHDL warning at top.vhd(383): object \"ifetch\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864288 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_reset top.vhd(399) " "Verilog HDL or VHDL warning at top.vhd(399): object \"t_reset\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864289 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_init top.vhd(403) " "Verilog HDL or VHDL warning at top.vhd(403): object \"t_init\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864289 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sddebug top.vhd(440) " "Verilog HDL or VHDL warning at top.vhd(440): object \"sddebug\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864290 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_load top.vhd(446) " "VHDL Signal Declaration warning at top.vhd(446): used implicit default value for signal \"cons_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 446 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864290 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_exa top.vhd(447) " "VHDL Signal Declaration warning at top.vhd(447): used implicit default value for signal \"cons_exa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 447 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864291 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_dep top.vhd(448) " "VHDL Signal Declaration warning at top.vhd(448): used implicit default value for signal \"cons_dep\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864291 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_cont top.vhd(449) " "VHDL Signal Declaration warning at top.vhd(449): used implicit default value for signal \"cons_cont\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 449 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864291 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_ena top.vhd(450) " "VHDL Signal Declaration warning at top.vhd(450): used implicit default value for signal \"cons_ena\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 450 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864291 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_start top.vhd(451) " "VHDL Signal Declaration warning at top.vhd(451): used implicit default value for signal \"cons_start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 451 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864309 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_sw top.vhd(452) " "VHDL Signal Declaration warning at top.vhd(452): used implicit default value for signal \"cons_sw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 452 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864326 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_adss_mode top.vhd(453) " "VHDL Signal Declaration warning at top.vhd(453): used implicit default value for signal \"cons_adss_mode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 453 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864340 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_adss_id top.vhd(454) " "VHDL Signal Declaration warning at top.vhd(454): used implicit default value for signal \"cons_adss_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 454 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864340 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cons_adss_cons top.vhd(455) " "VHDL Signal Declaration warning at top.vhd(455): used implicit default value for signal \"cons_adss_cons\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 455 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864352 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_consphy top.vhd(457) " "Verilog HDL or VHDL warning at top.vhd(457): object \"cons_consphy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864364 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_progphy top.vhd(458) " "Verilog HDL or VHDL warning at top.vhd(458): object \"cons_progphy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864372 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_br top.vhd(459) " "Verilog HDL or VHDL warning at top.vhd(459): object \"cons_br\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864373 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_shfr top.vhd(460) " "Verilog HDL or VHDL warning at top.vhd(460): object \"cons_shfr\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864380 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_maddr top.vhd(461) " "Verilog HDL or VHDL warning at top.vhd(461): object \"cons_maddr\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864381 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_dr top.vhd(462) " "Verilog HDL or VHDL warning at top.vhd(462): object \"cons_dr\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864381 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_parh top.vhd(463) " "Verilog HDL or VHDL warning at top.vhd(463): object \"cons_parh\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864382 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_parl top.vhd(464) " "Verilog HDL or VHDL warning at top.vhd(464): object \"cons_parl\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864382 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_adrserr top.vhd(466) " "Verilog HDL or VHDL warning at top.vhd(466): object \"cons_adrserr\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864383 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_pause top.vhd(468) " "Verilog HDL or VHDL warning at top.vhd(468): object \"cons_pause\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864383 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_master top.vhd(469) " "Verilog HDL or VHDL warning at top.vhd(469): object \"cons_master\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864383 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_kernel top.vhd(470) " "Verilog HDL or VHDL warning at top.vhd(470): object \"cons_kernel\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864390 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_super top.vhd(471) " "Verilog HDL or VHDL warning at top.vhd(471): object \"cons_super\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864390 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_user top.vhd(472) " "Verilog HDL or VHDL warning at top.vhd(472): object \"cons_user\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864391 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_id top.vhd(473) " "Verilog HDL or VHDL warning at top.vhd(473): object \"cons_id\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864391 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_map16 top.vhd(474) " "Verilog HDL or VHDL warning at top.vhd(474): object \"cons_map16\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864399 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_map18 top.vhd(475) " "Verilog HDL or VHDL warning at top.vhd(475): object \"cons_map18\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864400 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cons_map22 top.vhd(476) " "Verilog HDL or VHDL warning at top.vhd(476): object \"cons_map22\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562864403 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "my_address top.vhd(496) " "VHDL Signal Declaration warning at top.vhd(496): used implicit default value for signal \"my_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 496 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562864403 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "LED_DIGITS 18 40 top.vhd(530) " "VHDL Incomplete Partial Association warning at top.vhd(530): port or argument \"LED_DIGITS\" has 18/40 unassociated elements" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 530 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1614562864405 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDMatrix LEDMatrix:t_LEDMatrix " "Elaborating entity \"LEDMatrix\" for hierarchy \"LEDMatrix:t_LEDMatrix\"" {  } { { "top.vhd" "t_LEDMatrix" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562864782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_clock LEDMatrix:t_LEDMatrix\|virtual_clock:vclock " "Elaborating entity \"virtual_clock\" for hierarchy \"LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\"" {  } { { "../max7219/LEDMatrix_a.vhdl" "vclock" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/LEDMatrix_a.vhdl" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562864899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max7219 LEDMatrix:t_LEDMatrix\|max7219:led_matrix " "Elaborating entity \"max7219\" for hierarchy \"LEDMatrix:t_LEDMatrix\|max7219:led_matrix\"" {  } { { "../max7219/LEDMatrix_a.vhdl" "led_matrix" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/LEDMatrix_a.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562864984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master LEDMatrix:t_LEDMatrix\|max7219:led_matrix\|spi_master:spi_driver " "Elaborating entity \"spi_master\" for hierarchy \"LEDMatrix:t_LEDMatrix\|max7219:led_matrix\|spi_master:spi_driver\"" {  } { { "../max7219/max7219_a.vhdl" "spi_driver" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/max7219/max7219_a.vhdl" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:t_debounce1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:t_debounce1\"" {  } { { "top.vhd" "t_debounce1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShot OneShot:t_oneshot " "Elaborating entity \"OneShot\" for hierarchy \"OneShot:t_oneshot\"" {  } { { "top.vhd" "t_oneshot" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "top.vhd" "pll0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562865358 ""}  } { { "pll.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562865358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562865445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562865445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unibus unibus:pdp11 " "Elaborating entity \"unibus\" for hierarchy \"unibus:pdp11\"" {  } { { "top.vhd" "pdp11" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865465 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "init unibus.vhd(32) " "VHDL Signal Declaration warning at unibus.vhd(32): used implicit default value for signal \"init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/unibus.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562865484 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bg7 unibus.vhd(765) " "Verilog HDL or VHDL warning at unibus.vhd(765): object \"cpu_bg7\" assigned a value but never read" {  } { { "../vhdl/unibus.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 765 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865484 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_int_vector7 unibus.vhd(766) " "VHDL Signal Declaration warning at unibus.vhd(766): used implicit default value for signal \"cpu_int_vector7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/unibus.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 766 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562865484 "|top|unibus:pdp11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|cpu:cpu0\"" {  } { { "../vhdl/unibus.vhd" "cpu0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuregs unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0 " "Elaborating entity \"cpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0\"" {  } { { "../vhdl/cpu.vhd" "cpuregs0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpu.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0k cpuregs.vhd(61) " "Verilog HDL or VHDL warning at cpuregs.vhd(61): object \"r0k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865605 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1k cpuregs.vhd(62) " "Verilog HDL or VHDL warning at cpuregs.vhd(62): object \"r1k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865605 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2k cpuregs.vhd(63) " "Verilog HDL or VHDL warning at cpuregs.vhd(63): object \"r2k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865605 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3k cpuregs.vhd(64) " "Verilog HDL or VHDL warning at cpuregs.vhd(64): object \"r3k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865605 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4k cpuregs.vhd(65) " "Verilog HDL or VHDL warning at cpuregs.vhd(65): object \"r4k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865605 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5k cpuregs.vhd(66) " "Verilog HDL or VHDL warning at cpuregs.vhd(66): object \"r5k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865606 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6k cpuregs.vhd(67) " "Verilog HDL or VHDL warning at cpuregs.vhd(67): object \"r6k\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865606 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6s cpuregs.vhd(68) " "Verilog HDL or VHDL warning at cpuregs.vhd(68): object \"r6s\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865606 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6u cpuregs.vhd(69) " "Verilog HDL or VHDL warning at cpuregs.vhd(69): object \"r6u\" assigned a value but never read" {  } { { "../vhdl/cpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpuregs.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865606 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuregs unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0 " "Elaborating entity \"fpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0\"" {  } { { "../vhdl/cpu.vhd" "fpuregs0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/cpu.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac0 fpuregs.vhd(73) " "Verilog HDL or VHDL warning at fpuregs.vhd(73): object \"ac0\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac1 fpuregs.vhd(74) " "Verilog HDL or VHDL warning at fpuregs.vhd(74): object \"ac1\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac2 fpuregs.vhd(75) " "Verilog HDL or VHDL warning at fpuregs.vhd(75): object \"ac2\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac3 fpuregs.vhd(76) " "Verilog HDL or VHDL warning at fpuregs.vhd(76): object \"ac3\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac4 fpuregs.vhd(77) " "Verilog HDL or VHDL warning at fpuregs.vhd(77): object \"ac4\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac5 fpuregs.vhd(78) " "Verilog HDL or VHDL warning at fpuregs.vhd(78): object \"ac5\" assigned a value but never read" {  } { { "../vhdl/fpuregs.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/fpuregs.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865626 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|mmu:mmu0\"" {  } { { "../vhdl/unibus.vhd" "mmu0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr unibus:pdp11\|cr:cr0 " "Elaborating entity \"cr\" for hierarchy \"unibus:pdp11\|cr:cr0\"" {  } { { "../vhdl/unibus.vhd" "cr0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312l unibus:pdp11\|m9312l:bootrom0 " "Elaborating entity \"m9312l\" for hierarchy \"unibus:pdp11\|m9312l:bootrom0\"" {  } { { "../vhdl/unibus.vhd" "bootrom0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312h unibus:pdp11\|m9312h:bootrom1 " "Elaborating entity \"m9312h\" for hierarchy \"unibus:pdp11\|m9312h:bootrom1\"" {  } { { "../vhdl/unibus.vhd" "bootrom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor unibus:pdp11\|monitor:bootrom2 " "Elaborating entity \"monitor\" for hierarchy \"unibus:pdp11\|monitor:bootrom2\"" {  } { { "../vhdl/unibus.vhd" "bootrom2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kw11l unibus:pdp11\|kw11l:kw0 " "Elaborating entity \"kw11l\" for hierarchy \"unibus:pdp11\|kw11l:kw0\"" {  } { { "../vhdl/unibus.vhd" "kw0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kl11 unibus:pdp11\|kl11:kl0 " "Elaborating entity \"kl11\" for hierarchy \"unibus:pdp11\|kl11:kl0\"" {  } { { "../vhdl/unibus.vhd" "kl0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csdr unibus:pdp11\|csdr:csdr0 " "Elaborating entity \"csdr\" for hierarchy \"unibus:pdp11\|csdr:csdr0\"" {  } { { "../vhdl/unibus.vhd" "csdr0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl11 unibus:pdp11\|rl11:rl0 " "Elaborating entity \"rl11\" for hierarchy \"unibus:pdp11\|rl11:rl0\"" {  } { { "../vhdl/unibus.vhd" "rl0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gs_vc rl11.vhd(105) " "Verilog HDL or VHDL warning at rl11.vhd(105): object \"gs_vc\" assigned a value but never read" {  } { { "../vhdl/rl11.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/rl11.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865822 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rk11 unibus:pdp11\|rk11:rk0 " "Elaborating entity \"rk11\" for hierarchy \"unibus:pdp11\|rk11:rk0\"" {  } { { "../vhdl/unibus.vhd" "rk0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rh11 unibus:pdp11\|rh11:rh0 " "Elaborating entity \"rh11\" for hierarchy \"unibus:pdp11\|rh11:rh0\"" {  } { { "../vhdl/unibus.vhd" "rh0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xu unibus:pdp11\|xu:xu0 " "Elaborating entity \"xu\" for hierarchy \"unibus:pdp11\|xu:xu0\"" {  } { { "../vhdl/unibus.vhd" "xu0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_init xu.vhd(412) " "Verilog HDL or VHDL warning at xu.vhd(412): object \"cpu_init\" assigned a value but never read" {  } { { "../vhdl/xu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562865922 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "localbusmaster_nxmabort xu.vhd(448) " "VHDL Signal Declaration warning at xu.vhd(448): used implicit default value for signal \"localbusmaster_nxmabort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/xu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562865922 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|xu:xu0\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|xu:xu0\|cpu:cpu0\"" {  } { { "../vhdl/xu.vhd" "cpu0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562865923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|xu:xu0\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|xu:xu0\|mmu:mmu0\"" {  } { { "../vhdl/xu.vhd" "mmu0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubr unibus:pdp11\|xu:xu0\|xubr:xubr0 " "Elaborating entity \"xubr\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubr:xubr0\"" {  } { { "../vhdl/xu.vhd" "xubr0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubl unibus:pdp11\|xu:xu0\|xubl:xubl0 " "Elaborating entity \"xubl\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubl:xubl0\"" {  } { { "../vhdl/xu.vhd" "xubl0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866068 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dati xubl.vhd(31) " "VHDL Signal Declaration warning at xubl.vhd(31): used implicit default value for signal \"bus_dati\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/xubl.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xubl.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562866087 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubm unibus:pdp11\|xu:xu0\|xubm:xubm0 " "Elaborating entity \"xubm\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubm:xubm0\"" {  } { { "../vhdl/xu.vhd" "xubm0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/xu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr11c unibus:pdp11\|dr11c:dr11c0 " "Elaborating entity \"dr11c\" for hierarchy \"unibus:pdp11\|dr11c:dr11c0\"" {  } { { "../vhdl/unibus.vhd" "dr11c0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/unibus.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vt vt:vt0 " "Elaborating entity \"vt\" for hierarchy \"vt:vt0\"" {  } { { "top.vhd" "vt0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmaster_nxmabort vt.vhd(400) " "Verilog HDL or VHDL warning at vt.vhd(400): object \"busmaster_nxmabort\" assigned a value but never read" {  } { { "../vhdl/vt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562866146 "|top|vt:vt0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_match vt.vhd(402) " "Verilog HDL or VHDL warning at vt.vhd(402): object \"bus_addr_match\" assigned a value but never read" {  } { { "../vhdl/vt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562866146 "|top|vt:vt0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unibus_busmaster_dati vt.vhd(413) " "Verilog HDL or VHDL warning at vt.vhd(413): object \"unibus_busmaster_dati\" assigned a value but never read" {  } { { "../vhdl/vt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614562866147 "|top|vt:vt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram vt:vt0\|blockram:blockram0 " "Elaborating entity \"blockram\" for hierarchy \"vt:vt0\|blockram:blockram0\"" {  } { { "../vhdl/vt.vhd" "blockram0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vt:vt0\|vga:vga0 " "Elaborating entity \"vga\" for hierarchy \"vt:vt0\|vga:vga0\"" {  } { { "../vhdl/vt.vhd" "vga0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacr vt:vt0\|vgacr:vgacr0 " "Elaborating entity \"vgacr\" for hierarchy \"vt:vt0\|vgacr:vgacr0\"" {  } { { "../vhdl/vt.vhd" "vgacr0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 vt:vt0\|ps2:ps20 " "Elaborating entity \"ps2\" for hierarchy \"vt:vt0\|ps2:ps20\"" {  } { { "../vhdl/vt.vhd" "ps20" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/vt.vhd" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562866293 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vt:vt0\|vga:vga0\|meme_rtl_1 " "Inferred dual-clock RAM node \"vt:vt0\|vga:vga0\|meme_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1614562875114 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vt:vt0\|vga:vga0\|memo_rtl_1 " "Inferred dual-clock RAM node \"vt:vt0\|vga:vga0\|memo_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1614562875115 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "unibus:pdp11\|kl11:kl2\|recv_silo_rtl_0 " "Inferred RAM node \"unibus:pdp11\|kl11:kl2\|recv_silo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1614562875116 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "15 " "Found 15 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb0 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb0\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "ubmb0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 166 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb1 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb1\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "ubmb1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 203 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb2 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb2\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "ubmb2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_00\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par1_00" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 278 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_01\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par1_01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 296 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_11\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par1_11" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 314 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_00\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par0_00" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 335 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_01\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par0_01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 353 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_11\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "par0_11" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 371 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_00\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr1_00" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 393 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_01\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr1_01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 411 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_11\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr1_11" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 429 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_00\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr0_00" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 450 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_01\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr0_01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 468 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_11\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/mmu.vhd" "pdr0_11" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/vhdl/mmu.vhd" 486 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1614562875118 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1614562875118 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|vga:vga0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|vga:vga0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|vga:vga0\|meme_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|vga:vga0\|meme_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|vga:vga0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|vga:vga0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|vga:vga0\|memo_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|vga:vga0\|memo_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|blockram:blockram0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|blockram:blockram0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_blockram_f5c15379.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_blockram_f5c15379.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vt:vt0\|blockram:blockram0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vt:vt0\|blockram:blockram0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_blockram_f5c15379.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_blockram_f5c15379.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|kl11:kl2\|recv_silo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|kl11:kl2\|recv_silo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|monitor:bootrom2\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|monitor:bootrom2\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_monitor_488d45bf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_monitor_488d45bf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|monitor:bootrom2\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|monitor:bootrom2\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_monitor_488d45bf.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_monitor_488d45bf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1614562910514 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1614562910514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562910668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562910668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hc1 " "Found entity 1: altsyncram_2hc1" {  } { { "db/altsyncram_2hc1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_2hc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562910733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562910733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562910782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562910782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hc1 " "Found entity 1: altsyncram_3hc1" {  } { { "db/altsyncram_3hc1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_3hc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562910839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562910839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562910876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562910877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifc1 " "Found entity 1: altsyncram_ifc1" {  } { { "db/altsyncram_ifc1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_ifc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562910935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562910935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562910970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562910970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562910970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfc1 " "Found entity 1: altsyncram_jfc1" {  } { { "db/altsyncram_jfc1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_jfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562911038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562911038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vt:vt0\|vga:vga0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"vt:vt0\|vga:vga0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562911074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vt:vt0\|vga:vga0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"vt:vt0\|vga:vga0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562911074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9n1 " "Found entity 1: altsyncram_g9n1" {  } { { "db/altsyncram_g9n1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_g9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562911155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562911155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vt:vt0\|vga:vga0\|altsyncram:meme_rtl_1 " "Elaborated megafunction instantiation \"vt:vt0\|vga:vga0\|altsyncram:meme_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562911209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vt:vt0\|vga:vga0\|altsyncram:meme_rtl_1 " "Instantiated megafunction \"vt:vt0\|vga:vga0\|altsyncram:meme_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562911209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trk1 " "Found entity 1: altsyncram_trk1" {  } { { "db/altsyncram_trk1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_trk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562911297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562911297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vt:vt0\|blockram:blockram0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"vt:vt0\|blockram:blockram0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562911373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vt:vt0\|blockram:blockram0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"vt:vt0\|blockram:blockram0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_blockram_f5c15379.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_blockram_f5c15379.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562911374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_air1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_air1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_air1 " "Found entity 1: altsyncram_air1" {  } { { "db/altsyncram_air1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_air1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562911435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562911435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vt:vt0\|blockram:blockram0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"vt:vt0\|blockram:blockram0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562911521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vt:vt0\|blockram:blockram0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"vt:vt0\|blockram:blockram0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_blockram_f5c15379.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_blockram_f5c15379.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562911521 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562911521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bir1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bir1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bir1 " "Found entity 1: altsyncram_bir1" {  } { { "db/altsyncram_bir1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_bir1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562911884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562911884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562912072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912073 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562912073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0r1 " "Found entity 1: altsyncram_v0r1" {  } { { "db/altsyncram_v0r1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_v0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562912346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562912346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|monitor:bootrom2\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|monitor:bootrom2\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562912430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|monitor:bootrom2\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|monitor:bootrom2\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_monitor_488d45bf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_monitor_488d45bf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562912430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phr1 " "Found entity 1: altsyncram_phr1" {  } { { "db/altsyncram_phr1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_phr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562912499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562912499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|monitor:bootrom2\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|monitor:bootrom2\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562912538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|monitor:bootrom2\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|monitor:bootrom2\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_monitor_488d45bf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_monitor_488d45bf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912539 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562912539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhr1 " "Found entity 1: altsyncram_qhr1" {  } { { "db/altsyncram_qhr1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_qhr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562912598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562912598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|kl11:kl2\|altsyncram:recv_silo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|kl11:kl2\|altsyncram:recv_silo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562912638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|kl11:kl2\|altsyncram:recv_silo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|kl11:kl2\|altsyncram:recv_silo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562912638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60n1 " "Found entity 1: altsyncram_60n1" {  } { { "db/altsyncram_60n1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_60n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562912702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562912702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562912745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614562912745 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614562912745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01r1 " "Found entity 1: altsyncram_01r1" {  } { { "db/altsyncram_01r1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/altsyncram_01r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614562912814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562912814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614562913189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 757 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|dram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba_1 GND " "Pin \"dram_ba_1\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|dram_ba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts1 GND " "Pin \"rts1\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|rts1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_vgag\[1\] GND " "Pin \"o_vgag\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|o_vgag[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_vgab\[1\] GND " "Pin \"o_vgab\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|o_vgab[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614562936710 "|top|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614562936710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614562937661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3452 " "3452 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614562973335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614562977291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614562977291 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1614562979484 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/db/pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1614562979484 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614562980349 "|top|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_halt " "No output dependent on input pin \"sw_halt\"" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614562980349 "|top|sw_halt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cont " "No output dependent on input pin \"sw_cont\"" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614562980349 "|top|sw_cont"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts1 " "No output dependent on input pin \"cts1\"" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614562980349 "|top|cts1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts2 " "No output dependent on input pin \"cts2\"" {  } { { "top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-11/PDP2011/pdp2011/EP4CE15_CycloneV/a-estf-vga/top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614562980349 "|top|cts2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614562980349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16448 " "Implemented 16448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16248 " "Implemented 16248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1614562980404 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1614562980404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614562980404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5119 " "Peak virtual memory: 5119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614562980720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 20:43:00 2021 " "Processing ended: Sun Feb 28 20:43:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614562980720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614562980720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614562980720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614562980720 ""}
