--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml fpga.twx fpga.ncd -o fpga.twr fpga.pcf -ucf
fpga.ucf

Design file:              fpga.ncd
Physical constraint file: fpga.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1723900 paths analyzed, 3491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.029ns.
--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y6.DIADI12), 197260 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      16.004ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_81_rt
    SLICE_X20Y14.A4      net (fanout=1)        0.744   u_usb/ADDERTREE_INTERNAL_Madd_81
    SLICE_X20Y14.AMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.B3      net (fanout=2)        0.697   u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.COUT    Topcyb                0.448   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>9
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_123_rt
    SLICE_X18Y19.C4      net (fanout=1)        0.789   u_usb/ADDERTREE_INTERNAL_Madd_123
    SLICE_X18Y19.C       Tilo                  0.255   u_usb/_n0451<4>
                                                       u_usb/_n0451<4>1
    RAMB8_X0Y6.DIADI12   net (fanout=1)        1.888   u_usb/_n0451<4>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     16.004ns (4.584ns logic, 11.420ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.946ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_91_rt
    SLICE_X20Y14.B4      net (fanout=1)        0.984   u_usb/ADDERTREE_INTERNAL_Madd_91
    SLICE_X20Y14.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>10
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_123_rt
    SLICE_X18Y19.C4      net (fanout=1)        0.789   u_usb/ADDERTREE_INTERNAL_Madd_123
    SLICE_X18Y19.C       Tilo                  0.255   u_usb/_n0451<4>
                                                       u_usb/_n0451<4>1
    RAMB8_X0Y6.DIADI12   net (fanout=1)        1.888   u_usb/_n0451<4>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.946ns (4.528ns logic, 11.418ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.867ns (Levels of Logic = 9)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.DQ      Tad_logic             0.967   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
                                                       u_usb/ADDERTREE_INTERNAL_Madd_71_rt
    SLICE_X20Y13.D3      net (fanout=1)        0.839   u_usb/ADDERTREE_INTERNAL_Madd_71
    SLICE_X20Y13.DMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_73
                                                       u_usb/ADDERTREE_INTERNAL_Madd37
    SLICE_X20Y14.AX      net (fanout=2)        0.677   u_usb/ADDERTREE_INTERNAL_Madd37
    SLICE_X20Y14.COUT    Taxcy                 0.281   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_123_rt
    SLICE_X18Y19.C4      net (fanout=1)        0.789   u_usb/ADDERTREE_INTERNAL_Madd_123
    SLICE_X18Y19.C       Tilo                  0.255   u_usb/_n0451<4>
                                                       u_usb/_n0451<4>1
    RAMB8_X0Y6.DIADI12   net (fanout=1)        1.888   u_usb/_n0451<4>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.867ns (4.375ns logic, 11.492ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y6.DIADI13), 228982 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.889ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_81_rt
    SLICE_X20Y14.A4      net (fanout=1)        0.744   u_usb/ADDERTREE_INTERNAL_Madd_81
    SLICE_X20Y14.AMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.B3      net (fanout=2)        0.697   u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.COUT    Topcyb                0.448   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>9
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_133_rt
    SLICE_X20Y18.C4      net (fanout=1)        0.773   u_usb/ADDERTREE_INTERNAL_Madd_133
    SLICE_X20Y18.C       Tilo                  0.235   u_usb/_n0451<3>
                                                       u_usb/_n0451<3>1
    RAMB8_X0Y6.DIADI13   net (fanout=1)        1.742   u_usb/_n0451<3>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.889ns (4.631ns logic, 11.258ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.831ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_91_rt
    SLICE_X20Y14.B4      net (fanout=1)        0.984   u_usb/ADDERTREE_INTERNAL_Madd_91
    SLICE_X20Y14.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>10
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_133_rt
    SLICE_X20Y18.C4      net (fanout=1)        0.773   u_usb/ADDERTREE_INTERNAL_Madd_133
    SLICE_X20Y18.C       Tilo                  0.235   u_usb/_n0451<3>
                                                       u_usb/_n0451<3>1
    RAMB8_X0Y6.DIADI13   net (fanout=1)        1.742   u_usb/_n0451<3>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.831ns (4.575ns logic, 11.256ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.752ns (Levels of Logic = 9)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.DQ      Tad_logic             0.967   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
                                                       u_usb/ADDERTREE_INTERNAL_Madd_71_rt
    SLICE_X20Y13.D3      net (fanout=1)        0.839   u_usb/ADDERTREE_INTERNAL_Madd_71
    SLICE_X20Y13.DMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_73
                                                       u_usb/ADDERTREE_INTERNAL_Madd37
    SLICE_X20Y14.AX      net (fanout=2)        0.677   u_usb/ADDERTREE_INTERNAL_Madd37
    SLICE_X20Y14.COUT    Taxcy                 0.281   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_133_rt
    SLICE_X20Y18.C4      net (fanout=1)        0.773   u_usb/ADDERTREE_INTERNAL_Madd_133
    SLICE_X20Y18.C       Tilo                  0.235   u_usb/_n0451<3>
                                                       u_usb/_n0451<3>1
    RAMB8_X0Y6.DIADI13   net (fanout=1)        1.742   u_usb/_n0451<3>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.752ns (4.422ns logic, 11.330ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y6.DIADI15), 298668 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.591ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_81_rt
    SLICE_X20Y14.A4      net (fanout=1)        0.744   u_usb/ADDERTREE_INTERNAL_Madd_81
    SLICE_X20Y14.AMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.B3      net (fanout=2)        0.697   u_usb/ADDERTREE_INTERNAL_Madd38
    SLICE_X20Y14.COUT    Topcyb                0.448   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>9
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.DMUX    Tcind                 0.289   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
    SLICE_X20Y20.C4      net (fanout=1)        0.834   u_usb/ADDERTREE_INTERNAL_Madd_153
    SLICE_X20Y20.C       Tilo                  0.235   N80
                                                       u_usb/_n0451<1>1
    RAMB8_X0Y6.DIADI15   net (fanout=1)        1.845   u_usb/_n0451<1>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.591ns (4.169ns logic, 11.422ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_1_3 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.586ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.461 - 0.445)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_1_3 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.CQ       Tcko                  0.476   u_usb/cal_count_1_3
                                                       u_usb/cal_count_1_3
    SLICE_X27Y9.A1       net (fanout=12)       1.017   u_usb/cal_count_1_3
    SLICE_X27Y9.A        Tilo                  0.259   u_usb/cal_count[8]_GND_2_o_add_37_OUT<4>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_xor<4>11
    SLICE_X22Y1.B5       net (fanout=64)       1.591   u_usb/cal_count[8]_GND_2_o_add_37_OUT<4>
    SLICE_X22Y1.B        Tilo                  0.254   u_usb/Mram_buff114_RAMD_O
                                                       u_usb/Mram_buff114_RAMB
    SLICE_X16Y2.D2       net (fanout=2)        1.380   u_usb/N89
    SLICE_X16Y2.CMUX     Topdc                 0.402   u_usb/n0194<10>
                                                       u_usb/inst_LPM_MUX101_SW0_F
                                                       u_usb/inst_LPM_MUX101_SW0
    SLICE_X16Y2.A2       net (fanout=1)        0.725   N114
    SLICE_X16Y2.A        Tilo                  0.235   u_usb/n0194<10>
                                                       u_usb/inst_LPM_MUX101
    SLICE_X24Y11.C3      net (fanout=1)        1.482   u_usb/n0194<10>
    SLICE_X24Y11.CMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd110
    SLICE_X24Y11.DX      net (fanout=2)        1.348   u_usb/ADDERTREE_INTERNAL_Madd110
    SLICE_X24Y11.COUT    Tdxcy                 0.121   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
    SLICE_X24Y12.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>11
    SLICE_X24Y12.AQ      Tito_logic            0.684   u_usb/ADDERTREE_INTERNAL_Madd_131
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_121_rt
    SLICE_X20Y15.A4      net (fanout=1)        0.744   u_usb/ADDERTREE_INTERNAL_Madd_121
    SLICE_X20Y15.AMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd312
    SLICE_X20Y15.BX      net (fanout=2)        0.687   u_usb/ADDERTREE_INTERNAL_Madd312
    SLICE_X20Y15.DMUX    Tbxd                  0.368   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
    SLICE_X20Y20.C4      net (fanout=1)        0.834   u_usb/ADDERTREE_INTERNAL_Madd_153
    SLICE_X20Y20.C       Tilo                  0.235   N80
                                                       u_usb/_n0451<1>1
    RAMB8_X0Y6.DIADI15   net (fanout=1)        1.845   u_usb/_n0451<1>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.586ns (3.930ns logic, 11.656ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_5 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      15.533ns (Levels of Logic = 10)
  Clock Path Skew:      0.010ns (0.461 - 0.451)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_5 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y7.AQ       Tcko                  0.525   u_usb/cal_count_8_2
                                                       u_usb/cal_count_5
    SLICE_X19Y7.A2       net (fanout=16)       1.405   u_usb/cal_count<5>
    SLICE_X19Y7.A        Tilo                  0.259   u_usb/inst_LPM_MUX1012
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>11
    SLICE_X14Y5.A4       net (fanout=26)       1.292   u_usb/Madd_cal_count[8]_GND_2_o_add_37_OUT_cy<5>
    SLICE_X14Y5.A        Tilo                  0.254   u_usb/n0194<12>
                                                       u_usb/inst_LPM_MUX10141
    SLICE_X34Y4.B3       net (fanout=16)       2.253   u_usb/inst_LPM_MUX1014
    SLICE_X34Y4.B        Tilo                  0.254   N209
                                                       u_usb/inst_LPM_MUX511
    SLICE_X24Y10.B1      net (fanout=1)        1.891   u_usb/n0194<5>
    SLICE_X24Y10.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd15
    SLICE_X24Y10.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_71
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_6
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>7
    SLICE_X24Y11.BQ      Tito_logic            0.751   u_usb/ADDERTREE_INTERNAL_Madd_111
                                                       u_usb/ADDERTREE_INTERNAL_Madd1_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_91_rt
    SLICE_X20Y14.B4      net (fanout=1)        0.984   u_usb/ADDERTREE_INTERNAL_Madd_91
    SLICE_X20Y14.BMUX    Tilo                  0.298   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.C5      net (fanout=2)        0.455   u_usb/ADDERTREE_INTERNAL_Madd39
    SLICE_X20Y14.COUT    Topcyc                0.325   u_usb/ADDERTREE_INTERNAL_Madd_113
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_lut<0>10
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X20Y15.DMUX    Tcind                 0.289   u_usb/ADDERTREE_INTERNAL_Madd_133
                                                       u_usb/ADDERTREE_INTERNAL_Madd3_xor<0>_14
    SLICE_X20Y20.C4      net (fanout=1)        0.834   u_usb/ADDERTREE_INTERNAL_Madd_153
    SLICE_X20Y20.C       Tilo                  0.235   N80
                                                       u_usb/_n0451<1>1
    RAMB8_X0Y6.DIADI15   net (fanout=1)        1.845   u_usb/_n0451<1>
    RAMB8_X0Y6.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     15.533ns (4.113ns logic, 11.420ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff418_RAMA (SLICE_X10Y11.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff418_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff418_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.234   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y11.D2      net (fanout=146)      0.407   u_usb/counter<1>
    SLICE_X10Y11.CLK     Tah         (-Th)     0.295   u_usb/Mram_buff418_RAMD_O
                                                       u_usb/Mram_buff418_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-0.061ns logic, 0.407ns route)
                                                       (-17.6% logic, 117.6% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff418_RAMB (SLICE_X10Y11.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff418_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff418_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.234   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y11.D2      net (fanout=146)      0.407   u_usb/counter<1>
    SLICE_X10Y11.CLK     Tah         (-Th)     0.295   u_usb/Mram_buff418_RAMD_O
                                                       u_usb/Mram_buff418_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-0.061ns logic, 0.407ns route)
                                                       (-17.6% logic, 117.6% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff418_RAMC (SLICE_X10Y11.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff418_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff418_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.AQ      Tcko                  0.234   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y11.D2      net (fanout=146)      0.407   u_usb/counter<1>
    SLICE_X10Y11.CLK     Tah         (-Th)     0.295   u_usb/Mram_buff418_RAMD_O
                                                       u_usb/Mram_buff418_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-0.061ns logic, 0.407ns route)
                                                       (-17.6% logic, 117.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_usb/Mram_out_buff/CLKAWRCLK
  Logical resource: u_usb/Mram_out_buff/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_usb/Mram_out_buff/CLKBRDCLK
  Logical resource: u_usb/Mram_out_buff/CLKBRDCLK
  Location pin: RAMB8_X0Y6.CLKBRDCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_usb/Mram_buff/CLKAWRCLK
  Logical resource: u_usb/Mram_buff/CLKAWRCLK
  Location pin: RAMB8_X1Y5.CLKAWRCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USB_IFCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_IFCLK      |   16.029|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1723900 paths, 0 nets, and 4479 connections

Design statistics:
   Minimum period:  16.029ns{1}   (Maximum frequency:  62.387MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 17 22:50:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4595 MB



