// Seed: 1376172974
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output tri1 id_2
    , id_5,
    output tri  id_3
);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output logic id_2,
    output supply0 id_3
);
  always @(posedge 1 or posedge {id_0
  })
  begin : LABEL_0
    id_2 = id_1;
  end
  generate
    for (id_5 = 1 - id_0; &id_1; id_2 = id_1) begin : LABEL_1
      logic [1 : 1] id_6;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
