   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f3x0_hal_adc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.hal_adc_struct_init,"ax",%progbits
  16              		.align	1
  17              		.global	hal_adc_struct_init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	hal_adc_struct_init:
  25              	.LFB119:
  26              		.file 1 "../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c"
   1:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
   2:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \file    gd32f3x0_hal_adc.c
   3:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief   ADC driver
   4:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
   5:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \version 2023-08-01, V1.0.0, HAL firmware for GD32F3x0
   6:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
   7:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
   8:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*
   9:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     Copyright (c) 2023, GigaDevice Semiconductor Inc.
  10:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  11:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** are permitted provided that the following conditions are met:
  13:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  14:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****        list of conditions and the following disclaimer.
  16:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****        this list of conditions and the following disclaimer in the documentation
  18:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****        and/or other materials provided with the distribution.
  19:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****        may be used to endorse or promote products derived from this software without
  21:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****        specific prior written permission.
  22:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  23:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** OF SUCH DAMAGE.
  33:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
  34:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  35:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #include "gd32f3x0_hal.h"
  36:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  37:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* delaytime for ADC enable and disable, in milliseconds */
  38:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #define ADC_ENABLE_DELAYTIME                    ((uint32_t) 2U)
  39:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #define ADC_DISABLE_DELAYTIME                   ((uint32_t) 2U)
  40:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* delaytime for temperature sensor stabilization time, in microseconds */
  41:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #define ADC_TEMPSENSOR_DELAYTIME                ((uint32_t) 10U)
  42:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  43:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* enable ADC */
  44:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* enable the ADC */
  45:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static int32_t _adc_enable(hal_adc_dev_struct *adc_dev);
  46:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*disable the ADC */
  47:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static int32_t _adc_disable(hal_adc_dev_struct *adc_dev);
  48:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* get the ADC enable state */
  49:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static FlagStatus _adc_enable_state_get(void);
  50:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  51:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* DMA callback function */
  52:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* ADC DMA full transmission complete callback */
  53:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_full_transfer_complete(void *dma);
  54:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* ADC DMA half transmission complete callback */
  55:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_half_transfer_complete(void *dma);
  56:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* ADC DMA error callback */
  57:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_error(void *dma);
  58:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  59:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* get ADC state and error */
  60:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* set ADC state */
  61:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_state_set(hal_adc_dev_struct *adc_dev, hal_adc_state_enum adc_state);
  62:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* clear ADC state */
  63:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_state_clear(hal_adc_dev_struct *adc_dev, hal_adc_state_enum adc_state);
  64:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* set ADC error */
  65:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_error_set(hal_adc_dev_struct *adc_dev, hal_adc_error_enum adc_error);
  66:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /* clear ADC error */
  67:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_error_clear(hal_adc_dev_struct *adc_dev, hal_adc_error_enum adc_error);
  68:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  69:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
  70:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      initialize the ADC structure with the default values
  71:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  hal_struct_type: the argument could be selected from enumeration <hal_adc_struct_ty
  72:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_struct: pointer to ADC structure that contains the configuration information
  73:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
  74:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
  75:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
  76:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_struct_init(hal_adc_struct_type_enum hal_struct_type, void *p_struct)
  77:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
  27              		.loc 1 77 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 0346     		mov	r3, r0
  40 0008 3960     		str	r1, [r7]
  41 000a FB71     		strb	r3, [r7, #7]
  78:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
  79:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
  80:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == p_struct) {
  81:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [*p_struct] value is invalid");
  82:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
  83:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
  84:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  85:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     switch(hal_struct_type) {
  42              		.loc 1 85 5
  43 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  44 000e 082B     		cmp	r3, #8
  45 0010 00F2AB80 		bhi	.L14
  46 0014 01A2     		adr	r2, .L4
  47 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
  48 001a 00BF     		.p2align 2
  49              	.L4:
  50 001c 41000000 		.word	.L12+1
  51 0020 95000000 		.word	.L11+1
  52 0024 6D000000 		.word	.L10+1
  53 0028 CB000000 		.word	.L9+1
  54 002c A9000000 		.word	.L8+1
  55 0030 E5000000 		.word	.L7+1
  56 0034 F9000000 		.word	.L6+1
  57 0038 0D010000 		.word	.L5+1
  58 003c 33010000 		.word	.L3+1
  59              		.p2align 1
  60              	.L12:
  86:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_INIT_STRUCT:
  87:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC initialization structure with the default values */
  88:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->resolution                  = ADC_RESOLUTION_12B;
  61              		.loc 1 88 72
  62 0040 3B68     		ldr	r3, [r7]
  63 0042 0022     		movs	r2, #0
  64 0044 5A60     		str	r2, [r3, #4]
  89:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->data_alignment              = ADC_LSB_ALIGNMENT;
  65              		.loc 1 89 72
  66 0046 3B68     		ldr	r3, [r7]
  67 0048 0022     		movs	r2, #0
  68 004a 1A60     		str	r2, [r3]
  90:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->scan_mode                   = DISABLE;
  69              		.loc 1 90 72
  70 004c 3B68     		ldr	r3, [r7]
  71 004e 0022     		movs	r2, #0
  72 0050 1A72     		strb	r2, [r3, #8]
  91:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->hardware_oversampling       = DISABLE;
  73              		.loc 1 91 72
  74 0052 3B68     		ldr	r3, [r7]
  75 0054 0022     		movs	r2, #0
  76 0056 5A72     		strb	r2, [r3, #9]
  92:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->oversample_trigger_mode     = ADC_OVERSAMPLING_ALL_CONVE
  77              		.loc 1 92 72
  78 0058 3B68     		ldr	r3, [r7]
  79 005a 0022     		movs	r2, #0
  80 005c DA60     		str	r2, [r3, #12]
  93:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->oversampling_shift          = ADC_OVERSAMPLE_SHIFT_NONE;
  81              		.loc 1 93 72
  82 005e 3B68     		ldr	r3, [r7]
  83 0060 0022     		movs	r2, #0
  84 0062 1A82     		strh	r2, [r3, #16]	@ movhi
  94:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_init_struct *)p_struct)->oversampling_ratio          = ADC_OVERSAMPLE_RATIO_MUL2;
  85              		.loc 1 94 72
  86 0064 3B68     		ldr	r3, [r7]
  87 0066 0022     		movs	r2, #0
  88 0068 9A74     		strb	r2, [r3, #18]
  95:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
  89              		.loc 1 96 9
  90 006a 7FE0     		b	.L13
  91              	.L10:
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_ROUTINE_CONFIG_STRUCT:
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC routine channel initialization structure with the default values */
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_conversions                = 
  92              		.loc 1 100 98
  93 006c 3B68     		ldr	r3, [r7]
  94 006e 0022     		movs	r2, #0
  95 0070 1A70     		strb	r2, [r3]
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_length                     = 
  96              		.loc 1 101 98
  97 0072 3B68     		ldr	r3, [r7]
  98 0074 0022     		movs	r2, #0
  99 0076 5A60     		str	r2, [r3, #4]
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_external_trigger_select    = 
 100              		.loc 1 102 98
 101 0078 3B68     		ldr	r3, [r7]
 102 007a 4FF46022 		mov	r2, #917504
 103 007e 9A60     		str	r2, [r3, #8]
 103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->continuous_mode                             = 
 104              		.loc 1 103 98
 105 0080 3B68     		ldr	r3, [r7]
 106 0082 0022     		movs	r2, #0
 107 0084 1A73     		strb	r2, [r3, #12]
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->discontinuous_mode                          = 
 108              		.loc 1 104 98
 109 0086 3B68     		ldr	r3, [r7]
 110 0088 0022     		movs	r2, #0
 111 008a 5A73     		strb	r2, [r3, #13]
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_config_struct *)p_struct)->number_of_conversions_in_discontinuous_mode = 
 112              		.loc 1 105 98
 113 008c 3B68     		ldr	r3, [r7]
 114 008e 0022     		movs	r2, #0
 115 0090 1A61     		str	r2, [r3, #16]
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 116              		.loc 1 106 9
 117 0092 6BE0     		b	.L13
 118              	.L11:
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_ROUTINE_RANK_CONFIG_STRUCT:
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC routine channel configuration structure with the default values */
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_rank_config_struct *)p_struct)->channel          = 0U;
 119              		.loc 1 110 76
 120 0094 3B68     		ldr	r3, [r7]
 121 0096 0022     		movs	r2, #0
 122 0098 1A60     		str	r2, [r3]
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_rank_config_struct *)p_struct)->routine_sequence = ADC_ROUTINE_SEQUENCE_0
 123              		.loc 1 111 76
 124 009a 3B68     		ldr	r3, [r7]
 125 009c 0022     		movs	r2, #0
 126 009e 1A72     		strb	r2, [r3, #8]
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_routine_rank_config_struct *)p_struct)->sampling_time    = ADC_SAMPLETIME_1POINT5
 127              		.loc 1 112 76
 128 00a0 3B68     		ldr	r3, [r7]
 129 00a2 0022     		movs	r2, #0
 130 00a4 5A60     		str	r2, [r3, #4]
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 131              		.loc 1 113 9
 132 00a6 61E0     		b	.L13
 133              	.L8:
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_INSERTED_CONFIG_STRUCT:
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC inserted channel initialization structure with the default values */
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_conversions             = D
 134              		.loc 1 117 97
 135 00a8 3B68     		ldr	r3, [r7]
 136 00aa 0022     		movs	r2, #0
 137 00ac 1A70     		strb	r2, [r3]
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_length                  = 0
 138              		.loc 1 118 97
 139 00ae 3B68     		ldr	r3, [r7]
 140 00b0 0022     		movs	r2, #0
 141 00b2 5A60     		str	r2, [r3, #4]
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_external_trigger_select = A
 142              		.loc 1 119 97
 143 00b4 3B68     		ldr	r3, [r7]
 144 00b6 4FF46022 		mov	r2, #917504
 145 00ba 9A60     		str	r2, [r3, #8]
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_config_struct *)p_struct)->auto_convert                              = D
 146              		.loc 1 120 97
 147 00bc 3B68     		ldr	r3, [r7]
 148 00be 0022     		movs	r2, #0
 149 00c0 1A73     		strb	r2, [r3, #12]
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_config_struct *)p_struct)->discontinuous_mode                        = D
 150              		.loc 1 121 97
 151 00c2 3B68     		ldr	r3, [r7]
 152 00c4 0022     		movs	r2, #0
 153 00c6 5A73     		strb	r2, [r3, #13]
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 154              		.loc 1 122 9
 155 00c8 50E0     		b	.L13
 156              	.L9:
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_INSERTED_RANK_CONFIG_STRUCT:
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC inserted channel configuration structure with the default values */
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_rank_config_struct *)p_struct)->channel           = 0U;
 157              		.loc 1 126 78
 158 00ca 3B68     		ldr	r3, [r7]
 159 00cc 0022     		movs	r2, #0
 160 00ce 1A60     		str	r2, [r3]
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_rank_config_struct *)p_struct)->inserted_sequence = ADC_INSERTED_SEQUENC
 161              		.loc 1 127 78
 162 00d0 3B68     		ldr	r3, [r7]
 163 00d2 0022     		movs	r2, #0
 164 00d4 1A73     		strb	r2, [r3, #12]
 128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_rank_config_struct *)p_struct)->sampling_time     = ADC_SAMPLETIME_1POIN
 165              		.loc 1 128 78
 166 00d6 3B68     		ldr	r3, [r7]
 167 00d8 0022     		movs	r2, #0
 168 00da 5A60     		str	r2, [r3, #4]
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_inserted_rank_config_struct *)p_struct)->data_offset       = 0U;
 169              		.loc 1 129 78
 170 00dc 3B68     		ldr	r3, [r7]
 171 00de 0022     		movs	r2, #0
 172 00e0 9A60     		str	r2, [r3, #8]
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 173              		.loc 1 130 9
 174 00e2 43E0     		b	.L13
 175              	.L7:
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_IRQ_STRUCT:
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC device interrupt callback function pointer structure with the default val
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_irq_struct *)p_struct)->adc_watchdog_handle = NULL;
 176              		.loc 1 134 63
 177 00e4 3B68     		ldr	r3, [r7]
 178 00e6 0022     		movs	r2, #0
 179 00e8 9A60     		str	r2, [r3, #8]
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_irq_struct *)p_struct)->adc_eoc_handle      = NULL;
 180              		.loc 1 135 63
 181 00ea 3B68     		ldr	r3, [r7]
 182 00ec 0022     		movs	r2, #0
 183 00ee 1A60     		str	r2, [r3]
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_irq_struct *)p_struct)->adc_eoic_handle     = NULL;
 184              		.loc 1 136 63
 185 00f0 3B68     		ldr	r3, [r7]
 186 00f2 0022     		movs	r2, #0
 187 00f4 5A60     		str	r2, [r3, #4]
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 188              		.loc 1 137 9
 189 00f6 39E0     		b	.L13
 190              	.L6:
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_DMA_HANDLE_CB_STRUCT:
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC DMA callback function pointer structure with the default values */
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dma_handle_cb_struct *)p_struct)->full_transcom_handle = NULL;
 191              		.loc 1 141 74
 192 00f8 3B68     		ldr	r3, [r7]
 193 00fa 0022     		movs	r2, #0
 194 00fc 1A60     		str	r2, [r3]
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dma_handle_cb_struct *)p_struct)->half_transcom_handle = NULL;
 195              		.loc 1 142 74
 196 00fe 3B68     		ldr	r3, [r7]
 197 0100 0022     		movs	r2, #0
 198 0102 5A60     		str	r2, [r3, #4]
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dma_handle_cb_struct *)p_struct)->error_handle         = NULL;
 199              		.loc 1 143 74
 200 0104 3B68     		ldr	r3, [r7]
 201 0106 0022     		movs	r2, #0
 202 0108 9A60     		str	r2, [r3, #8]
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 203              		.loc 1 144 9
 204 010a 2FE0     		b	.L13
 205              	.L5:
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_WATCHDOG_CONFIG_STRUCT:
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC watchdog configuration structure with the default values */
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->routine_sequence_analog_watchdog  = DISABLE;
 206              		.loc 1 148 89
 207 010c 3B68     		ldr	r3, [r7]
 208 010e 0022     		movs	r2, #0
 209 0110 1A70     		strb	r2, [r3]
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->inserted_sequence_analog_watchdog = DISABLE;
 210              		.loc 1 149 89
 211 0112 3B68     		ldr	r3, [r7]
 212 0114 0022     		movs	r2, #0
 213 0116 5A70     		strb	r2, [r3, #1]
 150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_mode              = ADC_OVERS
 214              		.loc 1 150 89
 215 0118 3B68     		ldr	r3, [r7]
 216 011a 0022     		movs	r2, #0
 217 011c 5A60     		str	r2, [r3, #4]
 151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_channel_select    = ADC_CHANN
 218              		.loc 1 151 89
 219 011e 3B68     		ldr	r3, [r7]
 220 0120 0022     		movs	r2, #0
 221 0122 9A60     		str	r2, [r3, #8]
 152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_high_threshold    = 0U;
 222              		.loc 1 152 89
 223 0124 3B68     		ldr	r3, [r7]
 224 0126 0022     		movs	r2, #0
 225 0128 9A81     		strh	r2, [r3, #12]	@ movhi
 153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_low_threshold     = 0U;
 226              		.loc 1 153 89
 227 012a 3B68     		ldr	r3, [r7]
 228 012c 0022     		movs	r2, #0
 229 012e DA81     		strh	r2, [r3, #14]	@ movhi
 154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 230              		.loc 1 154 9
 231 0130 1CE0     		b	.L13
 232              	.L3:
 155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case HAL_ADC_DEV_STRUCT:
 157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* initialize ADC device information structure with the default values */
 158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_eoc_handle       = NULL;
 233              		.loc 1 158 72
 234 0132 3B68     		ldr	r3, [r7]
 235 0134 0022     		movs	r2, #0
 236 0136 1A60     		str	r2, [r3]
 159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_eoic_handle      = NULL;
 237              		.loc 1 159 72
 238 0138 3B68     		ldr	r3, [r7]
 239 013a 0022     		movs	r2, #0
 240 013c 5A60     		str	r2, [r3, #4]
 160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_watchdog_handle  = NULL;
 241              		.loc 1 160 72
 242 013e 3B68     		ldr	r3, [r7]
 243 0140 0022     		movs	r2, #0
 244 0142 9A60     		str	r2, [r3, #8]
 161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->p_dma_adc                    = NULL;
 245              		.loc 1 161 72
 246 0144 3B68     		ldr	r3, [r7]
 247 0146 0022     		movs	r2, #0
 248 0148 DA60     		str	r2, [r3, #12]
 162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_dma.full_transcom_handle = NULL;
 249              		.loc 1 162 72
 250 014a 3B68     		ldr	r3, [r7]
 251 014c 0022     		movs	r2, #0
 252 014e 1A61     		str	r2, [r3, #16]
 163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_dma.half_transcom_handle = NULL;
 253              		.loc 1 163 72
 254 0150 3B68     		ldr	r3, [r7]
 255 0152 0022     		movs	r2, #0
 256 0154 5A61     		str	r2, [r3, #20]
 164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->adc_dma.error_handle         = NULL;
 257              		.loc 1 164 72
 258 0156 3B68     		ldr	r3, [r7]
 259 0158 0022     		movs	r2, #0
 260 015a 9A61     		str	r2, [r3, #24]
 165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->error_state                  = HAL_ADC_ERROR_NONE;
 261              		.loc 1 165 72
 262 015c 3B68     		ldr	r3, [r7]
 263 015e 0022     		movs	r2, #0
 264 0160 1A77     		strb	r2, [r3, #28]
 166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ((hal_adc_dev_struct *)p_struct)->state                        = HAL_ADC_STATE_RESET;
 265              		.loc 1 166 72
 266 0162 3B68     		ldr	r3, [r7]
 267 0164 0022     		movs	r2, #0
 268 0166 DA83     		strh	r2, [r3, #30]	@ movhi
 167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 269              		.loc 1 167 9
 270 0168 00E0     		b	.L13
 271              	.L14:
 168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
 170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGW("parameter [hal_struct_type] value is undefine");
 171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 272              		.loc 1 171 9
 273 016a 00BF     		nop
 274              	.L13:
 172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 275              		.loc 1 173 1
 276 016c 00BF     		nop
 277 016e 0C37     		adds	r7, r7, #12
 278              		.cfi_def_cfa_offset 4
 279 0170 BD46     		mov	sp, r7
 280              		.cfi_def_cfa_register 13
 281              		@ sp needed
 282 0172 80BC     		pop	{r7}
 283              		.cfi_restore 7
 284              		.cfi_def_cfa_offset 0
 285 0174 7047     		bx	lr
 286              		.cfi_endproc
 287              	.LFE119:
 289 0176 00BF     		.section	.text.hal_adc_deinit,"ax",%progbits
 290              		.align	1
 291              		.global	hal_adc_deinit
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu softvfp
 297              	hal_adc_deinit:
 298              	.LFB120:
 174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      deinitialize ADC device structure and init structure
 177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_deinit(hal_adc_dev_struct *adc_dev)
 184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 299              		.loc 1 184 1
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 8
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303 0000 80B5     		push	{r7, lr}
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 7, -8
 306              		.cfi_offset 14, -4
 307 0002 82B0     		sub	sp, sp, #8
 308              		.cfi_def_cfa_offset 16
 309 0004 00AF     		add	r7, sp, #0
 310              		.cfi_def_cfa_register 7
 311 0006 7860     		str	r0, [r7, #4]
 185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 312              		.loc 1 193 5
 313 0008 0221     		movs	r1, #2
 314 000a 7868     		ldr	r0, [r7, #4]
 315 000c FFF7FEFF 		bl	_adc_state_set
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is disabled */
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 316              		.loc 1 196 24
 317 0010 7868     		ldr	r0, [r7, #4]
 318 0012 FFF7FEFF 		bl	_adc_disable
 319 0016 0346     		mov	r3, r0
 320              		.loc 1 196 7
 321 0018 002B     		cmp	r3, #0
 322 001a 09D1     		bne	.L16
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* deinit ADC */
 198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_deinit();
 323              		.loc 1 198 9
 324 001c FFF7FEFF 		bl	hals_adc_deinit
 199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->error_state = HAL_ADC_ERROR_NONE;
 325              		.loc 1 199 30
 326 0020 7B68     		ldr	r3, [r7, #4]
 327 0022 0022     		movs	r2, #0
 328 0024 1A77     		strb	r2, [r3, #28]
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->state = HAL_ADC_STATE_RESET;
 329              		.loc 1 200 24
 330 0026 7B68     		ldr	r3, [r7, #4]
 331 0028 0022     		movs	r2, #0
 332 002a DA83     		strh	r2, [r3, #30]	@ movhi
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 333              		.loc 1 205 12
 334 002c 0023     		movs	r3, #0
 335 002e 01E0     		b	.L18
 336              	.L16:
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 337              		.loc 1 202 16
 338 0030 6FF00703 		mvn	r3, #7
 339              	.L18:
 206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 340              		.loc 1 206 1
 341 0034 1846     		mov	r0, r3
 342 0036 0837     		adds	r7, r7, #8
 343              		.cfi_def_cfa_offset 8
 344 0038 BD46     		mov	sp, r7
 345              		.cfi_def_cfa_register 13
 346              		@ sp needed
 347 003a 80BD     		pop	{r7, pc}
 348              		.cfi_endproc
 349              	.LFE120:
 351              		.section	.text.hal_adc_init,"ax",%progbits
 352              		.align	1
 353              		.global	hal_adc_init
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu softvfp
 359              	hal_adc_init:
 360              	.LFB121:
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      initialize ADC
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_init: the pointer of ADC init structure
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   resolution_select:
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_RESOLUTION_12B: 12-bit ADC resolution
 217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_RESOLUTION_10B: 10-bit ADC resolution
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_RESOLUTION_8B : 8-bit ADC resolution
 219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_RESOLUTION_6B : 6-bit ADC resolution
 220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   data_alignment:
 221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_LSB_ALIGNMENT: LSB alignment
 223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_MSB_ALIGNMENT: MSB alignment
 224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   scan_mode: ENABLE, DISABLE
 225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable scan mode
 227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable scan mode
 228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   oversample_config:
 229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     the argument could be selected from structure <hal_adc_oversample_struct>
 230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_init(hal_adc_dev_struct *adc_dev, hal_adc_init_struct *p_init)
 234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 361              		.loc 1 234 1
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 1, uses_anonymous_args = 0
 365 0000 80B5     		push	{r7, lr}
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 7, -8
 368              		.cfi_offset 14, -4
 369 0002 82B0     		sub	sp, sp, #8
 370              		.cfi_def_cfa_offset 16
 371 0004 00AF     		add	r7, sp, #0
 372              		.cfi_def_cfa_register 7
 373 0006 7860     		str	r0, [r7, #4]
 374 0008 3960     		str	r1, [r7]
 235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_init)) {
 238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_init] address is invalid");
 239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ADC_STATE_RESET == (hal_adc_state_get(adc_dev))) {
 375              		.loc 1 243 32
 376 000a 7868     		ldr	r0, [r7, #4]
 377 000c FFF7FEFF 		bl	hal_adc_state_get
 378 0010 0346     		mov	r3, r0
 379              		.loc 1 243 7
 380 0012 002B     		cmp	r3, #0
 381 0014 02D1     		bne	.L20
 244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->error_state = HAL_ADC_ERROR_NONE;
 382              		.loc 1 244 30
 383 0016 7B68     		ldr	r3, [r7, #4]
 384 0018 0022     		movs	r2, #0
 385 001a 1A77     		strb	r2, [r3, #28]
 386              	.L20:
 245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 387              		.loc 1 247 25
 388 001c 7868     		ldr	r0, [r7, #4]
 389 001e FFF7FEFF 		bl	_adc_disable
 390 0022 0346     		mov	r3, r0
 391              		.loc 1 247 7
 392 0024 002B     		cmp	r3, #0
 393 0026 44D1     		bne	.L21
 248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM))) {
 394              		.loc 1 248 25 discriminator 1
 395 0028 7868     		ldr	r0, [r7, #4]
 396 002a FFF7FEFF 		bl	hal_adc_error_get
 397 002e 0346     		mov	r3, r0
 398              		.loc 1 248 53 discriminator 1
 399 0030 03F00103 		and	r3, r3, #1
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM))) {
 400              		.loc 1 247 48 discriminator 1
 401 0034 002B     		cmp	r3, #0
 402 0036 3CD1     		bne	.L21
 249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state  */
 250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 403              		.loc 1 250 9
 404 0038 1021     		movs	r1, #16
 405 003a 7868     		ldr	r0, [r7, #4]
 406 003c FFF7FEFF 		bl	_adc_state_clear
 251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 407              		.loc 1 251 9
 408 0040 4FF48071 		mov	r1, #256
 409 0044 7868     		ldr	r0, [r7, #4]
 410 0046 FFF7FEFF 		bl	_adc_state_clear
 252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 411              		.loc 1 252 9
 412 004a 0221     		movs	r1, #2
 413 004c 7868     		ldr	r0, [r7, #4]
 414 004e FFF7FEFF 		bl	_adc_state_set
 253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* init ADC */
 255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 1.ADC data resolution select */
 256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC data resolution select can be updated only when ADC is disabled*/
 257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == _adc_enable_state_get()) {
 415              		.loc 1 257 21
 416 0052 FFF7FEFF 		bl	_adc_enable_state_get
 417 0056 0346     		mov	r3, r0
 418              		.loc 1 257 11
 419 0058 002B     		cmp	r3, #0
 420 005a 04D1     		bne	.L22
 258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_resolution_config(p_init->resolution);
 421              		.loc 1 258 13
 422 005c 3B68     		ldr	r3, [r7]
 423 005e 5B68     		ldr	r3, [r3, #4]
 424 0060 1846     		mov	r0, r3
 425 0062 FFF7FEFF 		bl	hals_adc_resolution_config
 426              	.L22:
 259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 2.ADC data alignment config */
 261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_data_alignment_config(p_init->data_alignment);
 427              		.loc 1 261 9
 428 0066 3B68     		ldr	r3, [r7]
 429 0068 1B68     		ldr	r3, [r3]
 430 006a 1846     		mov	r0, r3
 431 006c FFF7FEFF 		bl	hals_adc_data_alignment_config
 262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 3.ADC scan mode config */
 264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_special_function_config(ADC_SCAN_MODE, p_init->scan_mode);
 432              		.loc 1 264 9
 433 0070 3B68     		ldr	r3, [r7]
 434 0072 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 435 0074 1946     		mov	r1, r3
 436 0076 4FF48070 		mov	r0, #256
 437 007a FFF7FEFF 		bl	hals_adc_special_function_config
 265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 4.ADC oversampling mode config */
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ENABLE == p_init->hardware_oversampling) {
 438              		.loc 1 267 28
 439 007e 3B68     		ldr	r3, [r7]
 440 0080 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 441              		.loc 1 267 11
 442 0082 012B     		cmp	r3, #1
 443 0084 0CD1     		bne	.L23
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_s
 444              		.loc 1 268 51
 445 0086 3B68     		ldr	r3, [r7]
 446 0088 DB68     		ldr	r3, [r3, #12]
 447              		.loc 1 268 13
 448 008a D8B2     		uxtb	r0, r3
 449              		.loc 1 268 84
 450 008c 3B68     		ldr	r3, [r7]
 451 008e 198A     		ldrh	r1, [r3, #16]
 269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                             p_init->oversampling_ratio);
 452              		.loc 1 269 51
 453 0090 3B68     		ldr	r3, [r7]
 454 0092 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_s
 455              		.loc 1 268 13
 456 0094 1A46     		mov	r2, r3
 457 0096 FFF7FEFF 		bl	hals_adc_oversample_mode_config
 270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable ADC oversample mode */
 271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_enable();
 458              		.loc 1 271 13
 459 009a FFF7FEFF 		bl	hals_adc_oversample_mode_enable
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_s
 460              		.loc 1 267 11
 461 009e 0BE0     		b	.L27
 462              	.L23:
 272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == __HAL_ADC_GET_OVERSAMPLE_ENABLE) {
 463              		.loc 1 273 23
 464 00a0 084B     		ldr	r3, .L28
 465 00a2 1B68     		ldr	r3, [r3]
 466 00a4 03F00103 		and	r3, r3, #1
 467              		.loc 1 273 15
 468 00a8 012B     		cmp	r3, #1
 469 00aa 05D1     		bne	.L27
 274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* disable ADC oversample mode */
 275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_oversample_mode_disable();
 470              		.loc 1 275 17
 471 00ac FFF7FEFF 		bl	hals_adc_oversample_mode_disable
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_s
 472              		.loc 1 267 11
 473 00b0 02E0     		b	.L27
 474              	.L21:
 276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 475              		.loc 1 279 16
 476 00b2 6FF00703 		mvn	r3, #7
 477 00b6 01E0     		b	.L26
 478              	.L27:
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_s
 479              		.loc 1 267 11
 480 00b8 00BF     		nop
 280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 481              		.loc 1 282 12
 482 00ba 0023     		movs	r3, #0
 483              	.L26:
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 484              		.loc 1 283 1
 485 00bc 1846     		mov	r0, r3
 486 00be 0837     		adds	r7, r7, #8
 487              		.cfi_def_cfa_offset 8
 488 00c0 BD46     		mov	sp, r7
 489              		.cfi_def_cfa_register 13
 490              		@ sp needed
 491 00c2 80BD     		pop	{r7, pc}
 492              	.L29:
 493              		.align	2
 494              	.L28:
 495 00c4 80240140 		.word	1073816704
 496              		.cfi_endproc
 497              	.LFE121:
 499              		.section	.text.hal_adc_calibration_start,"ax",%progbits
 500              		.align	1
 501              		.global	hal_adc_calibration_start
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu softvfp
 507              	hal_adc_calibration_start:
 508              	.LFB122:
 284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC calibration
 287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_calibration_start(hal_adc_dev_struct *adc_dev)
 294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 509              		.loc 1 294 1
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 8
 512              		@ frame_needed = 1, uses_anonymous_args = 0
 513 0000 80B5     		push	{r7, lr}
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 7, -8
 516              		.cfi_offset 14, -4
 517 0002 82B0     		sub	sp, sp, #8
 518              		.cfi_def_cfa_offset 16
 519 0004 00AF     		add	r7, sp, #0
 520              		.cfi_def_cfa_register 7
 521 0006 7860     		str	r0, [r7, #4]
 295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is disabled */
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 522              		.loc 1 304 24
 523 0008 7868     		ldr	r0, [r7, #4]
 524 000a FFF7FEFF 		bl	_adc_disable
 525 000e 0346     		mov	r3, r0
 526              		.loc 1 304 7
 527 0010 002B     		cmp	r3, #0
 528 0012 1BD1     		bne	.L31
 305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state  */
 306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 529              		.loc 1 306 9
 530 0014 1021     		movs	r1, #16
 531 0016 7868     		ldr	r0, [r7, #4]
 532 0018 FFF7FEFF 		bl	_adc_state_clear
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 533              		.loc 1 307 9
 534 001c 4FF48071 		mov	r1, #256
 535 0020 7868     		ldr	r0, [r7, #4]
 536 0022 FFF7FEFF 		bl	_adc_state_clear
 308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 537              		.loc 1 308 9
 538 0026 0221     		movs	r1, #2
 539 0028 7868     		ldr	r0, [r7, #4]
 540 002a FFF7FEFF 		bl	_adc_state_set
 309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable the ADC */
 311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_enable(adc_dev);
 541              		.loc 1 311 9
 542 002e 7868     		ldr	r0, [r7, #4]
 543 0030 FFF7FEFF 		bl	_adc_enable
 312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC calibration and reset calibration */
 313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_calibration_enable();
 544              		.loc 1 313 9
 545 0034 FFF7FEFF 		bl	hals_adc_calibration_enable
 314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state  */
 316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 546              		.loc 1 316 9
 547 0038 0221     		movs	r1, #2
 548 003a 7868     		ldr	r0, [r7, #4]
 549 003c FFF7FEFF 		bl	_adc_state_clear
 317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 550              		.loc 1 317 9
 551 0040 0121     		movs	r1, #1
 552 0042 7868     		ldr	r0, [r7, #4]
 553 0044 FFF7FEFF 		bl	_adc_state_set
 318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 554              		.loc 1 322 12
 555 0048 0023     		movs	r3, #0
 556 004a 01E0     		b	.L33
 557              	.L31:
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 558              		.loc 1 319 16
 559 004c 6FF00703 		mvn	r3, #7
 560              	.L33:
 323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 561              		.loc 1 323 1
 562 0050 1846     		mov	r0, r3
 563 0052 0837     		adds	r7, r7, #8
 564              		.cfi_def_cfa_offset 8
 565 0054 BD46     		mov	sp, r7
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 0056 80BD     		pop	{r7, pc}
 569              		.cfi_endproc
 570              	.LFE122:
 572              		.section	.text.hal_adc_routine_channel_config,"ax",%progbits
 573              		.align	1
 574              		.global	hal_adc_routine_channel_config
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 578              		.fpu softvfp
 580              	hal_adc_routine_channel_config:
 581              	.LFB123:
 324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      initialize ADC routine channel
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_rchannel: the pointer of ADC routine sequence init structure
 331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   routine_sequence_conversions:
 332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable external trigger
 334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable external trigger
 335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   routine_sequence_length: 1-16
 336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   routine_sequence_external_trigger_select:
 337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T0_CH0: TIMER0 CH0 event select
 339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T0_CH1: TIMER0 CH1 event select
 340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T0_CH2: TIMER0 CH2 event select
 341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T1_CH1: TIMER1 CH1 event select
 342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T2_TRGO: TIMER2 TRGO event select
 343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_T14_CH0: TIMER14 CH0 event select
 344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_EXTI_11: external interrupt line 11
 345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_ROUTINE_NONE: software trigger
 346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   continuous_mode:
 347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable continuous mode
 349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable continuous mode
 350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   discontinuous_mode:
 351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable continuous
 353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable continuous
 354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   number_of_conversions_in_discontinuous_mode: 1-8
 355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_routine_channel_config(hal_adc_dev_struct *adc_dev, hal_adc_routine_config_struct *
 359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 582              		.loc 1 359 1
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 16
 585              		@ frame_needed = 1, uses_anonymous_args = 0
 586 0000 80B5     		push	{r7, lr}
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 7, -8
 589              		.cfi_offset 14, -4
 590 0002 84B0     		sub	sp, sp, #16
 591              		.cfi_def_cfa_offset 24
 592 0004 00AF     		add	r7, sp, #0
 593              		.cfi_def_cfa_register 7
 594 0006 7860     		str	r0, [r7, #4]
 595 0008 3960     		str	r1, [r7]
 360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t reg_temp;
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_rchannel)) {
 365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_rinit] address is invalid");
 366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ADC_STATE_RESET == (hal_adc_state_get(adc_dev))) {
 596              		.loc 1 370 32
 597 000a 7868     		ldr	r0, [r7, #4]
 598 000c FFF7FEFF 		bl	hal_adc_state_get
 599 0010 0346     		mov	r3, r0
 600              		.loc 1 370 7
 601 0012 002B     		cmp	r3, #0
 602 0014 02D1     		bne	.L35
 371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->error_state = HAL_ADC_ERROR_NONE;
 603              		.loc 1 371 30
 604 0016 7B68     		ldr	r3, [r7, #4]
 605 0018 0022     		movs	r2, #0
 606 001a 1A77     		strb	r2, [r3, #28]
 607              	.L35:
 372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 608              		.loc 1 374 25
 609 001c 7868     		ldr	r0, [r7, #4]
 610 001e FFF7FEFF 		bl	_adc_disable
 611 0022 0346     		mov	r3, r0
 612              		.loc 1 374 7
 613 0024 002B     		cmp	r3, #0
 614 0026 67D1     		bne	.L36
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) &&
 615              		.loc 1 375 25 discriminator 1
 616 0028 7868     		ldr	r0, [r7, #4]
 617 002a FFF7FEFF 		bl	hal_adc_error_get
 618 002e 0346     		mov	r3, r0
 619              		.loc 1 375 53 discriminator 1
 620 0030 03F00103 		and	r3, r3, #1
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) &&
 621              		.loc 1 374 48 discriminator 1
 622 0034 002B     		cmp	r3, #0
 623 0036 5FD1     		bne	.L36
 376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (ENABLE == (p_rchannel->routine_sequence_conversions))) {
 624              		.loc 1 376 35
 625 0038 3B68     		ldr	r3, [r7]
 626 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) &&
 627              		.loc 1 375 78
 628 003c 012B     		cmp	r3, #1
 629 003e 5BD1     		bne	.L36
 377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state  */
 378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 630              		.loc 1 378 9
 631 0040 1021     		movs	r1, #16
 632 0042 7868     		ldr	r0, [r7, #4]
 633 0044 FFF7FEFF 		bl	_adc_state_clear
 379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 634              		.loc 1 379 9
 635 0048 4FF48071 		mov	r1, #256
 636 004c 7868     		ldr	r0, [r7, #4]
 637 004e FFF7FEFF 		bl	_adc_state_clear
 380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 638              		.loc 1 380 9
 639 0052 0221     		movs	r1, #2
 640 0054 7868     		ldr	r0, [r7, #4]
 641 0056 FFF7FEFF 		bl	_adc_state_set
 381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* init ADC routine channel */
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 1.ADC channel length config */
 383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_channel_length_config(ADC_ROUTINE_CHANNEL, p_rchannel->routine_sequence_length);
 642              		.loc 1 383 9
 643 005a 3B68     		ldr	r3, [r7]
 644 005c 5B68     		ldr	r3, [r3, #4]
 645 005e 1946     		mov	r1, r3
 646 0060 0120     		movs	r0, #1
 647 0062 FFF7FEFF 		bl	hals_adc_channel_length_config
 384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 2.ADC routine channel external trigger config */
 385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_external_trigger_source_config(ADC_ROUTINE_CHANNEL,
 648              		.loc 1 385 9
 649 0066 3B68     		ldr	r3, [r7]
 650 0068 9B68     		ldr	r3, [r3, #8]
 651 006a 1946     		mov	r1, r3
 652 006c 0120     		movs	r0, #1
 653 006e FFF7FEFF 		bl	hals_adc_external_trigger_source_config
 386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                                 p_rchannel->routine_sequence_external_trigger_selec
 387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 3.ADC continuous mode config */
 389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_special_function_config(ADC_CONTINUOUS_MODE, p_rchannel->continuous_mode);
 654              		.loc 1 389 9
 655 0072 3B68     		ldr	r3, [r7]
 656 0074 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 657 0076 1946     		mov	r1, r3
 658 0078 0220     		movs	r0, #2
 659 007a FFF7FEFF 		bl	hals_adc_special_function_config
 390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* 4.ADC discontinuous mode config */
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ENABLE == p_rchannel->discontinuous_mode) {
 660              		.loc 1 391 32
 661 007e 3B68     		ldr	r3, [r7]
 662 0080 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 663              		.loc 1 391 11
 664 0082 012B     		cmp	r3, #1
 665 0084 2DD1     		bne	.L37
 392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(DISABLE == p_rchannel->continuous_mode) {
 666              		.loc 1 392 37
 667 0086 3B68     		ldr	r3, [r7]
 668 0088 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 669              		.loc 1 392 15
 670 008a 002B     		cmp	r3, #0
 671 008c 1AD1     		bne	.L38
 393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 reg_temp = ADC_CTL0;
 672              		.loc 1 393 28
 673 008e 1E4B     		ldr	r3, .L42
 674              		.loc 1 393 26
 675 0090 1B68     		ldr	r3, [r3]
 676 0092 FB60     		str	r3, [r7, #12]
 394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* clear DISRC bit and DISNUM bit */
 395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 reg_temp &= ~((uint32_t)ADC_CTL0_DISRC);
 677              		.loc 1 395 26
 678 0094 FB68     		ldr	r3, [r7, #12]
 679 0096 23F40063 		bic	r3, r3, #2048
 680 009a FB60     		str	r3, [r7, #12]
 396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 reg_temp &= ~((uint32_t)ADC_CTL0_DISNUM);
 681              		.loc 1 396 26
 682 009c FB68     		ldr	r3, [r7, #12]
 683 009e 23F46043 		bic	r3, r3, #57344
 684 00a2 FB60     		str	r3, [r7, #12]
 397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 reg_temp |= CTL0_DISNUM(((uint32_t)(p_rchannel->number_of_conversions_in_discontinu
 685              		.loc 1 397 29
 686 00a4 3B68     		ldr	r3, [r7]
 687 00a6 1B69     		ldr	r3, [r3, #16]
 688 00a8 013B     		subs	r3, r3, #1
 689 00aa 5B03     		lsls	r3, r3, #13
 690 00ac 9BB2     		uxth	r3, r3
 691              		.loc 1 397 26
 692 00ae FA68     		ldr	r2, [r7, #12]
 693 00b0 1343     		orrs	r3, r3, r2
 694 00b2 FB60     		str	r3, [r7, #12]
 398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 reg_temp |= (uint32_t)ADC_CTL0_DISRC;
 695              		.loc 1 398 26
 696 00b4 FB68     		ldr	r3, [r7, #12]
 697 00b6 43F40063 		orr	r3, r3, #2048
 698 00ba FB60     		str	r3, [r7, #12]
 399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 ADC_CTL0 = reg_temp;
 699              		.loc 1 399 17
 700 00bc 124A     		ldr	r2, .L42
 701              		.loc 1 399 26
 702 00be FB68     		ldr	r3, [r7, #12]
 703 00c0 1360     		str	r3, [r2]
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(DISABLE == p_rchannel->continuous_mode) {
 704              		.loc 1 391 11
 705 00c2 1CE0     		b	.L40
 706              	.L38:
 400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             } else {
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DISRC);
 707              		.loc 1 401 26
 708 00c4 104B     		ldr	r3, .L42
 709 00c6 1B68     		ldr	r3, [r3]
 710 00c8 0F4A     		ldr	r2, .L42
 711 00ca 23F40063 		bic	r3, r3, #2048
 712 00ce 1360     		str	r3, [r2]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 713              		.loc 1 402 17
 714 00d0 0421     		movs	r1, #4
 715 00d2 7868     		ldr	r0, [r7, #4]
 716 00d4 FFF7FEFF 		bl	_adc_error_set
 403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_SYSTEM);
 717              		.loc 1 403 17
 718 00d8 0121     		movs	r1, #1
 719 00da 7868     		ldr	r0, [r7, #4]
 720 00dc FFF7FEFF 		bl	_adc_error_set
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(DISABLE == p_rchannel->continuous_mode) {
 721              		.loc 1 391 11
 722 00e0 0DE0     		b	.L40
 723              	.L37:
 404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             reg_temp = ADC_CTL0;
 724              		.loc 1 406 24
 725 00e2 094B     		ldr	r3, .L42
 726              		.loc 1 406 22
 727 00e4 1B68     		ldr	r3, [r3]
 728 00e6 FB60     		str	r3, [r7, #12]
 407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             reg_temp &= ~(uint32_t)ADC_CTL0_DISRC;
 729              		.loc 1 407 22
 730 00e8 FB68     		ldr	r3, [r7, #12]
 731 00ea 23F40063 		bic	r3, r3, #2048
 732 00ee FB60     		str	r3, [r7, #12]
 408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 = reg_temp;
 733              		.loc 1 408 13
 734 00f0 054A     		ldr	r2, .L42
 735              		.loc 1 408 22
 736 00f2 FB68     		ldr	r3, [r7, #12]
 737 00f4 1360     		str	r3, [r2]
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(DISABLE == p_rchannel->continuous_mode) {
 738              		.loc 1 391 11
 739 00f6 02E0     		b	.L40
 740              	.L36:
 409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 741              		.loc 1 411 16
 742 00f8 6FF00703 		mvn	r3, #7
 743 00fc 00E0     		b	.L41
 744              	.L40:
 412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 745              		.loc 1 414 12
 746 00fe 0023     		movs	r3, #0
 747              	.L41:
 415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 748              		.loc 1 415 1
 749 0100 1846     		mov	r0, r3
 750 0102 1037     		adds	r7, r7, #16
 751              		.cfi_def_cfa_offset 8
 752 0104 BD46     		mov	sp, r7
 753              		.cfi_def_cfa_register 13
 754              		@ sp needed
 755 0106 80BD     		pop	{r7, pc}
 756              	.L43:
 757              		.align	2
 758              	.L42:
 759 0108 04240140 		.word	1073816580
 760              		.cfi_endproc
 761              	.LFE123:
 763              		.section	.text.hal_adc_routine_rank_config,"ax",%progbits
 764              		.align	1
 765              		.global	hal_adc_routine_rank_config
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 769              		.fpu softvfp
 771              	hal_adc_routine_rank_config:
 772              	.LFB124:
 416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC routine channel
 419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_rrank: the pointer of ADC routine channel configuration structure
 423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   channel: ADC_CHANNEL_x(x=0..18)
 424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   routine_sequence:
 425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     the argument could be selected from enumeration <hal_adc_routine_sequence_enum>
 426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   sampling_time:
 427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_routine_rank_config(hal_adc_dev_struct *adc_dev, hal_adc_routine_rank_config_struct
 439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 773              		.loc 1 439 1
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 16
 776              		@ frame_needed = 1, uses_anonymous_args = 0
 777 0000 80B5     		push	{r7, lr}
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 7, -8
 780              		.cfi_offset 14, -4
 781 0002 84B0     		sub	sp, sp, #16
 782              		.cfi_def_cfa_offset 24
 783 0004 00AF     		add	r7, sp, #0
 784              		.cfi_def_cfa_register 7
 785 0006 7860     		str	r0, [r7, #4]
 786 0008 3960     		str	r1, [r7]
 440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     __IO uint32_t wait_loop = 0;
 787              		.loc 1 440 19
 788 000a 0023     		movs	r3, #0
 789 000c FB60     		str	r3, [r7, #12]
 441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_rrank)) {
 445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_rchannel] address is invalid");
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure ADC routine channel */
 451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_routine_channel_config(p_rrank->routine_sequence, p_rrank->channel,
 790              		.loc 1 451 44
 791 000e 3B68     		ldr	r3, [r7]
 792 0010 187A     		ldrb	r0, [r3, #8]	@ zero_extendqisi2
 793              		.loc 1 451 71
 794 0012 3B68     		ldr	r3, [r7]
 795 0014 1B68     		ldr	r3, [r3]
 796              		.loc 1 451 5
 797 0016 D9B2     		uxtb	r1, r3
 798 0018 3B68     		ldr	r3, [r7]
 799 001a 5B68     		ldr	r3, [r3, #4]
 800 001c 1A46     		mov	r2, r3
 801 001e FFF7FEFF 		bl	hals_adc_routine_channel_config
 452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                     p_rrank->sampling_time);
 453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable temperature sensor and VREFINT measurement */
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((ADC_CHANNEL_TEMPSENSOR == p_rrank->channel) ||
 802              		.loc 1 455 42
 803 0022 3B68     		ldr	r3, [r7]
 804 0024 1B68     		ldr	r3, [r3]
 805              		.loc 1 455 7
 806 0026 102B     		cmp	r3, #16
 807 0028 03D0     		beq	.L45
 456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (ADC_CHANNEL_VREFINT == p_rrank->channel)) {
 808              		.loc 1 456 44 discriminator 1
 809 002a 3B68     		ldr	r3, [r7]
 810 002c 1B68     		ldr	r3, [r3]
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (ADC_CHANNEL_VREFINT == p_rrank->channel)) {
 811              		.loc 1 455 53 discriminator 1
 812 002e 112B     		cmp	r3, #17
 813 0030 24D1     		bne	.L46
 814              	.L45:
 457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_TEMPVREF_ENABLE) {
 815              		.loc 1 457 21
 816 0032 1D4B     		ldr	r3, .L51
 817 0034 1B68     		ldr	r3, [r3]
 818 0036 03F40003 		and	r3, r3, #8388608
 819              		.loc 1 457 11
 820 003a 002B     		cmp	r3, #0
 821 003c 1ED1     		bne	.L46
 458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable the temperature sensor and Vrefint channel */
 459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_TSVREN;
 822              		.loc 1 459 22
 823 003e 1A4B     		ldr	r3, .L51
 824 0040 1B68     		ldr	r3, [r3]
 825 0042 194A     		ldr	r2, .L51
 826 0044 43F40003 		orr	r3, r3, #8388608
 827 0048 1360     		str	r3, [r2]
 460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(ADC_CHANNEL_TEMPSENSOR == p_rrank->channel) {
 828              		.loc 1 460 49
 829 004a 3B68     		ldr	r3, [r7]
 830 004c 1B68     		ldr	r3, [r3]
 831              		.loc 1 460 15
 832 004e 102B     		cmp	r3, #16
 833 0050 14D1     		bne	.L46
 461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* compute number of CPU cycles to wait for */
 462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 wait_loop = (ADC_TEMPSENSOR_DELAYTIME * (g_systemcoreclock / 1000000));
 834              		.loc 1 462 76
 835 0052 164B     		ldr	r3, .L51+4
 836 0054 1B68     		ldr	r3, [r3]
 837 0056 164A     		ldr	r2, .L51+8
 838 0058 82FB0312 		smull	r1, r2, r2, r3
 839 005c 9214     		asrs	r2, r2, #18
 840 005e DB17     		asrs	r3, r3, #31
 841 0060 D31A     		subs	r3, r2, r3
 842 0062 1A46     		mov	r2, r3
 843              		.loc 1 462 55
 844 0064 1346     		mov	r3, r2
 845 0066 9B00     		lsls	r3, r3, #2
 846 0068 1344     		add	r3, r3, r2
 847 006a 5B00     		lsls	r3, r3, #1
 848              		.loc 1 462 27
 849 006c FB60     		str	r3, [r7, #12]
 463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* delay for temperature sensor stabilization time */
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 while(wait_loop != 0) {
 850              		.loc 1 464 22
 851 006e 02E0     		b	.L47
 852              	.L48:
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     wait_loop--;
 853              		.loc 1 465 30
 854 0070 FB68     		ldr	r3, [r7, #12]
 855 0072 013B     		subs	r3, r3, #1
 856 0074 FB60     		str	r3, [r7, #12]
 857              	.L47:
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     wait_loop--;
 858              		.loc 1 464 33
 859 0076 FB68     		ldr	r3, [r7, #12]
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     wait_loop--;
 860              		.loc 1 464 22
 861 0078 002B     		cmp	r3, #0
 862 007a F9D1     		bne	.L48
 863              	.L46:
 466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 }
 467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable backup battery voltage measurement */
 471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_CHANNEL_BATTERY == p_rrank->channel) {
 864              		.loc 1 471 38
 865 007c 3B68     		ldr	r3, [r7]
 866 007e 1B68     		ldr	r3, [r3]
 867              		.loc 1 471 7
 868 0080 122B     		cmp	r3, #18
 869 0082 0BD1     		bne	.L49
 472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_BATTERY_ENABLE) {
 870              		.loc 1 472 21
 871 0084 084B     		ldr	r3, .L51
 872 0086 1B68     		ldr	r3, [r3]
 873 0088 03F08073 		and	r3, r3, #16777216
 874              		.loc 1 472 11
 875 008c 002B     		cmp	r3, #0
 876 008e 05D1     		bne	.L49
 473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable the temperature sensor and Vrefint channel */
 474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_VBETEN;
 877              		.loc 1 474 22
 878 0090 054B     		ldr	r3, .L51
 879 0092 1B68     		ldr	r3, [r3]
 880 0094 044A     		ldr	r2, .L51
 881 0096 43F08073 		orr	r3, r3, #16777216
 882 009a 1360     		str	r3, [r2]
 883              	.L49:
 475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 884              		.loc 1 477 12
 885 009c 0023     		movs	r3, #0
 478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 886              		.loc 1 478 1
 887 009e 1846     		mov	r0, r3
 888 00a0 1037     		adds	r7, r7, #16
 889              		.cfi_def_cfa_offset 8
 890 00a2 BD46     		mov	sp, r7
 891              		.cfi_def_cfa_register 13
 892              		@ sp needed
 893 00a4 80BD     		pop	{r7, pc}
 894              	.L52:
 895 00a6 00BF     		.align	2
 896              	.L51:
 897 00a8 08240140 		.word	1073816584
 898 00ac 00000000 		.word	g_systemcoreclock
 899 00b0 83DE1B43 		.word	1125899907
 900              		.cfi_endproc
 901              	.LFE124:
 903              		.section	.text.hal_adc_start,"ax",%progbits
 904              		.align	1
 905              		.global	hal_adc_start
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu softvfp
 911              	hal_adc_start:
 912              	.LFB125:
 479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC and start the conversion of routine sequence
 482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_start(hal_adc_dev_struct *adc_dev)
 489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 913              		.loc 1 489 1
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 8
 916              		@ frame_needed = 1, uses_anonymous_args = 0
 917 0000 80B5     		push	{r7, lr}
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 7, -8
 920              		.cfi_offset 14, -4
 921 0002 82B0     		sub	sp, sp, #8
 922              		.cfi_def_cfa_offset 16
 923 0004 00AF     		add	r7, sp, #0
 924              		.cfi_def_cfa_register 7
 925 0006 7860     		str	r0, [r7, #4]
 490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
 499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_enable(adc_dev)) {
 926              		.loc 1 499 24
 927 0008 7868     		ldr	r0, [r7, #4]
 928 000a FFF7FEFF 		bl	_adc_enable
 929 000e 0346     		mov	r3, r0
 930              		.loc 1 499 7
 931 0010 002B     		cmp	r3, #0
 932 0012 42D1     		bne	.L54
 500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_READY);
 933              		.loc 1 500 9
 934 0014 0121     		movs	r1, #1
 935 0016 7868     		ldr	r0, [r7, #4]
 936 0018 FFF7FEFF 		bl	_adc_state_clear
 501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_EOC);
 937              		.loc 1 501 9
 938 001c 2021     		movs	r1, #32
 939 001e 7868     		ldr	r0, [r7, #4]
 940 0020 FFF7FEFF 		bl	_adc_state_clear
 502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 941              		.loc 1 502 9
 942 0024 1021     		movs	r1, #16
 943 0026 7868     		ldr	r0, [r7, #4]
 944 0028 FFF7FEFF 		bl	_adc_state_set
 503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if ADC configured in automatic inserted mode */
 505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) {
 945              		.loc 1 505 19
 946 002c 1F4B     		ldr	r3, .L61
 947 002e 1B68     		ldr	r3, [r3]
 948 0030 03F48063 		and	r3, r3, #1024
 949              		.loc 1 505 11
 950 0034 012B     		cmp	r3, #1
 951 0036 09D1     		bne	.L55
 506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 952              		.loc 1 506 13
 953 0038 4FF40071 		mov	r1, #512
 954 003c 7868     		ldr	r0, [r7, #4]
 955 003e FFF7FEFF 		bl	_adc_state_clear
 507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 956              		.loc 1 507 13
 957 0042 4FF48071 		mov	r1, #256
 958 0046 7868     		ldr	r0, [r7, #4]
 959 0048 FFF7FEFF 		bl	_adc_state_set
 960              	.L55:
 508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 961              		.loc 1 510 21
 962 004c 7868     		ldr	r0, [r7, #4]
 963 004e FFF7FEFF 		bl	hal_adc_state_get
 964 0052 0346     		mov	r3, r0
 965              		.loc 1 510 49
 966 0054 03F48073 		and	r3, r3, #256
 967              		.loc 1 510 11
 968 0058 012B     		cmp	r3, #1
 969 005a 04D1     		bne	.L56
 511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_error_clear(adc_dev, HAL_ADC_ERROR_DMA);
 970              		.loc 1 511 13
 971 005c 0221     		movs	r1, #2
 972 005e 7868     		ldr	r0, [r7, #4]
 973 0060 FFF7FEFF 		bl	_adc_error_clear
 974 0064 02E0     		b	.L57
 975              	.L56:
 512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->error_state = HAL_ADC_ERROR_NONE;
 976              		.loc 1 513 34
 977 0066 7B68     		ldr	r3, [r7, #4]
 978 0068 0022     		movs	r2, #0
 979 006a 1A77     		strb	r2, [r3, #28]
 980              	.L57:
 514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear ADC flag */
 517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_flag_clear(ADC_FLAG_EOC);
 981              		.loc 1 517 9
 982 006c 0220     		movs	r0, #2
 983 006e FFF7FEFF 		bl	hals_adc_flag_clear
 518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable conversion of routine sequence */
 520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) {
 984              		.loc 1 520 40
 985 0072 0F4B     		ldr	r3, .L61+4
 986 0074 1B68     		ldr	r3, [r3]
 987 0076 03F46023 		and	r3, r3, #917504
 988              		.loc 1 520 11
 989 007a B3F5602F 		cmp	r3, #917504
 990 007e 07D1     		bne	.L58
 521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable software trigger */
 522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 991              		.loc 1 522 13
 992 0080 0121     		movs	r1, #1
 993 0082 0120     		movs	r0, #1
 994 0084 FFF7FEFF 		bl	hals_adc_external_trigger_config
 523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_software_trigger_enable(ADC_ROUTINE_CHANNEL);
 995              		.loc 1 523 13
 996 0088 0120     		movs	r0, #1
 997 008a FFF7FEFF 		bl	hals_adc_software_trigger_enable
 998 008e 07E0     		b	.L59
 999              	.L58:
 524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable external trigger */
 526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 1000              		.loc 1 526 13
 1001 0090 0121     		movs	r1, #1
 1002 0092 0120     		movs	r0, #1
 1003 0094 FFF7FEFF 		bl	hals_adc_external_trigger_config
 1004 0098 02E0     		b	.L59
 1005              	.L54:
 527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 1006              		.loc 1 529 16
 1007 009a 6FF00703 		mvn	r3, #7
 1008 009e 00E0     		b	.L60
 1009              	.L59:
 530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1010              		.loc 1 532 12
 1011 00a0 0023     		movs	r3, #0
 1012              	.L60:
 533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1013              		.loc 1 533 1
 1014 00a2 1846     		mov	r0, r3
 1015 00a4 0837     		adds	r7, r7, #8
 1016              		.cfi_def_cfa_offset 8
 1017 00a6 BD46     		mov	sp, r7
 1018              		.cfi_def_cfa_register 13
 1019              		@ sp needed
 1020 00a8 80BD     		pop	{r7, pc}
 1021              	.L62:
 1022 00aa 00BF     		.align	2
 1023              	.L61:
 1024 00ac 04240140 		.word	1073816580
 1025 00b0 08240140 		.word	1073816584
 1026              		.cfi_endproc
 1027              	.LFE125:
 1029              		.section	.text.hal_adc_stop,"ax",%progbits
 1030              		.align	1
 1031              		.global	hal_adc_stop
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1035              		.fpu softvfp
 1037              	hal_adc_stop:
 1038              	.LFB126:
 534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      stop the conversion of routine sequence and disable ADC
 537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_stop(hal_adc_dev_struct *adc_dev)
 544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1039              		.loc 1 544 1
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 8
 1042              		@ frame_needed = 1, uses_anonymous_args = 0
 1043 0000 80B5     		push	{r7, lr}
 1044              		.cfi_def_cfa_offset 8
 1045              		.cfi_offset 7, -8
 1046              		.cfi_offset 14, -4
 1047 0002 82B0     		sub	sp, sp, #8
 1048              		.cfi_def_cfa_offset 16
 1049 0004 00AF     		add	r7, sp, #0
 1050              		.cfi_def_cfa_register 7
 1051 0006 7860     		str	r0, [r7, #4]
 545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is disabled */
 554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 1052              		.loc 1 554 24
 1053 0008 7868     		ldr	r0, [r7, #4]
 1054 000a FFF7FEFF 		bl	_adc_disable
 1055 000e 0346     		mov	r3, r0
 1056              		.loc 1 554 7
 1057 0010 002B     		cmp	r3, #0
 1058 0012 0ED1     		bne	.L64
 555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1059              		.loc 1 555 9
 1060 0014 1021     		movs	r1, #16
 1061 0016 7868     		ldr	r0, [r7, #4]
 1062 0018 FFF7FEFF 		bl	_adc_state_clear
 556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 1063              		.loc 1 556 9
 1064 001c 4FF48071 		mov	r1, #256
 1065 0020 7868     		ldr	r0, [r7, #4]
 1066 0022 FFF7FEFF 		bl	_adc_state_clear
 557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 1067              		.loc 1 557 9
 1068 0026 0121     		movs	r1, #1
 1069 0028 7868     		ldr	r0, [r7, #4]
 1070 002a FFF7FEFF 		bl	_adc_state_set
 558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1071              		.loc 1 562 12
 1072 002e 0023     		movs	r3, #0
 1073 0030 01E0     		b	.L66
 1074              	.L64:
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 1075              		.loc 1 559 16
 1076 0032 6FF00703 		mvn	r3, #7
 1077              	.L66:
 563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1078              		.loc 1 563 1
 1079 0036 1846     		mov	r0, r3
 1080 0038 0837     		adds	r7, r7, #8
 1081              		.cfi_def_cfa_offset 8
 1082 003a BD46     		mov	sp, r7
 1083              		.cfi_def_cfa_register 13
 1084              		@ sp needed
 1085 003c 80BD     		pop	{r7, pc}
 1086              		.cfi_endproc
 1087              	.LFE126:
 1089              		.section	.text.hal_adc_routine_conversion_poll,"ax",%progbits
 1090              		.align	1
 1091              		.global	hal_adc_routine_conversion_poll
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1095              		.fpu softvfp
 1097              	hal_adc_routine_conversion_poll:
 1098              	.LFB127:
 564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      polling for ADC routine sequence conversion, this function is just for single conve
 567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (scan mode disabled or scan mode enabled with the length of routine channel is 1)
 568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structrue
 569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  timeout_ms: time out duration in milliscond
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, HAL_ERR_TIMEOUT, details refer t
 574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_routine_conversion_poll(hal_adc_dev_struct *adc_dev, uint32_t timeout_ms)
 576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1099              		.loc 1 576 1
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 16
 1102              		@ frame_needed = 1, uses_anonymous_args = 0
 1103 0000 80B5     		push	{r7, lr}
 1104              		.cfi_def_cfa_offset 8
 1105              		.cfi_offset 7, -8
 1106              		.cfi_offset 14, -4
 1107 0002 84B0     		sub	sp, sp, #16
 1108              		.cfi_def_cfa_offset 24
 1109 0004 00AF     		add	r7, sp, #0
 1110              		.cfi_def_cfa_register 7
 1111 0006 7860     		str	r0, [r7, #4]
 1112 0008 3960     		str	r1, [r7]
 577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t tick_start = 0;
 1113              		.loc 1 577 14
 1114 000a 0023     		movs	r3, #0
 1115 000c FB60     		str	r3, [r7, #12]
 578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* lock ADC */
 587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_LOCK(adc_dev);
 1116              		.loc 1 587 5
 1117 000e 7B68     		ldr	r3, [r7, #4]
 1118 0010 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 1119 0012 012B     		cmp	r3, #1
 1120 0014 02D1     		bne	.L68
 1121              		.loc 1 587 5 is_stmt 0 discriminator 1
 1122 0016 6FF00103 		mvn	r3, #1
 1123 001a 66E0     		b	.L69
 1124              	.L68:
 1125              		.loc 1 587 5 discriminator 2
 1126 001c 7B68     		ldr	r3, [r7, #4]
 1127 001e 0122     		movs	r2, #1
 1128 0020 5A77     		strb	r2, [r3, #29]
 588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC configured in DMA mode */
 590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(SET == __HAL_ADC_GET_DMA_MODE) {
 1129              		.loc 1 590 15 is_stmt 1 discriminator 2
 1130 0022 344B     		ldr	r3, .L77
 1131 0024 1B68     		ldr	r3, [r3]
 1132 0026 03F48073 		and	r3, r3, #256
 1133              		.loc 1 590 7 discriminator 2
 1134 002a 012B     		cmp	r3, #1
 1135 002c 06D1     		bne	.L70
 591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 1136              		.loc 1 591 9
 1137 002e 0421     		movs	r1, #4
 1138 0030 7868     		ldr	r0, [r7, #4]
 1139 0032 FFF7FEFF 		bl	_adc_error_set
 592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_NO_SUPPORT;
 1140              		.loc 1 592 16
 1141 0036 6FF00303 		mvn	r3, #3
 1142 003a 56E0     		b	.L69
 1143              	.L70:
 593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set timeout */
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     tick_start = hal_sys_basetick_count_get();
 1144              		.loc 1 596 18
 1145 003c FFF7FEFF 		bl	hal_sys_basetick_count_get
 1146 0040 F860     		str	r0, [r7, #12]
 597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if single conversion: scan mode disabled or enabled with length = 1 */
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((RESET == __HAL_ADC_GET_SCAN_MODE) && (RESET == __HAL_ADC_GET_ROUTINECH_LENGTH)) {
 1147              		.loc 1 599 18
 1148 0042 2D4B     		ldr	r3, .L77+4
 1149 0044 1B68     		ldr	r3, [r3]
 1150 0046 03F48073 		and	r3, r3, #256
 1151              		.loc 1 599 7
 1152 004a 002B     		cmp	r3, #0
 1153 004c 1FD1     		bne	.L71
 1154              		.loc 1 599 56 discriminator 1
 1155 004e 2B4B     		ldr	r3, .L77+8
 1156 0050 1B68     		ldr	r3, [r3]
 1157 0052 03F47003 		and	r3, r3, #15728640
 1158              		.loc 1 599 43 discriminator 1
 1159 0056 002B     		cmp	r3, #0
 1160 0058 19D1     		bne	.L71
 600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait until end of conversion flag is raised */
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         while(RESET == hals_adc_flag_get(ADC_FLAG_EOC)) {
 1161              		.loc 1 601 14
 1162 005a 11E0     		b	.L72
 1163              	.L73:
 602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
 603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1164              		.loc 1 603 15
 1165 005c 3B68     		ldr	r3, [r7]
 1166 005e B3F1FF3F 		cmp	r3, #-1
 1167 0062 0DD0     		beq	.L72
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1168              		.loc 1 604 27
 1169 0064 3968     		ldr	r1, [r7]
 1170 0066 F868     		ldr	r0, [r7, #12]
 1171 0068 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1172 006c 0346     		mov	r3, r0
 1173              		.loc 1 604 19
 1174 006e 012B     		cmp	r3, #1
 1175 0070 06D1     		bne	.L72
 605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     _adc_state_set(adc_dev, HAL_ADC_STATE_TIMEOUT);
 1176              		.loc 1 605 21
 1177 0072 0421     		movs	r1, #4
 1178 0074 7868     		ldr	r0, [r7, #4]
 1179 0076 FFF7FEFF 		bl	_adc_state_set
 606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     /* when timeout occurs, output timeout warning message */
 607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     HAL_DEBUGW("adc_dev routine conversion poll timeout");
 608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     return HAL_ERR_TIMEOUT;
 1180              		.loc 1 608 28
 1181 007a 6FF00403 		mvn	r3, #4
 1182 007e 34E0     		b	.L69
 1183              	.L72:
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
 1184              		.loc 1 601 24
 1185 0080 0220     		movs	r0, #2
 1186 0082 FFF7FEFF 		bl	hals_adc_flag_get
 1187 0086 0346     		mov	r3, r0
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
 1188              		.loc 1 601 14
 1189 0088 002B     		cmp	r3, #0
 1190 008a E7D0     		beq	.L73
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait until end of conversion flag is raised */
 1191              		.loc 1 599 7
 1192 008c 02E0     		b	.L76
 1193              	.L71:
 609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 }
 610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_NO_SUPPORT;
 1194              		.loc 1 613 16
 1195 008e 6FF00303 		mvn	r3, #3
 1196 0092 2AE0     		b	.L69
 1197              	.L76:
 614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC EOC flag and STRC flag */
 617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_EOC);
 1198              		.loc 1 617 5
 1199 0094 0220     		movs	r0, #2
 1200 0096 FFF7FEFF 		bl	hals_adc_flag_clear
 618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_STRC);
 1201              		.loc 1 618 5
 1202 009a 1020     		movs	r0, #16
 1203 009c FFF7FEFF 		bl	hals_adc_flag_clear
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC states */
 621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     _adc_state_set(adc_dev, HAL_ADC_STATE_ROUTINE_EOC);
 1204              		.loc 1 621 5
 1205 00a0 2021     		movs	r1, #32
 1206 00a2 7868     		ldr	r0, [r7, #4]
 1207 00a4 FFF7FEFF 		bl	_adc_state_set
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 1208              		.loc 1 622 37
 1209 00a8 124B     		ldr	r3, .L77
 1210 00aa 1B68     		ldr	r3, [r3]
 1211 00ac 03F46023 		and	r3, r3, #917504
 1212              		.loc 1 622 7
 1213 00b0 B3F5602F 		cmp	r3, #917504
 1214 00b4 15D1     		bne	.L75
 623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (DISABLE == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 1215              		.loc 1 623 25 discriminator 1
 1216 00b6 0F4B     		ldr	r3, .L77
 1217 00b8 1B68     		ldr	r3, [r3]
 1218 00ba 03F00203 		and	r3, r3, #2
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 1219              		.loc 1 622 73 discriminator 1
 1220 00be 002B     		cmp	r3, #0
 1221 00c0 0FD1     		bne	.L75
 624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1222              		.loc 1 624 9
 1223 00c2 1021     		movs	r1, #16
 1224 00c4 7868     		ldr	r0, [r7, #4]
 1225 00c6 FFF7FEFF 		bl	_adc_state_clear
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 1226              		.loc 1 625 23
 1227 00ca 7868     		ldr	r0, [r7, #4]
 1228 00cc FFF7FEFF 		bl	hal_adc_state_get
 1229 00d0 0346     		mov	r3, r0
 1230              		.loc 1 625 51
 1231 00d2 03F48073 		and	r3, r3, #256
 1232              		.loc 1 625 11
 1233 00d6 002B     		cmp	r3, #0
 1234 00d8 03D1     		bne	.L75
 626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 1235              		.loc 1 626 13
 1236 00da 0121     		movs	r1, #1
 1237 00dc 7868     		ldr	r0, [r7, #4]
 1238 00de FFF7FEFF 		bl	_adc_state_set
 1239              	.L75:
 627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* unlock ADC */
 631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_UNLOCK(adc_dev);
 1240              		.loc 1 631 5
 1241 00e2 7B68     		ldr	r3, [r7, #4]
 1242 00e4 0022     		movs	r2, #0
 1243 00e6 5A77     		strb	r2, [r3, #29]
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1244              		.loc 1 633 12
 1245 00e8 0023     		movs	r3, #0
 1246              	.L69:
 634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1247              		.loc 1 634 1
 1248 00ea 1846     		mov	r0, r3
 1249 00ec 1037     		adds	r7, r7, #16
 1250              		.cfi_def_cfa_offset 8
 1251 00ee BD46     		mov	sp, r7
 1252              		.cfi_def_cfa_register 13
 1253              		@ sp needed
 1254 00f0 80BD     		pop	{r7, pc}
 1255              	.L78:
 1256 00f2 00BF     		.align	2
 1257              	.L77:
 1258 00f4 08240140 		.word	1073816584
 1259 00f8 04240140 		.word	1073816580
 1260 00fc 2C240140 		.word	1073816620
 1261              		.cfi_endproc
 1262              	.LFE127:
 1264              		.section	.text.hal_adc_routine_software_trigger_enable,"ax",%progbits
 1265              		.align	1
 1266              		.global	hal_adc_routine_software_trigger_enable
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu softvfp
 1272              	hal_adc_routine_software_trigger_enable:
 1273              	.LFB128:
 635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC routine sequence software trigger
 638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
 643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_routine_software_trigger_enable(hal_adc_dev_struct *adc_dev)
 645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1274              		.loc 1 645 1
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 8
 1277              		@ frame_needed = 1, uses_anonymous_args = 0
 1278 0000 80B5     		push	{r7, lr}
 1279              		.cfi_def_cfa_offset 8
 1280              		.cfi_offset 7, -8
 1281              		.cfi_offset 14, -4
 1282 0002 82B0     		sub	sp, sp, #8
 1283              		.cfi_def_cfa_offset 16
 1284 0004 00AF     		add	r7, sp, #0
 1285              		.cfi_def_cfa_register 7
 1286 0006 7860     		str	r0, [r7, #4]
 646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_software_trigger_enable(ADC_ROUTINE_CHANNEL);
 1287              		.loc 1 646 5
 1288 0008 0120     		movs	r0, #1
 1289 000a FFF7FEFF 		bl	hals_adc_software_trigger_enable
 647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1290              		.loc 1 647 1
 1291 000e 00BF     		nop
 1292 0010 0837     		adds	r7, r7, #8
 1293              		.cfi_def_cfa_offset 8
 1294 0012 BD46     		mov	sp, r7
 1295              		.cfi_def_cfa_register 13
 1296              		@ sp needed
 1297 0014 80BD     		pop	{r7, pc}
 1298              		.cfi_endproc
 1299              	.LFE128:
 1301              		.section	.text.hal_adc_start_interrupt,"ax",%progbits
 1302              		.align	1
 1303              		.global	hal_adc_start_interrupt
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu softvfp
 1309              	hal_adc_start_interrupt:
 1310              	.LFB129:
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      start ADC EOC interrupt
 651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_irq: EOC interrupt callback function structure
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_start_interrupt(hal_adc_dev_struct *adc_dev, hal_adc_irq_struct *p_irq)
 659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1311              		.loc 1 659 1
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 8
 1314              		@ frame_needed = 1, uses_anonymous_args = 0
 1315 0000 80B5     		push	{r7, lr}
 1316              		.cfi_def_cfa_offset 8
 1317              		.cfi_offset 7, -8
 1318              		.cfi_offset 14, -4
 1319 0002 82B0     		sub	sp, sp, #8
 1320              		.cfi_def_cfa_offset 16
 1321 0004 00AF     		add	r7, sp, #0
 1322              		.cfi_def_cfa_register 7
 1323 0006 7860     		str	r0, [r7, #4]
 1324 0008 3960     		str	r1, [r7]
 660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_irq)) {
 663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_irq] address is invalid");
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* lock ADC */
 669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_LOCK(adc_dev);
 1325              		.loc 1 669 5
 1326 000a 7B68     		ldr	r3, [r7, #4]
 1327 000c 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 1328 000e 012B     		cmp	r3, #1
 1329 0010 02D1     		bne	.L81
 1330              		.loc 1 669 5 is_stmt 0 discriminator 1
 1331 0012 6FF00103 		mvn	r3, #1
 1332 0016 59E0     		b	.L82
 1333              	.L81:
 1334              		.loc 1 669 5 discriminator 2
 1335 0018 7B68     		ldr	r3, [r7, #4]
 1336 001a 0122     		movs	r2, #1
 1337 001c 5A77     		strb	r2, [r3, #29]
 670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
 672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_enable(adc_dev)) {
 1338              		.loc 1 672 24 is_stmt 1 discriminator 2
 1339 001e 7868     		ldr	r0, [r7, #4]
 1340 0020 FFF7FEFF 		bl	_adc_enable
 1341 0024 0346     		mov	r3, r0
 1342              		.loc 1 672 7 discriminator 2
 1343 0026 002B     		cmp	r3, #0
 1344 0028 49D1     		bne	.L83
 673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
 674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_READY);
 1345              		.loc 1 674 9
 1346 002a 0121     		movs	r1, #1
 1347 002c 7868     		ldr	r0, [r7, #4]
 1348 002e FFF7FEFF 		bl	_adc_state_clear
 675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_EOC);
 1349              		.loc 1 675 9
 1350 0032 2021     		movs	r1, #32
 1351 0034 7868     		ldr	r0, [r7, #4]
 1352 0036 FFF7FEFF 		bl	_adc_state_clear
 676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1353              		.loc 1 676 9
 1354 003a 1021     		movs	r1, #16
 1355 003c 7868     		ldr	r0, [r7, #4]
 1356 003e FFF7FEFF 		bl	_adc_state_set
 677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if ADC configured in automatic inserted mode */
 679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) {
 1357              		.loc 1 679 19
 1358 0042 244B     		ldr	r3, .L89
 1359 0044 1B68     		ldr	r3, [r3]
 1360 0046 03F48063 		and	r3, r3, #1024
 1361              		.loc 1 679 11
 1362 004a 012B     		cmp	r3, #1
 1363 004c 09D1     		bne	.L84
 680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 1364              		.loc 1 680 13
 1365 004e 4FF40071 		mov	r1, #512
 1366 0052 7868     		ldr	r0, [r7, #4]
 1367 0054 FFF7FEFF 		bl	_adc_state_clear
 681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 1368              		.loc 1 681 13
 1369 0058 4FF48071 		mov	r1, #256
 1370 005c 7868     		ldr	r0, [r7, #4]
 1371 005e FFF7FEFF 		bl	_adc_state_set
 1372              	.L84:
 682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check if an inserted conversion is ongoing */
 684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 1373              		.loc 1 684 21
 1374 0062 7868     		ldr	r0, [r7, #4]
 1375 0064 FFF7FEFF 		bl	hal_adc_state_get
 1376 0068 0346     		mov	r3, r0
 1377              		.loc 1 684 49
 1378 006a 03F48073 		and	r3, r3, #256
 1379              		.loc 1 684 11
 1380 006e 012B     		cmp	r3, #1
 1381 0070 04D1     		bne	.L85
 685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_error_clear(adc_dev, HAL_ADC_ERROR_DMA);
 1382              		.loc 1 685 13
 1383 0072 0221     		movs	r1, #2
 1384 0074 7868     		ldr	r0, [r7, #4]
 1385 0076 FFF7FEFF 		bl	_adc_error_clear
 1386 007a 02E0     		b	.L86
 1387              	.L85:
 686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->error_state = HAL_ADC_ERROR_NONE;
 1388              		.loc 1 687 34
 1389 007c 7B68     		ldr	r3, [r7, #4]
 1390 007e 0022     		movs	r2, #0
 1391 0080 1A77     		strb	r2, [r3, #28]
 1392              	.L86:
 688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoc_handle = p_irq->adc_eoc_handle;
 1393              		.loc 1 690 48
 1394 0082 3B68     		ldr	r3, [r7]
 1395 0084 1A68     		ldr	r2, [r3]
 1396              		.loc 1 690 41
 1397 0086 7B68     		ldr	r3, [r7, #4]
 1398 0088 1A60     		str	r2, [r3]
 691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear ADC interrupt flag */
 693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_flag_clear(ADC_INT_FLAG_EOC);
 1399              		.loc 1 693 9
 1400 008a 0220     		movs	r0, #2
 1401 008c FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
 694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC end of sequence conversion flag */
 695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_EOC);
 1402              		.loc 1 695 9
 1403 0090 0220     		movs	r0, #2
 1404 0092 FFF7FEFF 		bl	hals_adc_interrupt_enable
 696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable the conversion of routine sequence */
 697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) {
 1405              		.loc 1 697 40
 1406 0096 104B     		ldr	r3, .L89+4
 1407 0098 1B68     		ldr	r3, [r3]
 1408 009a 03F46023 		and	r3, r3, #917504
 1409              		.loc 1 697 11
 1410 009e B3F5602F 		cmp	r3, #917504
 1411 00a2 07D1     		bne	.L87
 698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable software trigger */
 699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 1412              		.loc 1 699 13
 1413 00a4 0121     		movs	r1, #1
 1414 00a6 0120     		movs	r0, #1
 1415 00a8 FFF7FEFF 		bl	hals_adc_external_trigger_config
 700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_software_trigger_enable(ADC_ROUTINE_CHANNEL);
 1416              		.loc 1 700 13
 1417 00ac 0120     		movs	r0, #1
 1418 00ae FFF7FEFF 		bl	hals_adc_software_trigger_enable
 1419 00b2 07E0     		b	.L88
 1420              	.L87:
 701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable external trigger */
 703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 1421              		.loc 1 703 13
 1422 00b4 0121     		movs	r1, #1
 1423 00b6 0120     		movs	r0, #1
 1424 00b8 FFF7FEFF 		bl	hals_adc_external_trigger_config
 1425 00bc 02E0     		b	.L88
 1426              	.L83:
 704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 1427              		.loc 1 706 16
 1428 00be 6FF00703 		mvn	r3, #7
 1429 00c2 03E0     		b	.L82
 1430              	.L88:
 707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* unlock ADC */
 710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_UNLOCK(adc_dev);
 1431              		.loc 1 710 5
 1432 00c4 7B68     		ldr	r3, [r7, #4]
 1433 00c6 0022     		movs	r2, #0
 1434 00c8 5A77     		strb	r2, [r3, #29]
 711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1435              		.loc 1 712 12
 1436 00ca 0023     		movs	r3, #0
 1437              	.L82:
 713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1438              		.loc 1 713 1
 1439 00cc 1846     		mov	r0, r3
 1440 00ce 0837     		adds	r7, r7, #8
 1441              		.cfi_def_cfa_offset 8
 1442 00d0 BD46     		mov	sp, r7
 1443              		.cfi_def_cfa_register 13
 1444              		@ sp needed
 1445 00d2 80BD     		pop	{r7, pc}
 1446              	.L90:
 1447              		.align	2
 1448              	.L89:
 1449 00d4 04240140 		.word	1073816580
 1450 00d8 08240140 		.word	1073816584
 1451              		.cfi_endproc
 1452              	.LFE129:
 1454              		.section	.text.hal_adc_stop_interrupt,"ax",%progbits
 1455              		.align	1
 1456              		.global	hal_adc_stop_interrupt
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu softvfp
 1462              	hal_adc_stop_interrupt:
 1463              	.LFB130:
 714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      stop ADC EOC interrupt
 717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_stop_interrupt(hal_adc_dev_struct *adc_dev)
 724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1464              		.loc 1 724 1
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 8
 1467              		@ frame_needed = 1, uses_anonymous_args = 0
 1468 0000 80B5     		push	{r7, lr}
 1469              		.cfi_def_cfa_offset 8
 1470              		.cfi_offset 7, -8
 1471              		.cfi_offset 14, -4
 1472 0002 82B0     		sub	sp, sp, #8
 1473              		.cfi_def_cfa_offset 16
 1474 0004 00AF     		add	r7, sp, #0
 1475              		.cfi_def_cfa_register 7
 1476 0006 7860     		str	r0, [r7, #4]
 725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is disabled */
 734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 1477              		.loc 1 734 24
 1478 0008 7868     		ldr	r0, [r7, #4]
 1479 000a FFF7FEFF 		bl	_adc_disable
 1480 000e 0346     		mov	r3, r0
 1481              		.loc 1 734 7
 1482 0010 002B     		cmp	r3, #0
 1483 0012 14D1     		bne	.L92
 735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* end of sequence conversion interrupt */
 736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_disable(ADC_INT_EOC);
 1484              		.loc 1 736 9
 1485 0014 0220     		movs	r0, #2
 1486 0016 FFF7FEFF 		bl	hals_adc_interrupt_disable
 737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoc_handle = NULL;
 1487              		.loc 1 737 41
 1488 001a 7B68     		ldr	r3, [r7, #4]
 1489 001c 0022     		movs	r2, #0
 1490 001e 1A60     		str	r2, [r3]
 738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
 740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1491              		.loc 1 740 9
 1492 0020 1021     		movs	r1, #16
 1493 0022 7868     		ldr	r0, [r7, #4]
 1494 0024 FFF7FEFF 		bl	_adc_state_clear
 741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 1495              		.loc 1 741 9
 1496 0028 4FF48071 		mov	r1, #256
 1497 002c 7868     		ldr	r0, [r7, #4]
 1498 002e FFF7FEFF 		bl	_adc_state_clear
 742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 1499              		.loc 1 742 9
 1500 0032 0121     		movs	r1, #1
 1501 0034 7868     		ldr	r0, [r7, #4]
 1502 0036 FFF7FEFF 		bl	_adc_state_set
 743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1503              		.loc 1 747 12
 1504 003a 0023     		movs	r3, #0
 1505 003c 01E0     		b	.L94
 1506              	.L92:
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 1507              		.loc 1 744 16
 1508 003e 6FF00703 		mvn	r3, #7
 1509              	.L94:
 748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1510              		.loc 1 748 1
 1511 0042 1846     		mov	r0, r3
 1512 0044 0837     		adds	r7, r7, #8
 1513              		.cfi_def_cfa_offset 8
 1514 0046 BD46     		mov	sp, r7
 1515              		.cfi_def_cfa_register 13
 1516              		@ sp needed
 1517 0048 80BD     		pop	{r7, pc}
 1518              		.cfi_endproc
 1519              	.LFE130:
 1521              		.section	.text.hal_adc_start_dma,"ax",%progbits
 1522              		.align	1
 1523              		.global	hal_adc_start_dma
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1527              		.fpu softvfp
 1529              	hal_adc_start_dma:
 1530              	.LFB131:
 749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC and start the conversion of routine sequence with DMA
 752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structrue
 753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  pdata: the source memory buffer address
 756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  length: the number of data to be transferred from source to destination
 757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  dmacb: ADC DMA transfer complete interrupt callback function structure
 758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   transcom_handle: DMA transfer complete interrupt handler
 759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   error_handle: ADC DMA error interrupt handler
 760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_HARDWARE, details refer to gd32
 762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_start_dma(hal_adc_dev_struct *adc_dev, uint32_t *pdata, uint32_t length, hal_adc_dm
 764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1531              		.loc 1 764 1
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 32
 1534              		@ frame_needed = 1, uses_anonymous_args = 0
 1535 0000 80B5     		push	{r7, lr}
 1536              		.cfi_def_cfa_offset 8
 1537              		.cfi_offset 7, -8
 1538              		.cfi_offset 14, -4
 1539 0002 8AB0     		sub	sp, sp, #40
 1540              		.cfi_def_cfa_offset 48
 1541 0004 02AF     		add	r7, sp, #8
 1542              		.cfi_def_cfa 7, 40
 1543 0006 F860     		str	r0, [r7, #12]
 1544 0008 B960     		str	r1, [r7, #8]
 1545 000a 7A60     		str	r2, [r7, #4]
 1546 000c 3B60     		str	r3, [r7]
 765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_dma_irq_struct dma_irq;
 766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == pdata) || (NULL == dmacb)) {
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [pdata] or [dmacb] address is invalid");
 771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(0U == length) {
 774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("parameter [length] value is invalid");
 775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_VAL;
 776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* lock ADC */
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_LOCK(adc_dev);
 1547              		.loc 1 780 5
 1548 000e FB68     		ldr	r3, [r7, #12]
 1549 0010 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 1550 0012 012B     		cmp	r3, #1
 1551 0014 02D1     		bne	.L96
 1552              		.loc 1 780 5 is_stmt 0 discriminator 1
 1553 0016 6FF00103 		mvn	r3, #1
 1554 001a 78E0     		b	.L104
 1555              	.L96:
 1556              		.loc 1 780 5 discriminator 2
 1557 001c FB68     		ldr	r3, [r7, #12]
 1558 001e 0122     		movs	r2, #1
 1559 0020 5A77     		strb	r2, [r3, #29]
 781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_dma_struct_init(HAL_DMA_IRQ_STRUCT, &dma_irq);
 1560              		.loc 1 782 5 is_stmt 1 discriminator 2
 1561 0022 07F11403 		add	r3, r7, #20
 1562 0026 1946     		mov	r1, r3
 1563 0028 0220     		movs	r0, #2
 1564 002a FFF7FEFF 		bl	hal_dma_struct_init
 783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_enable(adc_dev)) {
 1565              		.loc 1 785 24 discriminator 2
 1566 002e F868     		ldr	r0, [r7, #12]
 1567 0030 FFF7FEFF 		bl	_adc_enable
 1568 0034 0346     		mov	r3, r0
 1569              		.loc 1 785 7 discriminator 2
 1570 0036 002B     		cmp	r3, #0
 1571 0038 62D1     		bne	.L98
 786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
 787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_READY);
 1572              		.loc 1 787 9
 1573 003a 0121     		movs	r1, #1
 1574 003c F868     		ldr	r0, [r7, #12]
 1575 003e FFF7FEFF 		bl	_adc_state_clear
 788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_EOC);
 1576              		.loc 1 788 9
 1577 0042 2021     		movs	r1, #32
 1578 0044 F868     		ldr	r0, [r7, #12]
 1579 0046 FFF7FEFF 		bl	_adc_state_clear
 789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1580              		.loc 1 789 9
 1581 004a 1021     		movs	r1, #16
 1582 004c F868     		ldr	r0, [r7, #12]
 1583 004e FFF7FEFF 		bl	_adc_state_set
 790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if conversions on routine sequence are also triggering inserted sequence */
 792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) {
 1584              		.loc 1 792 19
 1585 0052 314B     		ldr	r3, .L105
 1586 0054 1B68     		ldr	r3, [r3]
 1587 0056 03F48063 		and	r3, r3, #1024
 1588              		.loc 1 792 11
 1589 005a 012B     		cmp	r3, #1
 1590 005c 09D1     		bne	.L99
 793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 1591              		.loc 1 793 13
 1592 005e 4FF40071 		mov	r1, #512
 1593 0062 F868     		ldr	r0, [r7, #12]
 1594 0064 FFF7FEFF 		bl	_adc_state_clear
 794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 1595              		.loc 1 794 13
 1596 0068 4FF48071 		mov	r1, #256
 1597 006c F868     		ldr	r0, [r7, #12]
 1598 006e FFF7FEFF 		bl	_adc_state_set
 1599              	.L99:
 795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check if an inserted conversion is ongoing */
 797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 1600              		.loc 1 797 21
 1601 0072 F868     		ldr	r0, [r7, #12]
 1602 0074 FFF7FEFF 		bl	hal_adc_state_get
 1603 0078 0346     		mov	r3, r0
 1604              		.loc 1 797 49
 1605 007a 03F48073 		and	r3, r3, #256
 1606              		.loc 1 797 11
 1607 007e 012B     		cmp	r3, #1
 1608 0080 04D1     		bne	.L100
 798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_error_clear(adc_dev, HAL_ADC_ERROR_DMA);
 1609              		.loc 1 798 13
 1610 0082 0221     		movs	r1, #2
 1611 0084 F868     		ldr	r0, [r7, #12]
 1612 0086 FFF7FEFF 		bl	_adc_error_clear
 1613 008a 02E0     		b	.L101
 1614              	.L100:
 799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->error_state = HAL_ADC_ERROR_NONE;
 1615              		.loc 1 800 34
 1616 008c FB68     		ldr	r3, [r7, #12]
 1617 008e 0022     		movs	r2, #0
 1618 0090 1A77     		strb	r2, [r3, #28]
 1619              	.L101:
 801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear ADC flag */
 804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_flag_clear(ADC_FLAG_EOC);
 1620              		.loc 1 804 9
 1621 0092 0220     		movs	r0, #2
 1622 0094 FFF7FEFF 		bl	hals_adc_flag_clear
 805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.full_transcom_handle = dmacb->full_transcom_handle;
 1623              		.loc 1 806 54
 1624 0098 3B68     		ldr	r3, [r7]
 1625 009a 1A68     		ldr	r2, [r3]
 1626              		.loc 1 806 47
 1627 009c FB68     		ldr	r3, [r7, #12]
 1628 009e 1A61     		str	r2, [r3, #16]
 807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.half_transcom_handle = dmacb->half_transcom_handle;
 1629              		.loc 1 807 54
 1630 00a0 3B68     		ldr	r3, [r7]
 1631 00a2 5A68     		ldr	r2, [r3, #4]
 1632              		.loc 1 807 47
 1633 00a4 FB68     		ldr	r3, [r7, #12]
 1634 00a6 5A61     		str	r2, [r3, #20]
 808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.error_handle    = dmacb->error_handle;
 1635              		.loc 1 808 49
 1636 00a8 3B68     		ldr	r3, [r7]
 1637 00aa 9A68     		ldr	r2, [r3, #8]
 1638              		.loc 1 808 42
 1639 00ac FB68     		ldr	r3, [r7, #12]
 1640 00ae 9A61     		str	r2, [r3, #24]
 809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set the DMA transfer complete callback */
 811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         dma_irq.full_finish_handle = _adc_dma_full_transfer_complete;
 1641              		.loc 1 811 36
 1642 00b0 1A4B     		ldr	r3, .L105+4
 1643 00b2 FB61     		str	r3, [r7, #28]
 812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         dma_irq.half_finish_handle = _adc_dma_half_transfer_complete;
 1644              		.loc 1 812 36
 1645 00b4 1A4B     		ldr	r3, .L105+8
 1646 00b6 BB61     		str	r3, [r7, #24]
 813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         dma_irq.error_handle       = _adc_dma_error;
 1647              		.loc 1 813 36
 1648 00b8 1A4B     		ldr	r3, .L105+12
 1649 00ba 7B61     		str	r3, [r7, #20]
 814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC DMA mode */
 816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_dma_mode_enable();
 1650              		.loc 1 816 9
 1651 00bc FFF7FEFF 		bl	hals_adc_dma_mode_enable
 817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* start the DMA channel */
 818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hal_dma_start_interrupt(adc_dev->p_dma_adc, (uint32_t)&ADC_RDATA, (uint32_t)pdata, length,
 1652              		.loc 1 818 9
 1653 00c0 FB68     		ldr	r3, [r7, #12]
 1654 00c2 D868     		ldr	r0, [r3, #12]
 1655 00c4 BA68     		ldr	r2, [r7, #8]
 1656 00c6 7B68     		ldr	r3, [r7, #4]
 1657 00c8 99B2     		uxth	r1, r3
 1658 00ca 07F11403 		add	r3, r7, #20
 1659 00ce 0093     		str	r3, [sp]
 1660 00d0 0B46     		mov	r3, r1
 1661 00d2 1549     		ldr	r1, .L105+16
 1662 00d4 FFF7FEFF 		bl	hal_dma_start_interrupt
 819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                 &dma_irq);
 820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable the conversion of routine sequence */
 822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) {
 1663              		.loc 1 822 40
 1664 00d8 144B     		ldr	r3, .L105+20
 1665 00da 1B68     		ldr	r3, [r3]
 1666 00dc 03F46023 		and	r3, r3, #917504
 1667              		.loc 1 822 11
 1668 00e0 B3F5602F 		cmp	r3, #917504
 1669 00e4 07D1     		bne	.L102
 823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable software trigger */
 824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 1670              		.loc 1 824 13
 1671 00e6 0121     		movs	r1, #1
 1672 00e8 0120     		movs	r0, #1
 1673 00ea FFF7FEFF 		bl	hals_adc_external_trigger_config
 825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_software_trigger_enable(ADC_ROUTINE_CHANNEL);
 1674              		.loc 1 825 13
 1675 00ee 0120     		movs	r0, #1
 1676 00f0 FFF7FEFF 		bl	hals_adc_software_trigger_enable
 1677 00f4 07E0     		b	.L103
 1678              	.L102:
 826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable external trigger */
 829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 1679              		.loc 1 829 13
 1680 00f6 0121     		movs	r1, #1
 1681 00f8 0120     		movs	r0, #1
 1682 00fa FFF7FEFF 		bl	hals_adc_external_trigger_config
 1683 00fe 02E0     		b	.L103
 1684              	.L98:
 830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 1685              		.loc 1 832 16
 1686 0100 6FF00703 		mvn	r3, #7
 1687 0104 03E0     		b	.L104
 1688              	.L103:
 833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* unlock ADC */
 836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_UNLOCK(adc_dev);
 1689              		.loc 1 836 5
 1690 0106 FB68     		ldr	r3, [r7, #12]
 1691 0108 0022     		movs	r2, #0
 1692 010a 5A77     		strb	r2, [r3, #29]
 837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1693              		.loc 1 838 12
 1694 010c 0023     		movs	r3, #0
 1695              	.L104:
 839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1696              		.loc 1 839 1 discriminator 1
 1697 010e 1846     		mov	r0, r3
 1698 0110 2037     		adds	r7, r7, #32
 1699              		.cfi_def_cfa_offset 8
 1700 0112 BD46     		mov	sp, r7
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 0114 80BD     		pop	{r7, pc}
 1704              	.L106:
 1705 0116 00BF     		.align	2
 1706              	.L105:
 1707 0118 04240140 		.word	1073816580
 1708 011c 00000000 		.word	_adc_dma_full_transfer_complete
 1709 0120 00000000 		.word	_adc_dma_half_transfer_complete
 1710 0124 00000000 		.word	_adc_dma_error
 1711 0128 4C240140 		.word	1073816652
 1712 012c 08240140 		.word	1073816584
 1713              		.cfi_endproc
 1714              	.LFE131:
 1716              		.section	.text.hal_adc_stop_dma,"ax",%progbits
 1717              		.align	1
 1718              		.global	hal_adc_stop_dma
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1722              		.fpu softvfp
 1724              	hal_adc_stop_dma:
 1725              	.LFB132:
 840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      stop the conversion of routine sequence, disable ADC DMA mode and disable ADC
 843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
 848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_stop_dma(hal_adc_dev_struct *adc_dev)
 850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1726              		.loc 1 850 1
 1727              		.cfi_startproc
 1728              		@ args = 0, pretend = 0, frame = 8
 1729              		@ frame_needed = 1, uses_anonymous_args = 0
 1730 0000 80B5     		push	{r7, lr}
 1731              		.cfi_def_cfa_offset 8
 1732              		.cfi_offset 7, -8
 1733              		.cfi_offset 14, -4
 1734 0002 82B0     		sub	sp, sp, #8
 1735              		.cfi_def_cfa_offset 16
 1736 0004 00AF     		add	r7, sp, #0
 1737              		.cfi_def_cfa_register 7
 1738 0006 7860     		str	r0, [r7, #4]
 851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
 854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
 860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 1739              		.loc 1 860 24
 1740 0008 7868     		ldr	r0, [r7, #4]
 1741 000a FFF7FEFF 		bl	_adc_disable
 1742 000e 0346     		mov	r3, r0
 1743              		.loc 1 860 7
 1744 0010 002B     		cmp	r3, #0
 1745 0012 1ED1     		bne	.L108
 861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable ADC DMA mode */
 862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_dma_mode_disable();
 1746              		.loc 1 862 9
 1747 0014 FFF7FEFF 		bl	hals_adc_dma_mode_disable
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable the DMA channel */
 864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hal_dma_stop(adc_dev->p_dma_adc);
 1748              		.loc 1 864 9
 1749 0018 7B68     		ldr	r3, [r7, #4]
 1750 001a DB68     		ldr	r3, [r3, #12]
 1751 001c 1846     		mov	r0, r3
 1752 001e FFF7FEFF 		bl	hal_dma_stop
 865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* reset DMA callback function interrupt handler */
 867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.full_transcom_handle = NULL;
 1753              		.loc 1 867 47
 1754 0022 7B68     		ldr	r3, [r7, #4]
 1755 0024 0022     		movs	r2, #0
 1756 0026 1A61     		str	r2, [r3, #16]
 868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.half_transcom_handle = NULL;
 1757              		.loc 1 868 47
 1758 0028 7B68     		ldr	r3, [r7, #4]
 1759 002a 0022     		movs	r2, #0
 1760 002c 5A61     		str	r2, [r3, #20]
 869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_dma.error_handle = NULL;
 1761              		.loc 1 869 39
 1762 002e 7B68     		ldr	r3, [r7, #4]
 1763 0030 0022     		movs	r2, #0
 1764 0032 9A61     		str	r2, [r3, #24]
 870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
 872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 1765              		.loc 1 872 9
 1766 0034 1021     		movs	r1, #16
 1767 0036 7868     		ldr	r0, [r7, #4]
 1768 0038 FFF7FEFF 		bl	_adc_state_clear
 873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 1769              		.loc 1 873 9
 1770 003c 4FF48071 		mov	r1, #256
 1771 0040 7868     		ldr	r0, [r7, #4]
 1772 0042 FFF7FEFF 		bl	_adc_state_clear
 874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 1773              		.loc 1 874 9
 1774 0046 0121     		movs	r1, #1
 1775 0048 7868     		ldr	r0, [r7, #4]
 1776 004a FFF7FEFF 		bl	_adc_state_set
 875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1777              		.loc 1 879 12
 1778 004e 0023     		movs	r3, #0
 1779 0050 01E0     		b	.L110
 1780              	.L108:
 876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 1781              		.loc 1 876 16
 1782 0052 6FF00703 		mvn	r3, #7
 1783              	.L110:
 880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1784              		.loc 1 880 1
 1785 0056 1846     		mov	r0, r3
 1786 0058 0837     		adds	r7, r7, #8
 1787              		.cfi_def_cfa_offset 8
 1788 005a BD46     		mov	sp, r7
 1789              		.cfi_def_cfa_register 13
 1790              		@ sp needed
 1791 005c 80BD     		pop	{r7, pc}
 1792              		.cfi_endproc
 1793              	.LFE132:
 1795              		.section	.text.hal_adc_inserted_channel_config,"ax",%progbits
 1796              		.align	1
 1797              		.global	hal_adc_inserted_channel_config
 1798              		.syntax unified
 1799              		.thumb
 1800              		.thumb_func
 1801              		.fpu softvfp
 1803              	hal_adc_inserted_channel_config:
 1804              	.LFB133:
 881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      initialize ADC inserted channel
 884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_ichannel: the pointer of ADC inserted sequence init structure
 888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   inserted_sequence_conversions: ENABLE, DISABLE
 889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   inserted_sequence_length: 1-4
 890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   inserted_sequence_external_trigger_select: inserted sequence trigger source
 891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T0_TRGO: TIMER0 TRGO event select
 893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T0_CH3: TIMER0 CH3 event select
 894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T1_TRGO: TIMER1 TRGO event select
 895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T1_CH0: TIMER1 CH0 event select
 896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T2_CH3: TIMER2 CH3 event select
 897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_T14_TRGO: TIMER14 TRGO event select
 898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
 899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_EXTTRIG_INSERTED_NONE: software trigger
 900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   auto_convert:
 901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable auto convert
 902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable auto convert
 903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   discontinuous_mode:
 904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable discontinuous mode
 905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable discontinuous mode
 906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd32f3x0_hal.h
 908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_channel_config(hal_adc_dev_struct *adc_dev, hal_adc_inserted_config_struct
 910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1805              		.loc 1 910 1
 1806              		.cfi_startproc
 1807              		@ args = 0, pretend = 0, frame = 8
 1808              		@ frame_needed = 1, uses_anonymous_args = 0
 1809 0000 80B5     		push	{r7, lr}
 1810              		.cfi_def_cfa_offset 8
 1811              		.cfi_offset 7, -8
 1812              		.cfi_offset 14, -4
 1813 0002 82B0     		sub	sp, sp, #8
 1814              		.cfi_def_cfa_offset 16
 1815 0004 00AF     		add	r7, sp, #0
 1816              		.cfi_def_cfa_register 7
 1817 0006 7860     		str	r0, [r7, #4]
 1818 0008 3960     		str	r1, [r7]
 911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_ichannel)) {
 914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_iinit] address is invalid");
 915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC inserted channel initialize */
 920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ENABLE == p_ichannel->inserted_sequence_conversions) {
 1819              		.loc 1 920 28
 1820 000a 3B68     		ldr	r3, [r7]
 1821 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1822              		.loc 1 920 7
 1823 000e 012B     		cmp	r3, #1
 1824 0010 45D1     		bne	.L112
 921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC inserted channel length config */
 922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_channel_length_config(ADC_INSERTED_CHANNEL, p_ichannel->inserted_sequence_length);
 1825              		.loc 1 922 9
 1826 0012 3B68     		ldr	r3, [r7]
 1827 0014 5B68     		ldr	r3, [r3, #4]
 1828 0016 1946     		mov	r1, r3
 1829 0018 0220     		movs	r0, #2
 1830 001a FFF7FEFF 		bl	hals_adc_channel_length_config
 923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC inserted channel external trigger config */
 925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_external_trigger_source_config(ADC_INSERTED_CHANNEL,
 1831              		.loc 1 925 9
 1832 001e 3B68     		ldr	r3, [r7]
 1833 0020 9B68     		ldr	r3, [r3, #8]
 1834 0022 1946     		mov	r1, r3
 1835 0024 0220     		movs	r0, #2
 1836 0026 FFF7FEFF 		bl	hals_adc_external_trigger_source_config
 926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                                 p_ichannel->inserted_sequence_external_trigger_sele
 927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC inserted channel sequence convert automatically config */
 929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ENABLE == p_ichannel->auto_convert) {
 1837              		.loc 1 929 32
 1838 002a 3B68     		ldr	r3, [r7]
 1839 002c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1840              		.loc 1 929 11
 1841 002e 012B     		cmp	r3, #1
 1842 0030 13D1     		bne	.L113
 930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(ADC_EXTTRIG_INSERTED_NONE == p_ichannel->inserted_sequence_external_trigger_select) 
 1843              		.loc 1 930 55
 1844 0032 3B68     		ldr	r3, [r7]
 1845 0034 9B68     		ldr	r3, [r3, #8]
 1846              		.loc 1 930 15
 1847 0036 B3F5E04F 		cmp	r3, #28672
 1848 003a 07D1     		bne	.L114
 931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_special_function_config(ADC_INSERTED_CHANNEL_AUTO, p_ichannel->auto_conver
 1849              		.loc 1 931 17
 1850 003c 3B68     		ldr	r3, [r7]
 1851 003e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1852 0040 1946     		mov	r1, r3
 1853 0042 4FF48060 		mov	r0, #1024
 1854 0046 FFF7FEFF 		bl	hals_adc_special_function_config
 1855 004a 0CE0     		b	.L115
 1856              	.L114:
 932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             } else {
 933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 1857              		.loc 1 933 17
 1858 004c 0421     		movs	r1, #4
 1859 004e 7868     		ldr	r0, [r7, #4]
 1860 0050 FFF7FEFF 		bl	_adc_error_set
 934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 return HAL_ERR_NO_SUPPORT;
 1861              		.loc 1 934 24
 1862 0054 6FF00303 		mvn	r3, #3
 1863 0058 22E0     		b	.L116
 1864              	.L113:
 935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~((uint32_t)ADC_CTL0_ICA);
 1865              		.loc 1 937 22
 1866 005a 134B     		ldr	r3, .L119
 1867 005c 1B68     		ldr	r3, [r3]
 1868 005e 124A     		ldr	r2, .L119
 1869 0060 23F48063 		bic	r3, r3, #1024
 1870 0064 1360     		str	r3, [r2]
 1871              	.L115:
 938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* ADC discontinuous mode config */
 941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ENABLE == p_ichannel->discontinuous_mode) {
 1872              		.loc 1 941 32
 1873 0066 3B68     		ldr	r3, [r7]
 1874 0068 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1875              		.loc 1 941 11
 1876 006a 012B     		cmp	r3, #1
 1877 006c 11D1     		bne	.L117
 942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* inserted discontinuous can be enabled only if auto-inserted mode is disabled.   */
 943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(DISABLE == p_ichannel->auto_convert) {
 1878              		.loc 1 943 37
 1879 006e 3B68     		ldr	r3, [r7]
 1880 0070 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1881              		.loc 1 943 15
 1882 0072 002B     		cmp	r3, #0
 1883 0074 06D1     		bne	.L118
 944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 ADC_CTL0 |= (uint32_t)ADC_CTL0_DISIC;
 1884              		.loc 1 944 26
 1885 0076 0C4B     		ldr	r3, .L119
 1886 0078 1B68     		ldr	r3, [r3]
 1887 007a 0B4A     		ldr	r2, .L119
 1888 007c 43F48053 		orr	r3, r3, #4096
 1889 0080 1360     		str	r3, [r2]
 1890 0082 0CE0     		b	.L112
 1891              	.L118:
 945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             } else {
 946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 1892              		.loc 1 946 17
 1893 0084 0421     		movs	r1, #4
 1894 0086 7868     		ldr	r0, [r7, #4]
 1895 0088 FFF7FEFF 		bl	_adc_error_set
 947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 return HAL_ERR_NO_SUPPORT;
 1896              		.loc 1 947 24
 1897 008c 6FF00303 		mvn	r3, #3
 1898 0090 06E0     		b	.L116
 1899              	.L117:
 948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
 949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
 950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DISIC);
 1900              		.loc 1 950 22
 1901 0092 054B     		ldr	r3, .L119
 1902 0094 1B68     		ldr	r3, [r3]
 1903 0096 044A     		ldr	r2, .L119
 1904 0098 23F48053 		bic	r3, r3, #4096
 1905 009c 1360     		str	r3, [r2]
 1906              	.L112:
 951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 1907              		.loc 1 954 12
 1908 009e 0023     		movs	r3, #0
 1909              	.L116:
 955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 1910              		.loc 1 955 1
 1911 00a0 1846     		mov	r0, r3
 1912 00a2 0837     		adds	r7, r7, #8
 1913              		.cfi_def_cfa_offset 8
 1914 00a4 BD46     		mov	sp, r7
 1915              		.cfi_def_cfa_register 13
 1916              		@ sp needed
 1917 00a6 80BD     		pop	{r7, pc}
 1918              	.L120:
 1919              		.align	2
 1920              	.L119:
 1921 00a8 04240140 		.word	1073816580
 1922              		.cfi_endproc
 1923              	.LFE133:
 1925              		.section	.text.hal_adc_inserted_rank_config,"ax",%progbits
 1926              		.align	1
 1927              		.global	hal_adc_inserted_rank_config
 1928              		.syntax unified
 1929              		.thumb
 1930              		.thumb_func
 1931              		.fpu softvfp
 1933              	hal_adc_inserted_rank_config:
 1934              	.LFB134:
 956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
 958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC inserted rank
 959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
 962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_irank: the pointer of ADC inserted channel configuration structure
 963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   channel: ADC_CHANNEL_x(x=0..18)
 964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   inserted_sequence:
 965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     the argument could be selected from enumeration <hal_adc_inserted_sequence_enum
 966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   sampling_time: the sample time value
 967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   only one parameter can be selected which is shown as below:
 968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_1POINT5: 1.5 sampling cycles
 969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_7POINT5: 7.5 sampling cycles
 970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_13POINT5: 13.5 sampling cycles
 971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_28POINT5: 28.5 sampling cycles
 972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_41POINT5: 41.5 sampling cycles
 973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_55POINT5: 55.5 sampling cycles
 974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_71POINT5: 71.5 sampling cycles
 975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_SAMPLETIME_239POINT5: 239.5 sampling cycles
 976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   data_offset: the offset data(0-0x0FFF)
 977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
 978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd32f3x0_hal.h
 979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
 980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_rank_config(hal_adc_dev_struct *adc_dev, hal_adc_inserted_rank_config_stru
 981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 1935              		.loc 1 981 1
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 24
 1938              		@ frame_needed = 1, uses_anonymous_args = 0
 1939 0000 80B5     		push	{r7, lr}
 1940              		.cfi_def_cfa_offset 8
 1941              		.cfi_offset 7, -8
 1942              		.cfi_offset 14, -4
 1943 0002 86B0     		sub	sp, sp, #24
 1944              		.cfi_def_cfa_offset 32
 1945 0004 00AF     		add	r7, sp, #0
 1946              		.cfi_def_cfa_register 7
 1947 0006 7860     		str	r0, [r7, #4]
 1948 0008 3960     		str	r1, [r7]
 982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t reg_temp;
 983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t length_temp;
 984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     __IO uint32_t wait_loop = 0;
 1949              		.loc 1 984 19
 1950 000a 0023     		movs	r3, #0
 1951 000c BB60     		str	r3, [r7, #8]
 985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint8_t inserted_length;
 986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
 988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
 989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_irank)) {
 990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_ichannel] address is invalid");
 991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
 992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
 994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC inserted channel length */
 996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     length_temp = ((ADC_ISQ & ADC_ISQ_IL) >> 20U) + 1U;
 1952              		.loc 1 996 21
 1953 000e 504B     		ldr	r3, .L132
 1954 0010 1B68     		ldr	r3, [r3]
 1955              		.loc 1 996 43
 1956 0012 1B0D     		lsrs	r3, r3, #20
 1957 0014 03F00303 		and	r3, r3, #3
 1958              		.loc 1 996 17
 1959 0018 0133     		adds	r3, r3, #1
 1960 001a 7B61     		str	r3, [r7, #20]
 997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
 998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET == __HAL_ADC_GET_SCAN_MODE) {
 1961              		.loc 1 998 17
 1962 001c 4D4B     		ldr	r3, .L132+4
 1963 001e 1B68     		ldr	r3, [r3]
 1964 0020 03F48073 		and	r3, r3, #256
 1965              		.loc 1 998 7
 1966 0024 002B     		cmp	r3, #0
 1967 0026 14D1     		bne	.L122
 999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(ADC_INSERTED_SEQUENCE_0 == p_irank->inserted_sequence) {
 1968              		.loc 1 999 46
 1969 0028 3B68     		ldr	r3, [r7]
 1970 002a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1971              		.loc 1 999 11
 1972 002c 002B     		cmp	r3, #0
 1973 002e 09D1     		bne	.L123
1000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* ADC inserted channel config */
1001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_inserted_channel_config(ADC_INSERTED_SEQUENCE_0, p_irank->channel, p_irank->sa
 1974              		.loc 1 1001 78
 1975 0030 3B68     		ldr	r3, [r7]
 1976 0032 1B68     		ldr	r3, [r3]
 1977              		.loc 1 1001 13
 1978 0034 D9B2     		uxtb	r1, r3
 1979 0036 3B68     		ldr	r3, [r7]
 1980 0038 5B68     		ldr	r3, [r3, #4]
 1981 003a 1A46     		mov	r2, r3
 1982 003c 0020     		movs	r0, #0
 1983 003e FFF7FEFF 		bl	hals_adc_inserted_channel_config
 1984 0042 39E0     		b	.L124
 1985              	.L123:
1002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
1003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 1986              		.loc 1 1003 13
 1987 0044 0421     		movs	r1, #4
 1988 0046 7868     		ldr	r0, [r7, #4]
 1989 0048 FFF7FEFF 		bl	_adc_error_set
1004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             return HAL_ERR_NO_SUPPORT;
 1990              		.loc 1 1004 20
 1991 004c 6FF00303 		mvn	r3, #3
 1992 0050 79E0     		b	.L125
 1993              	.L122:
1005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(p_irank->inserted_sequence <= (length_temp - 1U)) {
 1994              		.loc 1 1007 19
 1995 0052 3B68     		ldr	r3, [r7]
 1996 0054 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1997 0056 1A46     		mov	r2, r3
 1998              		.loc 1 1007 55
 1999 0058 7B69     		ldr	r3, [r7, #20]
 2000 005a 013B     		subs	r3, r3, #1
 2001              		.loc 1 1007 11
 2002 005c 9A42     		cmp	r2, r3
 2003 005e 0AD8     		bhi	.L126
1008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* ADC inserted channel config */
1009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_inserted_channel_config(p_irank->inserted_sequence, p_irank->channel,
 2004              		.loc 1 1009 53
 2005 0060 3B68     		ldr	r3, [r7]
 2006 0062 187B     		ldrb	r0, [r3, #12]	@ zero_extendqisi2
 2007              		.loc 1 1009 81
 2008 0064 3B68     		ldr	r3, [r7]
 2009 0066 1B68     		ldr	r3, [r3]
 2010              		.loc 1 1009 13
 2011 0068 D9B2     		uxtb	r1, r3
 2012 006a 3B68     		ldr	r3, [r7]
 2013 006c 5B68     		ldr	r3, [r3, #4]
 2014 006e 1A46     		mov	r2, r3
 2015 0070 FFF7FEFF 		bl	hals_adc_inserted_channel_config
 2016 0074 20E0     		b	.L124
 2017              	.L126:
1010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                              p_irank->sampling_time);
1011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         } else {
1012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* clear parameters */
1013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_ISQ &= ~((uint32_t)ADC_ISQ_IL);
 2018              		.loc 1 1013 21
 2019 0076 364B     		ldr	r3, .L132
 2020 0078 1B68     		ldr	r3, [r3]
 2021 007a 354A     		ldr	r2, .L132
 2022 007c 23F44013 		bic	r3, r3, #3145728
 2023 0080 1360     		str	r3, [r2]
1014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             inserted_length = (uint8_t)(length_temp - 1U);
 2024              		.loc 1 1015 31
 2025 0082 7B69     		ldr	r3, [r7, #20]
 2026 0084 DBB2     		uxtb	r3, r3
 2027              		.loc 1 1015 29
 2028 0086 013B     		subs	r3, r3, #1
 2029 0088 FB74     		strb	r3, [r7, #19]
1016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             reg_temp = ADC_ISQ;
 2030              		.loc 1 1016 24
 2031 008a 314B     		ldr	r3, .L132
 2032              		.loc 1 1016 22
 2033 008c 1B68     		ldr	r3, [r3]
 2034 008e FB60     		str	r3, [r7, #12]
1017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             reg_temp &= ~((uint32_t)(ADC_ISQ_ISQN << (15U - (inserted_length - (p_irank->inserted_s
 2035              		.loc 1 1017 78
 2036 0090 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 2037              		.loc 1 1017 88
 2038 0092 3A68     		ldr	r2, [r7]
 2039 0094 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2040              		.loc 1 1017 78
 2041 0096 9B1A     		subs	r3, r3, r2
 2042 0098 1A46     		mov	r2, r3
 2043              		.loc 1 1017 110
 2044 009a 1346     		mov	r3, r2
 2045 009c 9B00     		lsls	r3, r3, #2
 2046 009e 1344     		add	r3, r3, r2
 2047              		.loc 1 1017 59
 2048 00a0 C3F10F03 		rsb	r3, r3, #15
 2049              		.loc 1 1017 27
 2050 00a4 1F22     		movs	r2, #31
 2051 00a6 02FA03F3 		lsl	r3, r2, r3
 2052              		.loc 1 1017 25
 2053 00aa DB43     		mvns	r3, r3
 2054              		.loc 1 1017 22
 2055 00ac FA68     		ldr	r2, [r7, #12]
 2056 00ae 1340     		ands	r3, r3, r2
 2057 00b0 FB60     		str	r3, [r7, #12]
1018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                                      5U)));
1019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_ISQ = reg_temp;
 2058              		.loc 1 1019 13
 2059 00b2 274A     		ldr	r2, .L132
 2060              		.loc 1 1019 21
 2061 00b4 FB68     		ldr	r3, [r7, #12]
 2062 00b6 1360     		str	r3, [r2]
 2063              	.L124:
1020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC inserted channel offset config */
1024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_inserted_channel_offset_config(p_irank->inserted_sequence, p_irank->data_offset);
 2064              		.loc 1 1024 52
 2065 00b8 3B68     		ldr	r3, [r7]
 2066 00ba 1A7B     		ldrb	r2, [r3, #12]	@ zero_extendqisi2
 2067              		.loc 1 1024 80
 2068 00bc 3B68     		ldr	r3, [r7]
 2069 00be 9B68     		ldr	r3, [r3, #8]
 2070              		.loc 1 1024 5
 2071 00c0 9BB2     		uxth	r3, r3
 2072 00c2 1946     		mov	r1, r3
 2073 00c4 1046     		mov	r0, r2
 2074 00c6 FFF7FEFF 		bl	hals_adc_inserted_channel_offset_config
1025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable temperature sensor and VREFINT measurement */
1027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((ADC_CHANNEL_TEMPSENSOR == p_irank->channel) || (ADC_CHANNEL_VREFINT == p_irank->channel)) {
 2075              		.loc 1 1027 42
 2076 00ca 3B68     		ldr	r3, [r7]
 2077 00cc 1B68     		ldr	r3, [r3]
 2078              		.loc 1 1027 7
 2079 00ce 102B     		cmp	r3, #16
 2080 00d0 03D0     		beq	.L127
 2081              		.loc 1 1027 87 discriminator 1
 2082 00d2 3B68     		ldr	r3, [r7]
 2083 00d4 1B68     		ldr	r3, [r3]
 2084              		.loc 1 1027 53 discriminator 1
 2085 00d6 112B     		cmp	r3, #17
 2086 00d8 24D1     		bne	.L128
 2087              	.L127:
1028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_TEMPVREF_ENABLE) {
 2088              		.loc 1 1028 21
 2089 00da 1F4B     		ldr	r3, .L132+8
 2090 00dc 1B68     		ldr	r3, [r3]
 2091 00de 03F40003 		and	r3, r3, #8388608
 2092              		.loc 1 1028 11
 2093 00e2 002B     		cmp	r3, #0
 2094 00e4 1ED1     		bne	.L128
1029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_TSVREN;
 2095              		.loc 1 1029 22
 2096 00e6 1C4B     		ldr	r3, .L132+8
 2097 00e8 1B68     		ldr	r3, [r3]
 2098 00ea 1B4A     		ldr	r2, .L132+8
 2099 00ec 43F40003 		orr	r3, r3, #8388608
 2100 00f0 1360     		str	r3, [r2]
1030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(ADC_CHANNEL_TEMPSENSOR == p_irank->channel) {
 2101              		.loc 1 1030 49
 2102 00f2 3B68     		ldr	r3, [r7]
 2103 00f4 1B68     		ldr	r3, [r3]
 2104              		.loc 1 1030 15
 2105 00f6 102B     		cmp	r3, #16
 2106 00f8 14D1     		bne	.L128
1031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* delay for temperature sensor stabilization time */
1032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* compute number of CPU cycles to wait for */
1033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 wait_loop = (ADC_TEMPSENSOR_DELAYTIME * (g_systemcoreclock / 1000000));
 2107              		.loc 1 1033 76
 2108 00fa 184B     		ldr	r3, .L132+12
 2109 00fc 1B68     		ldr	r3, [r3]
 2110 00fe 184A     		ldr	r2, .L132+16
 2111 0100 82FB0312 		smull	r1, r2, r2, r3
 2112 0104 9214     		asrs	r2, r2, #18
 2113 0106 DB17     		asrs	r3, r3, #31
 2114 0108 D31A     		subs	r3, r2, r3
 2115 010a 1A46     		mov	r2, r3
 2116              		.loc 1 1033 55
 2117 010c 1346     		mov	r3, r2
 2118 010e 9B00     		lsls	r3, r3, #2
 2119 0110 1344     		add	r3, r3, r2
 2120 0112 5B00     		lsls	r3, r3, #1
 2121              		.loc 1 1033 27
 2122 0114 BB60     		str	r3, [r7, #8]
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 while(wait_loop != 0) {
 2123              		.loc 1 1034 22
 2124 0116 02E0     		b	.L129
 2125              	.L130:
1035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     wait_loop--;
 2126              		.loc 1 1035 30
 2127 0118 BB68     		ldr	r3, [r7, #8]
 2128 011a 013B     		subs	r3, r3, #1
 2129 011c BB60     		str	r3, [r7, #8]
 2130              	.L129:
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 while(wait_loop != 0) {
 2131              		.loc 1 1034 33
 2132 011e BB68     		ldr	r3, [r7, #8]
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 while(wait_loop != 0) {
 2133              		.loc 1 1034 22
 2134 0120 002B     		cmp	r3, #0
 2135 0122 F9D1     		bne	.L130
 2136              	.L128:
1036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 }
1037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable backup battery voltage measurement */
1041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_CHANNEL_BATTERY == p_irank->channel) {
 2137              		.loc 1 1041 38
 2138 0124 3B68     		ldr	r3, [r7]
 2139 0126 1B68     		ldr	r3, [r3]
 2140              		.loc 1 1041 7
 2141 0128 122B     		cmp	r3, #18
 2142 012a 0BD1     		bne	.L131
1042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_BATTERY_ENABLE) {
 2143              		.loc 1 1042 21
 2144 012c 0A4B     		ldr	r3, .L132+8
 2145 012e 1B68     		ldr	r3, [r3]
 2146 0130 03F08073 		and	r3, r3, #16777216
 2147              		.loc 1 1042 11
 2148 0134 002B     		cmp	r3, #0
 2149 0136 05D1     		bne	.L131
1043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable the temperature sensor and Vrefint channel */
1044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_VBETEN;
 2150              		.loc 1 1044 22
 2151 0138 074B     		ldr	r3, .L132+8
 2152 013a 1B68     		ldr	r3, [r3]
 2153 013c 064A     		ldr	r2, .L132+8
 2154 013e 43F08073 		orr	r3, r3, #16777216
 2155 0142 1360     		str	r3, [r2]
 2156              	.L131:
1045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2157              		.loc 1 1048 12
 2158 0144 0023     		movs	r3, #0
 2159              	.L125:
1049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2160              		.loc 1 1049 1
 2161 0146 1846     		mov	r0, r3
 2162 0148 1837     		adds	r7, r7, #24
 2163              		.cfi_def_cfa_offset 8
 2164 014a BD46     		mov	sp, r7
 2165              		.cfi_def_cfa_register 13
 2166              		@ sp needed
 2167 014c 80BD     		pop	{r7, pc}
 2168              	.L133:
 2169 014e 00BF     		.align	2
 2170              	.L132:
 2171 0150 38240140 		.word	1073816632
 2172 0154 04240140 		.word	1073816580
 2173 0158 08240140 		.word	1073816584
 2174 015c 00000000 		.word	g_systemcoreclock
 2175 0160 83DE1B43 		.word	1125899907
 2176              		.cfi_endproc
 2177              	.LFE134:
 2179              		.section	.text.hal_adc_inserted_start,"ax",%progbits
 2180              		.align	1
 2181              		.global	hal_adc_inserted_start
 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2185              		.fpu softvfp
 2187              	hal_adc_inserted_start:
 2188              	.LFB135:
1050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC and start the conversion of inserted sequence
1053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
1058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_start(hal_adc_dev_struct *adc_dev)
1060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2189              		.loc 1 1060 1
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 8
 2192              		@ frame_needed = 1, uses_anonymous_args = 0
 2193 0000 80B5     		push	{r7, lr}
 2194              		.cfi_def_cfa_offset 8
 2195              		.cfi_offset 7, -8
 2196              		.cfi_offset 14, -4
 2197 0002 82B0     		sub	sp, sp, #8
 2198              		.cfi_def_cfa_offset 16
 2199 0004 00AF     		add	r7, sp, #0
 2200              		.cfi_def_cfa_register 7
 2201 0006 7860     		str	r0, [r7, #4]
1061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
1070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_enable(adc_dev)) {
 2202              		.loc 1 1070 24
 2203 0008 7868     		ldr	r0, [r7, #4]
 2204 000a FFF7FEFF 		bl	_adc_enable
 2205 000e 0346     		mov	r3, r0
 2206              		.loc 1 1070 7
 2207 0010 002B     		cmp	r3, #0
 2208 0012 35D1     		bne	.L135
1071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state  */
1072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_READY);
 2209              		.loc 1 1072 9
 2210 0014 0121     		movs	r1, #1
 2211 0016 7868     		ldr	r0, [r7, #4]
 2212 0018 FFF7FEFF 		bl	_adc_state_clear
1073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 2213              		.loc 1 1073 9
 2214 001c 4FF40071 		mov	r1, #512
 2215 0020 7868     		ldr	r0, [r7, #4]
 2216 0022 FFF7FEFF 		bl	_adc_state_clear
1074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 2217              		.loc 1 1074 9
 2218 0026 4FF48071 		mov	r1, #256
 2219 002a 7868     		ldr	r0, [r7, #4]
 2220 002c FFF7FEFF 		bl	_adc_state_set
1075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check if a routine conversion is ongoing */
1076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) {
 2221              		.loc 1 1076 23
 2222 0030 7868     		ldr	r0, [r7, #4]
 2223 0032 FFF7FEFF 		bl	hal_adc_state_get
 2224 0036 0346     		mov	r3, r0
 2225              		.loc 1 1076 51
 2226 0038 03F01003 		and	r3, r3, #16
 2227              		.loc 1 1076 11
 2228 003c 002B     		cmp	r3, #0
 2229 003e 02D1     		bne	.L136
1077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->error_state = HAL_ADC_ERROR_NONE;
 2230              		.loc 1 1077 34
 2231 0040 7B68     		ldr	r3, [r7, #4]
 2232 0042 0022     		movs	r2, #0
 2233 0044 1A77     		strb	r2, [r3, #28]
 2234              	.L136:
1078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear ADC flag */
1081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_flag_clear(ADC_FLAG_EOIC);
 2235              		.loc 1 1081 9
 2236 0046 0420     		movs	r0, #4
 2237 0048 FFF7FEFF 		bl	hals_adc_flag_clear
1082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) {
 2238              		.loc 1 1083 21
 2239 004c 104B     		ldr	r3, .L140
 2240 004e 1B68     		ldr	r3, [r3]
 2241 0050 03F48063 		and	r3, r3, #1024
 2242              		.loc 1 1083 11
 2243 0054 002B     		cmp	r3, #0
 2244 0056 16D1     		bne	.L137
1084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(ADC_EXTTRIG_INSERTED_NONE == __HAL_ADC_GET_INSERTEDCH_EXTTRIGGER) {
 2245              		.loc 1 1084 45
 2246 0058 0E4B     		ldr	r3, .L140+4
 2247 005a 1B68     		ldr	r3, [r3]
 2248 005c 03F4E043 		and	r3, r3, #28672
 2249              		.loc 1 1084 15
 2250 0060 B3F5E04F 		cmp	r3, #28672
 2251 0064 07D1     		bne	.L138
1085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* enable software trigger */
1086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_external_trigger_config(ADC_INSERTED_CHANNEL, ENABLE);
 2252              		.loc 1 1086 17
 2253 0066 0121     		movs	r1, #1
 2254 0068 0220     		movs	r0, #2
 2255 006a FFF7FEFF 		bl	hals_adc_external_trigger_config
1087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_software_trigger_enable(ADC_INSERTED_CHANNEL);
 2256              		.loc 1 1087 17
 2257 006e 0220     		movs	r0, #2
 2258 0070 FFF7FEFF 		bl	hals_adc_software_trigger_enable
 2259 0074 07E0     		b	.L137
 2260              	.L138:
1088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             } else {
1089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* enable external trigger */
1090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_external_trigger_config(ADC_INSERTED_CHANNEL, ENABLE);
 2261              		.loc 1 1090 17
 2262 0076 0121     		movs	r1, #1
 2263 0078 0220     		movs	r0, #2
 2264 007a FFF7FEFF 		bl	hals_adc_external_trigger_config
 2265 007e 02E0     		b	.L137
 2266              	.L135:
1091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 2267              		.loc 1 1094 16
 2268 0080 6FF00703 		mvn	r3, #7
 2269 0084 00E0     		b	.L139
 2270              	.L137:
1095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2271              		.loc 1 1097 12
 2272 0086 0023     		movs	r3, #0
 2273              	.L139:
1098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2274              		.loc 1 1098 1
 2275 0088 1846     		mov	r0, r3
 2276 008a 0837     		adds	r7, r7, #8
 2277              		.cfi_def_cfa_offset 8
 2278 008c BD46     		mov	sp, r7
 2279              		.cfi_def_cfa_register 13
 2280              		@ sp needed
 2281 008e 80BD     		pop	{r7, pc}
 2282              	.L141:
 2283              		.align	2
 2284              	.L140:
 2285 0090 04240140 		.word	1073816580
 2286 0094 08240140 		.word	1073816584
 2287              		.cfi_endproc
 2288              	.LFE135:
 2290              		.section	.text.hal_adc_inserted_stop,"ax",%progbits
 2291              		.align	1
 2292              		.global	hal_adc_inserted_stop
 2293              		.syntax unified
 2294              		.thumb
 2295              		.thumb_func
 2296              		.fpu softvfp
 2298              	hal_adc_inserted_stop:
 2299              	.LFB136:
1099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      stop the conversion of inserted sequence and disable ADC
1102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd32f3x0_hal.h
1107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_stop(hal_adc_dev_struct *adc_dev)
1109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2300              		.loc 1 1109 1
 2301              		.cfi_startproc
 2302              		@ args = 0, pretend = 0, frame = 8
 2303              		@ frame_needed = 1, uses_anonymous_args = 0
 2304 0000 80B5     		push	{r7, lr}
 2305              		.cfi_def_cfa_offset 8
 2306              		.cfi_offset 7, -8
 2307              		.cfi_offset 14, -4
 2308 0002 82B0     		sub	sp, sp, #8
 2309              		.cfi_def_cfa_offset 16
 2310 0004 00AF     		add	r7, sp, #0
 2311              		.cfi_def_cfa_register 7
 2312 0006 7860     		str	r0, [r7, #4]
1110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* routine sequence is not busy and automatic convert is set */
1119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) &&
 2313              		.loc 1 1119 20
 2314 0008 7868     		ldr	r0, [r7, #4]
 2315 000a FFF7FEFF 		bl	hal_adc_state_get
 2316 000e 0346     		mov	r3, r0
 2317              		.loc 1 1119 48
 2318 0010 03F01003 		and	r3, r3, #16
 2319              		.loc 1 1119 7
 2320 0014 002B     		cmp	r3, #0
 2321 0016 19D1     		bne	.L143
1120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV)) {
 2322              		.loc 1 1120 21 discriminator 1
 2323 0018 124B     		ldr	r3, .L147
 2324 001a 1B68     		ldr	r3, [r3]
 2325 001c 03F48063 		and	r3, r3, #1024
1119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV)) {
 2326              		.loc 1 1119 79 discriminator 1
 2327 0020 012B     		cmp	r3, #1
 2328 0022 13D1     		bne	.L143
1121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if ADC is disabled */
1122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 2329              		.loc 1 1122 28
 2330 0024 7868     		ldr	r0, [r7, #4]
 2331 0026 FFF7FEFF 		bl	_adc_disable
 2332 002a 0346     		mov	r3, r0
 2333              		.loc 1 1122 11
 2334 002c 002B     		cmp	r3, #0
 2335 002e 14D1     		bne	.L145
1123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state  */
1124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 2336              		.loc 1 1124 13
 2337 0030 1021     		movs	r1, #16
 2338 0032 7868     		ldr	r0, [r7, #4]
 2339 0034 FFF7FEFF 		bl	_adc_state_clear
1125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 2340              		.loc 1 1125 13
 2341 0038 4FF48071 		mov	r1, #256
 2342 003c 7868     		ldr	r0, [r7, #4]
 2343 003e FFF7FEFF 		bl	_adc_state_clear
1126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 2344              		.loc 1 1126 13
 2345 0042 0121     		movs	r1, #1
 2346 0044 7868     		ldr	r0, [r7, #4]
 2347 0046 FFF7FEFF 		bl	_adc_state_set
1122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state  */
 2348              		.loc 1 1122 11
 2349 004a 06E0     		b	.L145
 2350              	.L143:
1127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 2351              		.loc 1 1129 9
 2352 004c 0421     		movs	r1, #4
 2353 004e 7868     		ldr	r0, [r7, #4]
 2354 0050 FFF7FEFF 		bl	_adc_error_set
1130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_NO_SUPPORT;
 2355              		.loc 1 1130 16
 2356 0054 6FF00303 		mvn	r3, #3
 2357 0058 00E0     		b	.L146
 2358              	.L145:
1131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2359              		.loc 1 1133 12
 2360 005a 0023     		movs	r3, #0
 2361              	.L146:
1134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2362              		.loc 1 1134 1
 2363 005c 1846     		mov	r0, r3
 2364 005e 0837     		adds	r7, r7, #8
 2365              		.cfi_def_cfa_offset 8
 2366 0060 BD46     		mov	sp, r7
 2367              		.cfi_def_cfa_register 13
 2368              		@ sp needed
 2369 0062 80BD     		pop	{r7, pc}
 2370              	.L148:
 2371              		.align	2
 2372              	.L147:
 2373 0064 04240140 		.word	1073816580
 2374              		.cfi_endproc
 2375              	.LFE136:
 2377              		.section	.text.hal_adc_inserted_conversion_poll,"ax",%progbits
 2378              		.align	1
 2379              		.global	hal_adc_inserted_conversion_poll
 2380              		.syntax unified
 2381              		.thumb
 2382              		.thumb_func
 2383              		.fpu softvfp
 2385              	hal_adc_inserted_conversion_poll:
 2386              	.LFB137:
1135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      polling for ADC inserted sequence conversion, this function is just for single conv
1138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (scan mode disabled or scan mode enabled with the length of inserted channel is 1).
1139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structrue
1140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  timeout_ms: time out duration in milliscond
1143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, HAL_ERR_TIMEOUT, details refer to 
1145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_conversion_poll(hal_adc_dev_struct *adc_dev, uint32_t timeout_ms)
1147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2387              		.loc 1 1147 1
 2388              		.cfi_startproc
 2389              		@ args = 0, pretend = 0, frame = 16
 2390              		@ frame_needed = 1, uses_anonymous_args = 0
 2391 0000 80B5     		push	{r7, lr}
 2392              		.cfi_def_cfa_offset 8
 2393              		.cfi_offset 7, -8
 2394              		.cfi_offset 14, -4
 2395 0002 84B0     		sub	sp, sp, #16
 2396              		.cfi_def_cfa_offset 24
 2397 0004 00AF     		add	r7, sp, #0
 2398              		.cfi_def_cfa_register 7
 2399 0006 7860     		str	r0, [r7, #4]
 2400 0008 3960     		str	r1, [r7]
1148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t tick_start = 0;
 2401              		.loc 1 1148 14
 2402 000a 0023     		movs	r3, #0
 2403 000c FB60     		str	r3, [r7, #12]
1149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* lock ADC */
1158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_LOCK(adc_dev);
 2404              		.loc 1 1158 5
 2405 000e 7B68     		ldr	r3, [r7, #4]
 2406 0010 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 2407 0012 012B     		cmp	r3, #1
 2408 0014 02D1     		bne	.L150
 2409              		.loc 1 1158 5 is_stmt 0 discriminator 1
 2410 0016 6FF00103 		mvn	r3, #1
 2411 001a 6BE0     		b	.L151
 2412              	.L150:
 2413              		.loc 1 1158 5 discriminator 2
 2414 001c 7B68     		ldr	r3, [r7, #4]
 2415 001e 0122     		movs	r2, #1
 2416 0020 5A77     		strb	r2, [r3, #29]
1159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set timeout */
1161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     tick_start = hal_sys_basetick_count_get();
 2417              		.loc 1 1161 18 is_stmt 1 discriminator 2
 2418 0022 FFF7FEFF 		bl	hal_sys_basetick_count_get
 2419 0026 F860     		str	r0, [r7, #12]
1162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if single conversion: scan mode disabled or enabled with length = 1 */
1164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((RESET == __HAL_ADC_GET_SCAN_MODE) && (RESET == __HAL_ADC_GET_INSERTEDCH_LENGTH)) {
 2420              		.loc 1 1164 18 discriminator 2
 2421 0028 344B     		ldr	r3, .L159
 2422 002a 1B68     		ldr	r3, [r3]
 2423 002c 03F48073 		and	r3, r3, #256
 2424              		.loc 1 1164 7 discriminator 2
 2425 0030 002B     		cmp	r3, #0
 2426 0032 1FD1     		bne	.L152
 2427              		.loc 1 1164 56 discriminator 1
 2428 0034 324B     		ldr	r3, .L159+4
 2429 0036 1B68     		ldr	r3, [r3]
 2430 0038 03F47003 		and	r3, r3, #15728640
 2431              		.loc 1 1164 43 discriminator 1
 2432 003c 002B     		cmp	r3, #0
 2433 003e 19D1     		bne	.L152
1165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait until end of inserted channel conversion flag is raised */
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         while(RESET == hals_adc_flag_get(ADC_FLAG_EOIC)) {
 2434              		.loc 1 1166 14
 2435 0040 11E0     		b	.L153
 2436              	.L154:
1167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
1168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 2437              		.loc 1 1168 15
 2438 0042 3B68     		ldr	r3, [r7]
 2439 0044 B3F1FF3F 		cmp	r3, #-1
 2440 0048 0DD0     		beq	.L153
1169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 2441              		.loc 1 1169 27
 2442 004a 3968     		ldr	r1, [r7]
 2443 004c F868     		ldr	r0, [r7, #12]
 2444 004e FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 2445 0052 0346     		mov	r3, r0
 2446              		.loc 1 1169 19
 2447 0054 012B     		cmp	r3, #1
 2448 0056 06D1     		bne	.L153
1170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     _adc_state_set(adc_dev, HAL_ADC_STATE_TIMEOUT);
 2449              		.loc 1 1170 21
 2450 0058 0421     		movs	r1, #4
 2451 005a 7868     		ldr	r0, [r7, #4]
 2452 005c FFF7FEFF 		bl	_adc_state_set
1171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     /* when timeout occurs, output timeout warning message */
1172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     HAL_DEBUGW("adc_dev inserted conversion poll timeout");
1173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     return HAL_ERR_TIMEOUT;
 2453              		.loc 1 1173 28
 2454 0060 6FF00403 		mvn	r3, #4
 2455 0064 46E0     		b	.L151
 2456              	.L153:
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
 2457              		.loc 1 1166 24
 2458 0066 0420     		movs	r0, #4
 2459 0068 FFF7FEFF 		bl	hals_adc_flag_get
 2460 006c 0346     		mov	r3, r0
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* check for the timeout */
 2461              		.loc 1 1166 14
 2462 006e 002B     		cmp	r3, #0
 2463 0070 E7D0     		beq	.L154
1164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait until end of inserted channel conversion flag is raised */
 2464              		.loc 1 1164 7
 2465 0072 02E0     		b	.L158
 2466              	.L152:
1174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 }
1175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_NO_SUPPORT;
 2467              		.loc 1 1178 16
 2468 0074 6FF00303 		mvn	r3, #3
 2469 0078 3CE0     		b	.L151
 2470              	.L158:
1179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC EOIC/STIC/EOC flag */
1182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_EOIC);
 2471              		.loc 1 1182 5
 2472 007a 0420     		movs	r0, #4
 2473 007c FFF7FEFF 		bl	hals_adc_flag_clear
1183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_STIC);
 2474              		.loc 1 1183 5
 2475 0080 0820     		movs	r0, #8
 2476 0082 FFF7FEFF 		bl	hals_adc_flag_clear
1184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_EOC);
 2477              		.loc 1 1184 5
 2478 0086 0220     		movs	r0, #2
 2479 0088 FFF7FEFF 		bl	hals_adc_flag_clear
1185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC state */
1187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 2480              		.loc 1 1187 5
 2481 008c 4FF40071 		mov	r1, #512
 2482 0090 7868     		ldr	r0, [r7, #4]
 2483 0092 FFF7FEFF 		bl	_adc_state_set
1188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((ADC_EXTTRIG_INSERTED_NONE == __HAL_ADC_GET_INSERTEDCH_EXTTRIGGER) ||
 2484              		.loc 1 1189 38
 2485 0096 1B4B     		ldr	r3, .L159+8
 2486 0098 1B68     		ldr	r3, [r3]
 2487 009a 03F4E043 		and	r3, r3, #28672
 2488              		.loc 1 1189 7
 2489 009e B3F5E04F 		cmp	r3, #28672
 2490 00a2 12D0     		beq	.L156
1190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ((RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) \
 2491              		.loc 1 1190 24 discriminator 1
 2492 00a4 154B     		ldr	r3, .L159
 2493 00a6 1B68     		ldr	r3, [r3]
 2494 00a8 03F48063 		and	r3, r3, #1024
1189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ((RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) \
 2495              		.loc 1 1189 75 discriminator 1
 2496 00ac 002B     		cmp	r3, #0
 2497 00ae 1DD1     		bne	.L157
1191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****              && ((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 2498              		.loc 1 1191 47
 2499 00b0 144B     		ldr	r3, .L159+8
 2500 00b2 1B68     		ldr	r3, [r3]
 2501 00b4 03F46023 		and	r3, r3, #917504
 2502              		.loc 1 1191 14
 2503 00b8 B3F5602F 		cmp	r3, #917504
 2504 00bc 16D1     		bne	.L157
1192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                  (RESET == __HAL_ADC_GET_CONTINUOUS_MODE)))) {
 2505              		.loc 1 1192 28 discriminator 1
 2506 00be 114B     		ldr	r3, .L159+8
 2507 00c0 1B68     		ldr	r3, [r3]
 2508 00c2 03F00203 		and	r3, r3, #2
1191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****              && ((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 2509              		.loc 1 1191 83 discriminator 1
 2510 00c6 002B     		cmp	r3, #0
 2511 00c8 10D1     		bne	.L157
 2512              	.L156:
1193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
1194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 2513              		.loc 1 1194 9
 2514 00ca 4FF48071 		mov	r1, #256
 2515 00ce 7868     		ldr	r0, [r7, #4]
 2516 00d0 FFF7FEFF 		bl	_adc_state_clear
1195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) {
 2517              		.loc 1 1195 23
 2518 00d4 7868     		ldr	r0, [r7, #4]
 2519 00d6 FFF7FEFF 		bl	hal_adc_state_get
 2520 00da 0346     		mov	r3, r0
 2521              		.loc 1 1195 51
 2522 00dc 03F01003 		and	r3, r3, #16
 2523              		.loc 1 1195 11
 2524 00e0 002B     		cmp	r3, #0
 2525 00e2 03D1     		bne	.L157
1196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 2526              		.loc 1 1196 13
 2527 00e4 0121     		movs	r1, #1
 2528 00e6 7868     		ldr	r0, [r7, #4]
 2529 00e8 FFF7FEFF 		bl	_adc_state_set
 2530              	.L157:
1197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* unlock ADC */
1200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_UNLOCK(adc_dev);
 2531              		.loc 1 1200 5
 2532 00ec 7B68     		ldr	r3, [r7, #4]
 2533 00ee 0022     		movs	r2, #0
 2534 00f0 5A77     		strb	r2, [r3, #29]
1201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2535              		.loc 1 1202 12
 2536 00f2 0023     		movs	r3, #0
 2537              	.L151:
1203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2538              		.loc 1 1203 1
 2539 00f4 1846     		mov	r0, r3
 2540 00f6 1037     		adds	r7, r7, #16
 2541              		.cfi_def_cfa_offset 8
 2542 00f8 BD46     		mov	sp, r7
 2543              		.cfi_def_cfa_register 13
 2544              		@ sp needed
 2545 00fa 80BD     		pop	{r7, pc}
 2546              	.L160:
 2547              		.align	2
 2548              	.L159:
 2549 00fc 04240140 		.word	1073816580
 2550 0100 2C240140 		.word	1073816620
 2551 0104 08240140 		.word	1073816584
 2552              		.cfi_endproc
 2553              	.LFE137:
 2555              		.section	.text.hal_adc_inserted_software_trigger_enable,"ax",%progbits
 2556              		.align	1
 2557              		.global	hal_adc_inserted_software_trigger_enable
 2558              		.syntax unified
 2559              		.thumb
 2560              		.thumb_func
 2561              		.fpu softvfp
 2563              	hal_adc_inserted_software_trigger_enable:
 2564              	.LFB138:
1204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC inserted sequence software trigger
1207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_inserted_software_trigger_enable(hal_adc_dev_struct *adc_dev)
1214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2565              		.loc 1 1214 1
 2566              		.cfi_startproc
 2567              		@ args = 0, pretend = 0, frame = 8
 2568              		@ frame_needed = 1, uses_anonymous_args = 0
 2569 0000 80B5     		push	{r7, lr}
 2570              		.cfi_def_cfa_offset 8
 2571              		.cfi_offset 7, -8
 2572              		.cfi_offset 14, -4
 2573 0002 82B0     		sub	sp, sp, #8
 2574              		.cfi_def_cfa_offset 16
 2575 0004 00AF     		add	r7, sp, #0
 2576              		.cfi_def_cfa_register 7
 2577 0006 7860     		str	r0, [r7, #4]
1215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_software_trigger_enable(ADC_INSERTED_CHANNEL);
 2578              		.loc 1 1215 5
 2579 0008 0220     		movs	r0, #2
 2580 000a FFF7FEFF 		bl	hals_adc_software_trigger_enable
1216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2581              		.loc 1 1216 1
 2582 000e 00BF     		nop
 2583 0010 0837     		adds	r7, r7, #8
 2584              		.cfi_def_cfa_offset 8
 2585 0012 BD46     		mov	sp, r7
 2586              		.cfi_def_cfa_register 13
 2587              		@ sp needed
 2588 0014 80BD     		pop	{r7, pc}
 2589              		.cfi_endproc
 2590              	.LFE138:
 2592              		.section	.text.hal_adc_inserted_start_interrupt,"ax",%progbits
 2593              		.align	1
 2594              		.global	hal_adc_inserted_start_interrupt
 2595              		.syntax unified
 2596              		.thumb
 2597              		.thumb_func
 2598              		.fpu softvfp
 2600              	hal_adc_inserted_start_interrupt:
 2601              	.LFB139:
1217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      start ADC EOIC interrupt
1220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_irq: EOIC interrupt callback function structure
1224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
1226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_start_interrupt(hal_adc_dev_struct *adc_dev, hal_adc_irq_struct *p_irq)
1228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2602              		.loc 1 1228 1
 2603              		.cfi_startproc
 2604              		@ args = 0, pretend = 0, frame = 8
 2605              		@ frame_needed = 1, uses_anonymous_args = 0
 2606 0000 80B5     		push	{r7, lr}
 2607              		.cfi_def_cfa_offset 8
 2608              		.cfi_offset 7, -8
 2609              		.cfi_offset 14, -4
 2610 0002 82B0     		sub	sp, sp, #8
 2611              		.cfi_def_cfa_offset 16
 2612 0004 00AF     		add	r7, sp, #0
 2613              		.cfi_def_cfa_register 7
 2614 0006 7860     		str	r0, [r7, #4]
 2615 0008 3960     		str	r1, [r7]
1229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_irq)) {
1232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_irq] address is invalid");
1233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* lock ADC */
1238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_LOCK(adc_dev);
 2616              		.loc 1 1238 5
 2617 000a 7B68     		ldr	r3, [r7, #4]
 2618 000c 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 2619 000e 012B     		cmp	r3, #1
 2620 0010 02D1     		bne	.L163
 2621              		.loc 1 1238 5 is_stmt 0 discriminator 1
 2622 0012 6FF00103 		mvn	r3, #1
 2623 0016 4DE0     		b	.L164
 2624              	.L163:
 2625              		.loc 1 1238 5 discriminator 2
 2626 0018 7B68     		ldr	r3, [r7, #4]
 2627 001a 0122     		movs	r2, #1
 2628 001c 5A77     		strb	r2, [r3, #29]
1239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is enabled */
1241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(HAL_ERR_NONE == _adc_enable(adc_dev)) {
 2629              		.loc 1 1241 24 is_stmt 1 discriminator 2
 2630 001e 7868     		ldr	r0, [r7, #4]
 2631 0020 FFF7FEFF 		bl	_adc_enable
 2632 0024 0346     		mov	r3, r0
 2633              		.loc 1 1241 7 discriminator 2
 2634 0026 002B     		cmp	r3, #0
 2635 0028 3DD1     		bne	.L165
1242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_READY);
 2636              		.loc 1 1242 9
 2637 002a 0121     		movs	r1, #1
 2638 002c 7868     		ldr	r0, [r7, #4]
 2639 002e FFF7FEFF 		bl	_adc_state_clear
1243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 2640              		.loc 1 1243 9
 2641 0032 4FF40071 		mov	r1, #512
 2642 0036 7868     		ldr	r0, [r7, #4]
 2643 0038 FFF7FEFF 		bl	_adc_state_clear
1244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 2644              		.loc 1 1244 9
 2645 003c 4FF48071 		mov	r1, #256
 2646 0040 7868     		ldr	r0, [r7, #4]
 2647 0042 FFF7FEFF 		bl	_adc_state_set
1245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check if an inserted conversion is ongoing */
1247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) {
 2648              		.loc 1 1247 23
 2649 0046 7868     		ldr	r0, [r7, #4]
 2650 0048 FFF7FEFF 		bl	hal_adc_state_get
 2651 004c 0346     		mov	r3, r0
 2652              		.loc 1 1247 51
 2653 004e 03F01003 		and	r3, r3, #16
 2654              		.loc 1 1247 11
 2655 0052 002B     		cmp	r3, #0
 2656 0054 02D1     		bne	.L166
1248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->error_state = HAL_ADC_ERROR_NONE;
 2657              		.loc 1 1248 34
 2658 0056 7B68     		ldr	r3, [r7, #4]
 2659 0058 0022     		movs	r2, #0
 2660 005a 1A77     		strb	r2, [r3, #28]
 2661              	.L166:
1249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoic_handle = p_irq->adc_eoic_handle;
 2662              		.loc 1 1251 49
 2663 005c 3B68     		ldr	r3, [r7]
 2664 005e 5A68     		ldr	r2, [r3, #4]
 2665              		.loc 1 1251 42
 2666 0060 7B68     		ldr	r3, [r7, #4]
 2667 0062 5A60     		str	r2, [r3, #4]
1252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear ADC interrupt flag */
1253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_flag_clear(ADC_INT_FLAG_EOIC);
 2668              		.loc 1 1253 9
 2669 0064 0420     		movs	r0, #4
 2670 0066 FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
1254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC end of sequence conversion flag */
1255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_EOIC);
 2671              		.loc 1 1255 9
 2672 006a 0420     		movs	r0, #4
 2673 006c FFF7FEFF 		bl	hals_adc_interrupt_enable
1256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check if inserted sequence external trigger is enable*/
1258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == ((ADC_CTL1) & (ADC_CTL1_ETEIC))) {
 2674              		.loc 1 1258 23
 2675 0070 124B     		ldr	r3, .L169
 2676 0072 1B68     		ldr	r3, [r3]
 2677              		.loc 1 1258 33
 2678 0074 03F40043 		and	r3, r3, #32768
 2679              		.loc 1 1258 11
 2680 0078 002B     		cmp	r3, #0
 2681 007a 03D1     		bne	.L167
1259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* enable software trigger */
1260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_external_trigger_config(ADC_INSERTED_CHANNEL, ENABLE);
 2682              		.loc 1 1260 13
 2683 007c 0121     		movs	r1, #1
 2684 007e 0220     		movs	r0, #2
 2685 0080 FFF7FEFF 		bl	hals_adc_external_trigger_config
 2686              	.L167:
1261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) {
 2687              		.loc 1 1262 21
 2688 0084 0E4B     		ldr	r3, .L169+4
 2689 0086 1B68     		ldr	r3, [r3]
 2690 0088 03F48063 		and	r3, r3, #1024
 2691              		.loc 1 1262 11
 2692 008c 002B     		cmp	r3, #0
 2693 008e 0DD1     		bne	.L168
1263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(ADC_EXTTRIG_INSERTED_NONE == __HAL_ADC_GET_INSERTEDCH_EXTTRIGGER) {
 2694              		.loc 1 1263 45
 2695 0090 0A4B     		ldr	r3, .L169
 2696 0092 1B68     		ldr	r3, [r3]
 2697 0094 03F4E043 		and	r3, r3, #28672
 2698              		.loc 1 1263 15
 2699 0098 B3F5E04F 		cmp	r3, #28672
 2700 009c 06D1     		bne	.L168
1264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* enable software trigger */
1265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 hals_adc_software_trigger_enable(ADC_INSERTED_CHANNEL);
 2701              		.loc 1 1265 17
 2702 009e 0220     		movs	r0, #2
 2703 00a0 FFF7FEFF 		bl	hals_adc_software_trigger_enable
 2704 00a4 02E0     		b	.L168
 2705              	.L165:
1266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_HARDWARE;
 2706              		.loc 1 1269 16
 2707 00a6 6FF00703 		mvn	r3, #7
 2708 00aa 03E0     		b	.L164
 2709              	.L168:
1270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* unlock ADC */
1273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     HAL_UNLOCK(adc_dev);
 2710              		.loc 1 1273 5
 2711 00ac 7B68     		ldr	r3, [r7, #4]
 2712 00ae 0022     		movs	r2, #0
 2713 00b0 5A77     		strb	r2, [r3, #29]
1274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2714              		.loc 1 1275 12
 2715 00b2 0023     		movs	r3, #0
 2716              	.L164:
1276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2717              		.loc 1 1276 1
 2718 00b4 1846     		mov	r0, r3
 2719 00b6 0837     		adds	r7, r7, #8
 2720              		.cfi_def_cfa_offset 8
 2721 00b8 BD46     		mov	sp, r7
 2722              		.cfi_def_cfa_register 13
 2723              		@ sp needed
 2724 00ba 80BD     		pop	{r7, pc}
 2725              	.L170:
 2726              		.align	2
 2727              	.L169:
 2728 00bc 08240140 		.word	1073816584
 2729 00c0 04240140 		.word	1073816580
 2730              		.cfi_endproc
 2731              	.LFE139:
 2733              		.section	.text.hal_adc_inserted_stop_interrupt,"ax",%progbits
 2734              		.align	1
 2735              		.global	hal_adc_inserted_stop_interrupt
 2736              		.syntax unified
 2737              		.thumb
 2738              		.thumb_func
 2739              		.fpu softvfp
 2741              	hal_adc_inserted_stop_interrupt:
 2742              	.LFB140:
1277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      stop the conversion of inserted sequence and disable ADC
1280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_NO_SUPPORT, details refer to gd32f3x0_hal.h
1285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_inserted_stop_interrupt(hal_adc_dev_struct *adc_dev)
1287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2743              		.loc 1 1287 1
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 8
 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747 0000 80B5     		push	{r7, lr}
 2748              		.cfi_def_cfa_offset 8
 2749              		.cfi_offset 7, -8
 2750              		.cfi_offset 14, -4
 2751 0002 82B0     		sub	sp, sp, #8
 2752              		.cfi_def_cfa_offset 16
 2753 0004 00AF     		add	r7, sp, #0
 2754              		.cfi_def_cfa_register 7
 2755 0006 7860     		str	r0, [r7, #4]
1288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* routine sequence is not busy and automatic convert is set */
1297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) &&
 2756              		.loc 1 1297 20
 2757 0008 7868     		ldr	r0, [r7, #4]
 2758 000a FFF7FEFF 		bl	hal_adc_state_get
 2759 000e 0346     		mov	r3, r0
 2760              		.loc 1 1297 48
 2761 0010 03F01003 		and	r3, r3, #16
 2762              		.loc 1 1297 7
 2763 0014 002B     		cmp	r3, #0
 2764 0016 1FD1     		bne	.L172
1298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV)) {
 2765              		.loc 1 1298 21 discriminator 1
 2766 0018 154B     		ldr	r3, .L176
 2767 001a 1B68     		ldr	r3, [r3]
 2768 001c 03F48063 		and	r3, r3, #1024
1297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             (SET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV)) {
 2769              		.loc 1 1297 79 discriminator 1
 2770 0020 012B     		cmp	r3, #1
 2771 0022 19D1     		bne	.L172
1299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if ADC is disabled */
1300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(HAL_ERR_NONE == _adc_disable(adc_dev)) {
 2772              		.loc 1 1300 28
 2773 0024 7868     		ldr	r0, [r7, #4]
 2774 0026 FFF7FEFF 		bl	_adc_disable
 2775 002a 0346     		mov	r3, r0
 2776              		.loc 1 1300 11
 2777 002c 002B     		cmp	r3, #0
 2778 002e 1AD1     		bne	.L174
1301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* disable end of inserted sequence conversion interrupt */
1302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_interrupt_disable(ADC_INT_EOIC);
 2779              		.loc 1 1302 13
 2780 0030 0420     		movs	r0, #4
 2781 0032 FFF7FEFF 		bl	hals_adc_interrupt_disable
1303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->adc_irq.adc_eoic_handle = NULL;
 2782              		.loc 1 1303 46
 2783 0036 7B68     		ldr	r3, [r7, #4]
 2784 0038 0022     		movs	r2, #0
 2785 003a 5A60     		str	r2, [r3, #4]
1304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state */;
1306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 2786              		.loc 1 1306 13
 2787 003c 1021     		movs	r1, #16
 2788 003e 7868     		ldr	r0, [r7, #4]
 2789 0040 FFF7FEFF 		bl	_adc_state_clear
1307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 2790              		.loc 1 1307 13
 2791 0044 4FF48071 		mov	r1, #256
 2792 0048 7868     		ldr	r0, [r7, #4]
 2793 004a FFF7FEFF 		bl	_adc_state_clear
1308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 2794              		.loc 1 1308 13
 2795 004e 0121     		movs	r1, #1
 2796 0050 7868     		ldr	r0, [r7, #4]
 2797 0052 FFF7FEFF 		bl	_adc_state_set
1300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* disable end of inserted sequence conversion interrupt */
 2798              		.loc 1 1300 11
 2799 0056 06E0     		b	.L174
 2800              	.L172:
1309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 2801              		.loc 1 1311 9
 2802 0058 0421     		movs	r1, #4
 2803 005a 7868     		ldr	r0, [r7, #4]
 2804 005c FFF7FEFF 		bl	_adc_error_set
1312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_NO_SUPPORT;
 2805              		.loc 1 1312 16
 2806 0060 6FF00303 		mvn	r3, #3
 2807 0064 00E0     		b	.L175
 2808              	.L174:
1313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2809              		.loc 1 1315 12
 2810 0066 0023     		movs	r3, #0
 2811              	.L175:
1316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2812              		.loc 1 1316 1
 2813 0068 1846     		mov	r0, r3
 2814 006a 0837     		adds	r7, r7, #8
 2815              		.cfi_def_cfa_offset 8
 2816 006c BD46     		mov	sp, r7
 2817              		.cfi_def_cfa_register 13
 2818              		@ sp needed
 2819 006e 80BD     		pop	{r7, pc}
 2820              	.L177:
 2821              		.align	2
 2822              	.L176:
 2823 0070 04240140 		.word	1073816580
 2824              		.cfi_endproc
 2825              	.LFE140:
 2827              		.section	.text.hal_adc_watchdog_config,"ax",%progbits
 2828              		.align	1
 2829              		.global	hal_adc_watchdog_config
 2830              		.syntax unified
 2831              		.thumb
 2832              		.thumb_func
 2833              		.fpu softvfp
 2835              	hal_adc_watchdog_config:
 2836              	.LFB141:
1317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure watchdog
1320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_watchdog: the pointer of ADC watchdog configuration structure
1324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   routine_sequence_analog_watchdog:
1325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable routine sequence analog watchdog
1326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable routine sequence analog watchdog
1327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   inserted_sequence_analog_watchdog:
1328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ENABLE: enable inserted sequence analog watchdog
1329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          DISABLE: disable inserted sequence analog watchdog
1330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   analog_watchdog_mode: ADC_WATCHDOG_MODE_ALL_CHANNELS, ADC_WATCHDOG_MODE_SINGLE_CH
1331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_WATCHDOG_MODE_ALL_CHANNELS: Analog watchdog is effective on all channels
1332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg          ADC_WATCHDOG_MODE_SINGLE_CHANNEL: Analog watchdog is effective on a single chan
1333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   analog_watchdog_channel_select: ADC_CHANNEL_x(x=0..18)
1334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   analog_watchdog_low_threshold: analog watchdog low threshold, 0..4095
1335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   analog_watchdog_high_threshold: analog watchdog high threshold, 0..4095
1336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_watchdog_config(hal_adc_dev_struct *adc_dev, hal_adc_watchdog_config_struct *p_watc
1340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2837              		.loc 1 1340 1
 2838              		.cfi_startproc
 2839              		@ args = 0, pretend = 0, frame = 16
 2840              		@ frame_needed = 1, uses_anonymous_args = 0
 2841              		@ link register save eliminated.
 2842 0000 80B4     		push	{r7}
 2843              		.cfi_def_cfa_offset 4
 2844              		.cfi_offset 7, -4
 2845 0002 85B0     		sub	sp, sp, #20
 2846              		.cfi_def_cfa_offset 24
 2847 0004 00AF     		add	r7, sp, #0
 2848              		.cfi_def_cfa_register 7
 2849 0006 7860     		str	r0, [r7, #4]
 2850 0008 3960     		str	r1, [r7]
1341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t reg_temp;
1342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_watchdog)) {
1346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_watchdog] address is invalid");
1347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     reg_temp = ADC_CTL0;
 2851              		.loc 1 1351 16
 2852 000a 1F4B     		ldr	r3, .L183
 2853              		.loc 1 1351 14
 2854 000c 1B68     		ldr	r3, [r3]
 2855 000e FB60     		str	r3, [r7, #12]
1352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     reg_temp &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 2856              		.loc 1 1352 14
 2857 0010 FB68     		ldr	r3, [r7, #12]
 2858 0012 23F44003 		bic	r3, r3, #12582912
 2859 0016 23F40073 		bic	r3, r3, #512
 2860 001a FB60     		str	r3, [r7, #12]
1353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ENABLE == p_watchdog->routine_sequence_analog_watchdog) {
 2861              		.loc 1 1354 28
 2862 001c 3B68     		ldr	r3, [r7]
 2863 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2864              		.loc 1 1354 7
 2865 0020 012B     		cmp	r3, #1
 2866 0022 03D1     		bne	.L179
1355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reg_temp |= ADC_CTL0_RWDEN;
 2867              		.loc 1 1355 18
 2868 0024 FB68     		ldr	r3, [r7, #12]
 2869 0026 43F40003 		orr	r3, r3, #8388608
 2870 002a FB60     		str	r3, [r7, #12]
 2871              	.L179:
1356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ENABLE == p_watchdog->inserted_sequence_analog_watchdog) {
 2872              		.loc 1 1357 28
 2873 002c 3B68     		ldr	r3, [r7]
 2874 002e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2875              		.loc 1 1357 7
 2876 0030 012B     		cmp	r3, #1
 2877 0032 03D1     		bne	.L180
1358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reg_temp |= ADC_CTL0_IWDEN;
 2878              		.loc 1 1358 18
 2879 0034 FB68     		ldr	r3, [r7, #12]
 2880 0036 43F48003 		orr	r3, r3, #4194304
 2881 003a FB60     		str	r3, [r7, #12]
 2882              	.L180:
1359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_WATCHDOG_MODE_SINGLE_CHANNEL == p_watchdog->analog_watchdog_mode) {
 2883              		.loc 1 1360 54
 2884 003c 3B68     		ldr	r3, [r7]
 2885 003e 5B68     		ldr	r3, [r3, #4]
 2886              		.loc 1 1360 7
 2887 0040 012B     		cmp	r3, #1
 2888 0042 0CD1     		bne	.L181
1361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reg_temp |= ADC_CTL0_WDSC;
 2889              		.loc 1 1361 18
 2890 0044 FB68     		ldr	r3, [r7, #12]
 2891 0046 43F40073 		orr	r3, r3, #512
 2892 004a FB60     		str	r3, [r7, #12]
1362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reg_temp &= (uint32_t)(~ADC_CTL0_WDCHSEL);
 2893              		.loc 1 1362 18
 2894 004c FB68     		ldr	r3, [r7, #12]
 2895 004e 23F01F03 		bic	r3, r3, #31
 2896 0052 FB60     		str	r3, [r7, #12]
1363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reg_temp |= (uint32_t)(p_watchdog->analog_watchdog_channel_select);
 2897              		.loc 1 1363 42
 2898 0054 3B68     		ldr	r3, [r7]
 2899 0056 9B68     		ldr	r3, [r3, #8]
 2900              		.loc 1 1363 18
 2901 0058 FA68     		ldr	r2, [r7, #12]
 2902 005a 1343     		orrs	r3, r3, r2
 2903 005c FB60     		str	r3, [r7, #12]
 2904              	.L181:
1364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL0 = reg_temp;
 2905              		.loc 1 1365 5
 2906 005e 0A4A     		ldr	r2, .L183
 2907              		.loc 1 1365 14
 2908 0060 FB68     		ldr	r3, [r7, #12]
 2909 0062 1360     		str	r3, [r2]
1366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC analog watchdog low threshold */
1368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_WDLT = (uint32_t)WDLT_WDLT(p_watchdog->analog_watchdog_low_threshold);
 2910              		.loc 1 1368 26
 2911 0064 3B68     		ldr	r3, [r7]
 2912 0066 DB89     		ldrh	r3, [r3, #14]
 2913              		.loc 1 1368 5
 2914 0068 084A     		ldr	r2, .L183+4
 2915              		.loc 1 1368 16
 2916 006a C3F30B03 		ubfx	r3, r3, #0, #12
 2917              		.loc 1 1368 14
 2918 006e 1360     		str	r3, [r2]
1369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC analog watchdog high threshold */
1370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_WDHT = (uint32_t)WDHT_WDHT(p_watchdog->analog_watchdog_high_threshold);
 2919              		.loc 1 1370 26
 2920 0070 3B68     		ldr	r3, [r7]
 2921 0072 9B89     		ldrh	r3, [r3, #12]
 2922              		.loc 1 1370 5
 2923 0074 064A     		ldr	r2, .L183+8
 2924              		.loc 1 1370 16
 2925 0076 C3F30B03 		ubfx	r3, r3, #0, #12
 2926              		.loc 1 1370 14
 2927 007a 1360     		str	r3, [r2]
1371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2928              		.loc 1 1372 12
 2929 007c 0023     		movs	r3, #0
1373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2930              		.loc 1 1373 1
 2931 007e 1846     		mov	r0, r3
 2932 0080 1437     		adds	r7, r7, #20
 2933              		.cfi_def_cfa_offset 4
 2934 0082 BD46     		mov	sp, r7
 2935              		.cfi_def_cfa_register 13
 2936              		@ sp needed
 2937 0084 80BC     		pop	{r7}
 2938              		.cfi_restore 7
 2939              		.cfi_def_cfa_offset 0
 2940 0086 7047     		bx	lr
 2941              	.L184:
 2942              		.align	2
 2943              	.L183:
 2944 0088 04240140 		.word	1073816580
 2945 008c 28240140 		.word	1073816616
 2946 0090 24240140 		.word	1073816612
 2947              		.cfi_endproc
 2948              	.LFE141:
 2950              		.section	.text.hal_adc_watchdog_interrupt_enable,"ax",%progbits
 2951              		.align	1
 2952              		.global	hal_adc_watchdog_interrupt_enable
 2953              		.syntax unified
 2954              		.thumb
 2955              		.thumb_func
 2956              		.fpu softvfp
 2958              	hal_adc_watchdog_interrupt_enable:
 2959              	.LFB142:
1374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC watchdog interrupt
1377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_irq: watchdog interrupt callback function structure
1381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_watchdog_interrupt_enable(hal_adc_dev_struct *adc_dev, hal_adc_irq_struct *p_irq)
1385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 2960              		.loc 1 1385 1
 2961              		.cfi_startproc
 2962              		@ args = 0, pretend = 0, frame = 8
 2963              		@ frame_needed = 1, uses_anonymous_args = 0
 2964 0000 80B5     		push	{r7, lr}
 2965              		.cfi_def_cfa_offset 8
 2966              		.cfi_offset 7, -8
 2967              		.cfi_offset 14, -4
 2968 0002 82B0     		sub	sp, sp, #8
 2969              		.cfi_def_cfa_offset 16
 2970 0004 00AF     		add	r7, sp, #0
 2971              		.cfi_def_cfa_register 7
 2972 0006 7860     		str	r0, [r7, #4]
 2973 0008 3960     		str	r1, [r7]
1386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if((NULL == adc_dev) || (NULL == p_irq)) {
1389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] or [p_irq] address is invalid");
1390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC analog watchdog interrupt handle config */
1395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     adc_dev->adc_irq.adc_watchdog_handle = p_irq->adc_watchdog_handle;
 2974              		.loc 1 1395 49
 2975 000a 3B68     		ldr	r3, [r7]
 2976 000c 9A68     		ldr	r2, [r3, #8]
 2977              		.loc 1 1395 42
 2978 000e 7B68     		ldr	r3, [r7, #4]
 2979 0010 9A60     		str	r2, [r3, #8]
1396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC watchdog interrupt flag */
1397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_interrupt_flag_clear(ADC_INT_FLAG_WDE);
 2980              		.loc 1 1397 5
 2981 0012 0120     		movs	r0, #1
 2982 0014 FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
1398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable ADC watchdog interrupt */
1399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_interrupt_enable(ADC_INT_WDE);
 2983              		.loc 1 1399 5
 2984 0018 0120     		movs	r0, #1
 2985 001a FFF7FEFF 		bl	hals_adc_interrupt_enable
1400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 2986              		.loc 1 1401 12
 2987 001e 0023     		movs	r3, #0
1402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 2988              		.loc 1 1402 1
 2989 0020 1846     		mov	r0, r3
 2990 0022 0837     		adds	r7, r7, #8
 2991              		.cfi_def_cfa_offset 8
 2992 0024 BD46     		mov	sp, r7
 2993              		.cfi_def_cfa_register 13
 2994              		@ sp needed
 2995 0026 80BD     		pop	{r7, pc}
 2996              		.cfi_endproc
 2997              	.LFE142:
 2999              		.section	.text.hal_adc_watchdog_interrupt_disable,"ax",%progbits
 3000              		.align	1
 3001              		.global	hal_adc_watchdog_interrupt_disable
 3002              		.syntax unified
 3003              		.thumb
 3004              		.thumb_func
 3005              		.fpu softvfp
 3007              	hal_adc_watchdog_interrupt_disable:
 3008              	.LFB143:
1403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable ADC watchdog interrupt
1406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_watchdog_interrupt_disable(hal_adc_dev_struct *adc_dev)
1413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3009              		.loc 1 1413 1
 3010              		.cfi_startproc
 3011              		@ args = 0, pretend = 0, frame = 8
 3012              		@ frame_needed = 1, uses_anonymous_args = 0
 3013 0000 80B5     		push	{r7, lr}
 3014              		.cfi_def_cfa_offset 8
 3015              		.cfi_offset 7, -8
 3016              		.cfi_offset 14, -4
 3017 0002 82B0     		sub	sp, sp, #8
 3018              		.cfi_def_cfa_offset 16
 3019 0004 00AF     		add	r7, sp, #0
 3020              		.cfi_def_cfa_register 7
 3021 0006 7860     		str	r0, [r7, #4]
1414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* disable ADC watchdog interrupt */
1423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_interrupt_disable(ADC_INT_WDE);
 3022              		.loc 1 1423 5
 3023 0008 0120     		movs	r0, #1
 3024 000a FFF7FEFF 		bl	hals_adc_interrupt_disable
1424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC analog watchdog interrupt handle config */
1425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     adc_dev->adc_irq.adc_watchdog_handle = NULL;
 3025              		.loc 1 1425 42
 3026 000e 7B68     		ldr	r3, [r7, #4]
 3027 0010 0022     		movs	r2, #0
 3028 0012 9A60     		str	r2, [r3, #8]
1426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 3029              		.loc 1 1427 12
 3030 0014 0023     		movs	r3, #0
1428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3031              		.loc 1 1428 1
 3032 0016 1846     		mov	r0, r3
 3033 0018 0837     		adds	r7, r7, #8
 3034              		.cfi_def_cfa_offset 8
 3035 001a BD46     		mov	sp, r7
 3036              		.cfi_def_cfa_register 13
 3037              		@ sp needed
 3038 001c 80BD     		pop	{r7, pc}
 3039              		.cfi_endproc
 3040              	.LFE143:
 3042              		.section	.text.hal_adc_watchdog_event_poll,"ax",%progbits
 3043              		.align	1
 3044              		.global	hal_adc_watchdog_event_poll
 3045              		.syntax unified
 3046              		.thumb
 3047              		.thumb_func
 3048              		.fpu softvfp
 3050              	hal_adc_watchdog_event_poll:
 3051              	.LFB144:
1429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      polling for watchdog event
1432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structrue
1433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  timeout_ms: time out duration in milliscond
1436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
1438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** int32_t hal_adc_watchdog_event_poll(hal_adc_dev_struct *adc_dev, uint32_t timeout_ms)
1440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3052              		.loc 1 1440 1
 3053              		.cfi_startproc
 3054              		@ args = 0, pretend = 0, frame = 16
 3055              		@ frame_needed = 1, uses_anonymous_args = 0
 3056 0000 80B5     		push	{r7, lr}
 3057              		.cfi_def_cfa_offset 8
 3058              		.cfi_offset 7, -8
 3059              		.cfi_offset 14, -4
 3060 0002 84B0     		sub	sp, sp, #16
 3061              		.cfi_def_cfa_offset 24
 3062 0004 00AF     		add	r7, sp, #0
 3063              		.cfi_def_cfa_register 7
 3064 0006 7860     		str	r0, [r7, #4]
 3065 0008 3960     		str	r1, [r7]
1441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t tick_start = 0;
 3066              		.loc 1 1441 14
 3067 000a 0023     		movs	r3, #0
 3068 000c FB60     		str	r3, [r7, #12]
1442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set timeout */
1452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     tick_start = hal_sys_basetick_count_get();
 3069              		.loc 1 1452 18
 3070 000e FFF7FEFF 		bl	hal_sys_basetick_count_get
 3071 0012 F860     		str	r0, [r7, #12]
1453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check watchdog event flag */
1455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     while(RESET == hals_adc_flag_get(ADC_FLAG_WDE)) {
 3072              		.loc 1 1455 10
 3073 0014 11E0     		b	.L190
 3074              	.L192:
1456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check for the timeout */
1457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 3075              		.loc 1 1457 11
 3076 0016 3B68     		ldr	r3, [r7]
 3077 0018 B3F1FF3F 		cmp	r3, #-1
 3078 001c 0DD0     		beq	.L190
1458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 3079              		.loc 1 1458 23
 3080 001e 3968     		ldr	r1, [r7]
 3081 0020 F868     		ldr	r0, [r7, #12]
 3082 0022 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 3083 0026 0346     		mov	r3, r0
 3084              		.loc 1 1458 15
 3085 0028 012B     		cmp	r3, #1
 3086 002a 06D1     		bne	.L190
1459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_state_set(adc_dev, HAL_ADC_STATE_TIMEOUT);
 3087              		.loc 1 1459 17
 3088 002c 0421     		movs	r1, #4
 3089 002e 7868     		ldr	r0, [r7, #4]
 3090 0030 FFF7FEFF 		bl	_adc_state_set
1460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 /* when timeout occurs, output timeout warning message */
1461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 HAL_DEBUGW("adc_dev watchdog event poll timeout");
1462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 return HAL_ERR_TIMEOUT;
 3091              		.loc 1 1462 24
 3092 0034 6FF00403 		mvn	r3, #4
 3093 0038 0EE0     		b	.L191
 3094              	.L190:
1455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check for the timeout */
 3095              		.loc 1 1455 20
 3096 003a 0120     		movs	r0, #1
 3097 003c FFF7FEFF 		bl	hals_adc_flag_get
 3098 0040 0346     		mov	r3, r0
1455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* check for the timeout */
 3099              		.loc 1 1455 10
 3100 0042 002B     		cmp	r3, #0
 3101 0044 E7D0     		beq	.L192
1463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC state */
1468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     _adc_state_set(adc_dev, HAL_ADC_STATE_WATCHDOG);
 3102              		.loc 1 1468 5
 3103 0046 4FF48051 		mov	r1, #4096
 3104 004a 7868     		ldr	r0, [r7, #4]
 3105 004c FFF7FEFF 		bl	_adc_state_set
1469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC analog watchdog event flag */
1471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_WDE);
 3106              		.loc 1 1471 5
 3107 0050 0120     		movs	r0, #1
 3108 0052 FFF7FEFF 		bl	hals_adc_flag_clear
1472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 3109              		.loc 1 1473 12
 3110 0056 0023     		movs	r3, #0
 3111              	.L191:
1474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3112              		.loc 1 1474 1
 3113 0058 1846     		mov	r0, r3
 3114 005a 1037     		adds	r7, r7, #16
 3115              		.cfi_def_cfa_offset 8
 3116 005c BD46     		mov	sp, r7
 3117              		.cfi_def_cfa_register 13
 3118              		@ sp needed
 3119 005e 80BD     		pop	{r7, pc}
 3120              		.cfi_endproc
 3121              	.LFE144:
 3123              		.section	.text.hal_adc_irq,"ax",%progbits
 3124              		.align	1
 3125              		.global	hal_adc_irq
 3126              		.syntax unified
 3127              		.thumb
 3128              		.thumb_func
 3129              		.fpu softvfp
 3131              	hal_adc_irq:
 3132              	.LFB145:
1475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC interrupt handler content function, which is merely used in ADC_CMP_IRQHandler
1478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_irq(hal_adc_dev_struct *adc_dev)
1485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3133              		.loc 1 1485 1
 3134              		.cfi_startproc
 3135              		@ args = 0, pretend = 0, frame = 8
 3136              		@ frame_needed = 1, uses_anonymous_args = 0
 3137 0000 80B5     		push	{r7, lr}
 3138              		.cfi_def_cfa_offset 8
 3139              		.cfi_offset 7, -8
 3140              		.cfi_offset 14, -4
 3141 0002 82B0     		sub	sp, sp, #8
 3142              		.cfi_def_cfa_offset 16
 3143 0004 00AF     		add	r7, sp, #0
 3144              		.cfi_def_cfa_register 7
 3145 0006 7860     		str	r0, [r7, #4]
1486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* EOC interrupt handler */
1487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(SET == (hals_adc_interrupt_flag_get(ADC_INT_FLAG_EOC))) {
 3146              		.loc 1 1487 16
 3147 0008 0220     		movs	r0, #2
 3148 000a FFF7FEFF 		bl	hals_adc_interrupt_flag_get
 3149 000e 0346     		mov	r3, r0
 3150              		.loc 1 1487 7
 3151 0010 012B     		cmp	r3, #1
 3152 0012 36D1     		bne	.L194
1488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear EOC flag */
1489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_flag_clear(ADC_INT_FLAG_EOC);
 3153              		.loc 1 1489 9
 3154 0014 0220     		movs	r0, #2
 3155 0016 FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
1490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(NULL != (adc_dev->adc_irq.adc_eoc_handle)) {
 3156              		.loc 1 1490 37
 3157 001a 7B68     		ldr	r3, [r7, #4]
 3158 001c 1B68     		ldr	r3, [r3]
 3159              		.loc 1 1490 11
 3160 001e 002B     		cmp	r3, #0
 3161 0020 03D0     		beq	.L195
1491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->adc_irq.adc_eoc_handle(adc_dev);
 3162              		.loc 1 1491 29
 3163 0022 7B68     		ldr	r3, [r7, #4]
 3164 0024 1B68     		ldr	r3, [r3]
 3165              		.loc 1 1491 13
 3166 0026 7868     		ldr	r0, [r7, #4]
 3167 0028 9847     		blx	r3
 3168              	.LVL0:
 3169              	.L195:
1492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if not in error state */
1494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) {
 3170              		.loc 1 1494 21
 3171 002a 7868     		ldr	r0, [r7, #4]
 3172 002c FFF7FEFF 		bl	hal_adc_error_get
 3173 0030 0346     		mov	r3, r0
 3174              		.loc 1 1494 49
 3175 0032 03F00103 		and	r3, r3, #1
 3176              		.loc 1 1494 11
 3177 0036 012B     		cmp	r3, #1
 3178 0038 03D1     		bne	.L196
1495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_ROUTINE_EOC);
 3179              		.loc 1 1495 13
 3180 003a 2021     		movs	r1, #32
 3181 003c 7868     		ldr	r0, [r7, #4]
 3182 003e FFF7FEFF 		bl	_adc_state_set
 3183              	.L196:
1496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 3184              		.loc 1 1498 41
 3185 0042 434B     		ldr	r3, .L204
 3186 0044 1B68     		ldr	r3, [r3]
 3187 0046 03F46023 		and	r3, r3, #917504
 3188              		.loc 1 1498 11
 3189 004a B3F5602F 		cmp	r3, #917504
 3190 004e 18D1     		bne	.L194
1499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (RESET == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 3191              		.loc 1 1499 27 discriminator 1
 3192 0050 3F4B     		ldr	r3, .L204
 3193 0052 1B68     		ldr	r3, [r3]
 3194 0054 03F00203 		and	r3, r3, #2
1498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (RESET == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 3195              		.loc 1 1498 77 discriminator 1
 3196 0058 002B     		cmp	r3, #0
 3197 005a 12D1     		bne	.L194
1500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_interrupt_disable(ADC_INT_EOC);
 3198              		.loc 1 1500 13
 3199 005c 0220     		movs	r0, #2
 3200 005e FFF7FEFF 		bl	hals_adc_interrupt_disable
1501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state */
1502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 3201              		.loc 1 1502 13
 3202 0062 1021     		movs	r1, #16
 3203 0064 7868     		ldr	r0, [r7, #4]
 3204 0066 FFF7FEFF 		bl	_adc_state_clear
1503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 3205              		.loc 1 1503 27
 3206 006a 7868     		ldr	r0, [r7, #4]
 3207 006c FFF7FEFF 		bl	hal_adc_state_get
 3208 0070 0346     		mov	r3, r0
 3209              		.loc 1 1503 55
 3210 0072 03F48073 		and	r3, r3, #256
 3211              		.loc 1 1503 15
 3212 0076 002B     		cmp	r3, #0
 3213 0078 03D1     		bne	.L194
1504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 3214              		.loc 1 1504 17
 3215 007a 0121     		movs	r1, #1
 3216 007c 7868     		ldr	r0, [r7, #4]
 3217 007e FFF7FEFF 		bl	_adc_state_set
 3218              	.L194:
1505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* EOIC interrupt handler */
1509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(SET == (hals_adc_interrupt_flag_get(ADC_INT_FLAG_EOIC))) {
 3219              		.loc 1 1509 16
 3220 0082 0420     		movs	r0, #4
 3221 0084 FFF7FEFF 		bl	hals_adc_interrupt_flag_get
 3222 0088 0346     		mov	r3, r0
 3223              		.loc 1 1509 7
 3224 008a 012B     		cmp	r3, #1
 3225 008c 45D1     		bne	.L197
1510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear EOIC flag */
1511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_flag_clear(ADC_INT_FLAG_EOIC);
 3226              		.loc 1 1511 9
 3227 008e 0420     		movs	r0, #4
 3228 0090 FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
1512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(NULL != (adc_dev->adc_irq.adc_eoic_handle)) {
 3229              		.loc 1 1512 37
 3230 0094 7B68     		ldr	r3, [r7, #4]
 3231 0096 5B68     		ldr	r3, [r3, #4]
 3232              		.loc 1 1512 11
 3233 0098 002B     		cmp	r3, #0
 3234 009a 03D0     		beq	.L198
1513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->adc_irq.adc_eoic_handle(adc_dev);
 3235              		.loc 1 1513 29
 3236 009c 7B68     		ldr	r3, [r7, #4]
 3237 009e 5B68     		ldr	r3, [r3, #4]
 3238              		.loc 1 1513 13
 3239 00a0 7868     		ldr	r0, [r7, #4]
 3240 00a2 9847     		blx	r3
 3241              	.LVL1:
 3242              	.L198:
1514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* if not in error state */
1516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(SET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) {
 3243              		.loc 1 1516 21
 3244 00a4 7868     		ldr	r0, [r7, #4]
 3245 00a6 FFF7FEFF 		bl	hal_adc_error_get
 3246 00aa 0346     		mov	r3, r0
 3247              		.loc 1 1516 49
 3248 00ac 03F00103 		and	r3, r3, #1
 3249              		.loc 1 1516 11
 3250 00b0 012B     		cmp	r3, #1
 3251 00b2 04D1     		bne	.L199
1517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_set(adc_dev, HAL_ADC_STATE_INSERTED_EOC);
 3252              		.loc 1 1517 13
 3253 00b4 4FF40071 		mov	r1, #512
 3254 00b8 7868     		ldr	r0, [r7, #4]
 3255 00ba FFF7FEFF 		bl	_adc_state_set
 3256              	.L199:
1518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_EXTTRIG_INSERTED_NONE == __HAL_ADC_GET_INSERTEDCH_EXTTRIGGER) ||
 3257              		.loc 1 1520 42
 3258 00be 244B     		ldr	r3, .L204
 3259 00c0 1B68     		ldr	r3, [r3]
 3260 00c2 03F4E043 		and	r3, r3, #28672
 3261              		.loc 1 1520 11
 3262 00c6 B3F5E04F 		cmp	r3, #28672
 3263 00ca 12D0     		beq	.L200
1521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 ((RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) \
 3264              		.loc 1 1521 28 discriminator 1
 3265 00cc 214B     		ldr	r3, .L204+4
 3266 00ce 1B68     		ldr	r3, [r3]
 3267 00d0 03F48063 		and	r3, r3, #1024
1520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 ((RESET == __HAL_ADC_GET_INSERTEDCH_AUTOCONV) \
 3268              		.loc 1 1520 79 discriminator 1
 3269 00d4 002B     		cmp	r3, #0
 3270 00d6 20D1     		bne	.L197
1522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                  && ((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 3271              		.loc 1 1522 51
 3272 00d8 1D4B     		ldr	r3, .L204
 3273 00da 1B68     		ldr	r3, [r3]
 3274 00dc 03F46023 		and	r3, r3, #917504
 3275              		.loc 1 1522 18
 3276 00e0 B3F5602F 		cmp	r3, #917504
 3277 00e4 19D1     		bne	.L197
1523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                      (RESET == __HAL_ADC_GET_CONTINUOUS_MODE)))) {
 3278              		.loc 1 1523 32 discriminator 1
 3279 00e6 1A4B     		ldr	r3, .L204
 3280 00e8 1B68     		ldr	r3, [r3]
 3281 00ea 03F00203 		and	r3, r3, #2
1522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                  && ((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 3282              		.loc 1 1522 87 discriminator 1
 3283 00ee 002B     		cmp	r3, #0
 3284 00f0 13D1     		bne	.L197
 3285              	.L200:
1524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             hals_adc_interrupt_disable(ADC_INT_EOIC);
 3286              		.loc 1 1524 13
 3287 00f2 0420     		movs	r0, #4
 3288 00f4 FFF7FEFF 		bl	hals_adc_interrupt_disable
1525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state */
1526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 3289              		.loc 1 1526 13
 3290 00f8 4FF48071 		mov	r1, #256
 3291 00fc 7868     		ldr	r0, [r7, #4]
 3292 00fe FFF7FEFF 		bl	_adc_state_clear
1527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(RESET == ((hal_adc_state_get(adc_dev)) & HAL_ADC_STATE_ROUTINE_BUSY)) {
 3293              		.loc 1 1527 27
 3294 0102 7868     		ldr	r0, [r7, #4]
 3295 0104 FFF7FEFF 		bl	hal_adc_state_get
 3296 0108 0346     		mov	r3, r0
 3297              		.loc 1 1527 55
 3298 010a 03F01003 		and	r3, r3, #16
 3299              		.loc 1 1527 15
 3300 010e 002B     		cmp	r3, #0
 3301 0110 03D1     		bne	.L197
1528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_state_set(adc_dev, HAL_ADC_STATE_READY);
 3302              		.loc 1 1528 17
 3303 0112 0121     		movs	r1, #1
 3304 0114 7868     		ldr	r0, [r7, #4]
 3305 0116 FFF7FEFF 		bl	_adc_state_set
 3306              	.L197:
1529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* watchdog interrupt handler */
1533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(SET == (hals_adc_interrupt_flag_get(ADC_INT_FLAG_WDE))) {
 3307              		.loc 1 1533 16
 3308 011a 0120     		movs	r0, #1
 3309 011c FFF7FEFF 		bl	hals_adc_interrupt_flag_get
 3310 0120 0346     		mov	r3, r0
 3311              		.loc 1 1533 7
 3312 0122 012B     		cmp	r3, #1
 3313 0124 0FD1     		bne	.L203
1534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* clear watchdog flag */
1535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_flag_clear(ADC_INT_FLAG_WDE);
 3314              		.loc 1 1535 9
 3315 0126 0120     		movs	r0, #1
 3316 0128 FFF7FEFF 		bl	hals_adc_interrupt_flag_clear
1536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(NULL != (adc_dev->adc_irq.adc_watchdog_handle)) {
 3317              		.loc 1 1536 37
 3318 012c 7B68     		ldr	r3, [r7, #4]
 3319 012e 9B68     		ldr	r3, [r3, #8]
 3320              		.loc 1 1536 11
 3321 0130 002B     		cmp	r3, #0
 3322 0132 03D0     		beq	.L202
1537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             adc_dev->adc_irq.adc_watchdog_handle(adc_dev);
 3323              		.loc 1 1537 29
 3324 0134 7B68     		ldr	r3, [r7, #4]
 3325 0136 9B68     		ldr	r3, [r3, #8]
 3326              		.loc 1 1537 13
 3327 0138 7868     		ldr	r0, [r7, #4]
 3328 013a 9847     		blx	r3
 3329              	.LVL2:
 3330              	.L202:
1538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
1540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(adc_dev, HAL_ADC_STATE_WATCHDOG);
 3331              		.loc 1 1540 9
 3332 013c 4FF48051 		mov	r1, #4096
 3333 0140 7868     		ldr	r0, [r7, #4]
 3334 0142 FFF7FEFF 		bl	_adc_state_set
 3335              	.L203:
1541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3336              		.loc 1 1542 1
 3337 0146 00BF     		nop
 3338 0148 0837     		adds	r7, r7, #8
 3339              		.cfi_def_cfa_offset 8
 3340 014a BD46     		mov	sp, r7
 3341              		.cfi_def_cfa_register 13
 3342              		@ sp needed
 3343 014c 80BD     		pop	{r7, pc}
 3344              	.L205:
 3345 014e 00BF     		.align	2
 3346              	.L204:
 3347 0150 08240140 		.word	1073816584
 3348 0154 04240140 		.word	1073816580
 3349              		.cfi_endproc
 3350              	.LFE145:
 3352              		.section	.text.hal_adc_irq_handle_set,"ax",%progbits
 3353              		.align	1
 3354              		.global	hal_adc_irq_handle_set
 3355              		.syntax unified
 3356              		.thumb
 3357              		.thumb_func
 3358              		.fpu softvfp
 3360              	hal_adc_irq_handle_set:
 3361              	.LFB146:
1543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      set user-defined interrupt callback function,
1546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 which will be registered and called when corresponding interrupt be triggered
1547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  p_irq: point to ADC interrupt callback functions structure
1551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        hal_irq_handle_cb function pointer: the function is user-defined,
1552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     the corresponding callback mechanism is in use, and enable corresponding interr
1553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        NULL: The corresponding callback mechanism is out of use, and
1554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     disable corresponding interrupt
1555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        HAL_INTERRUPT_ENABLE_ONLY: The corresponding callback mechanism is out of use,
1556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                     while enable corresponding interrupt
1557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_irq_handle_set(hal_adc_dev_struct *adc_dev, hal_adc_irq_struct *p_irq)
1561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3362              		.loc 1 1561 1
 3363              		.cfi_startproc
 3364              		@ args = 0, pretend = 0, frame = 8
 3365              		@ frame_needed = 1, uses_anonymous_args = 0
 3366 0000 80B5     		push	{r7, lr}
 3367              		.cfi_def_cfa_offset 8
 3368              		.cfi_offset 7, -8
 3369              		.cfi_offset 14, -4
 3370 0002 82B0     		sub	sp, sp, #8
 3371              		.cfi_def_cfa_offset 16
 3372 0004 00AF     		add	r7, sp, #0
 3373              		.cfi_def_cfa_register 7
 3374 0006 7860     		str	r0, [r7, #4]
 3375 0008 3960     		str	r1, [r7]
1562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* EOC interrupt handler set */
1563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL != p_irq->adc_eoc_handle) {
 3376              		.loc 1 1563 21
 3377 000a 3B68     		ldr	r3, [r7]
 3378 000c 1B68     		ldr	r3, [r3]
 3379              		.loc 1 1563 7
 3380 000e 002B     		cmp	r3, #0
 3381 0010 07D0     		beq	.L207
1564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoc_handle = p_irq->adc_eoc_handle;
 3382              		.loc 1 1564 48
 3383 0012 3B68     		ldr	r3, [r7]
 3384 0014 1A68     		ldr	r2, [r3]
 3385              		.loc 1 1564 41
 3386 0016 7B68     		ldr	r3, [r7, #4]
 3387 0018 1A60     		str	r2, [r3]
1565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_EOC);
 3388              		.loc 1 1565 9
 3389 001a 0220     		movs	r0, #2
 3390 001c FFF7FEFF 		bl	hals_adc_interrupt_enable
 3391 0020 05E0     		b	.L208
 3392              	.L207:
1566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoc_handle = NULL;
 3393              		.loc 1 1567 41
 3394 0022 7B68     		ldr	r3, [r7, #4]
 3395 0024 0022     		movs	r2, #0
 3396 0026 1A60     		str	r2, [r3]
1568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_EOC);
 3397              		.loc 1 1568 9
 3398 0028 0220     		movs	r0, #2
 3399 002a FFF7FEFF 		bl	hals_adc_interrupt_enable
 3400              	.L208:
1569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* EOIC interrupt handler set */
1571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL != p_irq->adc_eoic_handle) {
 3401              		.loc 1 1571 21
 3402 002e 3B68     		ldr	r3, [r7]
 3403 0030 5B68     		ldr	r3, [r3, #4]
 3404              		.loc 1 1571 7
 3405 0032 002B     		cmp	r3, #0
 3406 0034 07D0     		beq	.L209
1572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoic_handle = p_irq->adc_eoic_handle;
 3407              		.loc 1 1572 49
 3408 0036 3B68     		ldr	r3, [r7]
 3409 0038 5A68     		ldr	r2, [r3, #4]
 3410              		.loc 1 1572 42
 3411 003a 7B68     		ldr	r3, [r7, #4]
 3412 003c 5A60     		str	r2, [r3, #4]
1573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_EOIC);
 3413              		.loc 1 1573 9
 3414 003e 0420     		movs	r0, #4
 3415 0040 FFF7FEFF 		bl	hals_adc_interrupt_enable
 3416 0044 05E0     		b	.L210
 3417              	.L209:
1574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_eoic_handle = NULL;
 3418              		.loc 1 1575 42
 3419 0046 7B68     		ldr	r3, [r7, #4]
 3420 0048 0022     		movs	r2, #0
 3421 004a 5A60     		str	r2, [r3, #4]
1576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_disable(ADC_INT_EOIC);
 3422              		.loc 1 1576 9
 3423 004c 0420     		movs	r0, #4
 3424 004e FFF7FEFF 		bl	hals_adc_interrupt_disable
 3425              	.L210:
1577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* watchdog interrupt handler set */
1579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL != p_irq->adc_watchdog_handle) {
 3426              		.loc 1 1579 21
 3427 0052 3B68     		ldr	r3, [r7]
 3428 0054 9B68     		ldr	r3, [r3, #8]
 3429              		.loc 1 1579 7
 3430 0056 002B     		cmp	r3, #0
 3431 0058 07D0     		beq	.L211
1580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_watchdog_handle = p_irq->adc_watchdog_handle;
 3432              		.loc 1 1580 53
 3433 005a 3B68     		ldr	r3, [r7]
 3434 005c 9A68     		ldr	r2, [r3, #8]
 3435              		.loc 1 1580 46
 3436 005e 7B68     		ldr	r3, [r7, #4]
 3437 0060 9A60     		str	r2, [r3, #8]
1581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_enable(ADC_INT_WDE);
 3438              		.loc 1 1581 9
 3439 0062 0120     		movs	r0, #1
 3440 0064 FFF7FEFF 		bl	hals_adc_interrupt_enable
1582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         adc_dev->adc_irq.adc_watchdog_handle = NULL;
1584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_disable(ADC_INT_WDE);
1585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3441              		.loc 1 1586 1
 3442 0068 05E0     		b	.L213
 3443              	.L211:
1583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_interrupt_disable(ADC_INT_WDE);
 3444              		.loc 1 1583 46
 3445 006a 7B68     		ldr	r3, [r7, #4]
 3446 006c 0022     		movs	r2, #0
 3447 006e 9A60     		str	r2, [r3, #8]
1584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 3448              		.loc 1 1584 9
 3449 0070 0120     		movs	r0, #1
 3450 0072 FFF7FEFF 		bl	hals_adc_interrupt_disable
 3451              	.L213:
 3452              		.loc 1 1586 1
 3453 0076 00BF     		nop
 3454 0078 0837     		adds	r7, r7, #8
 3455              		.cfi_def_cfa_offset 8
 3456 007a BD46     		mov	sp, r7
 3457              		.cfi_def_cfa_register 13
 3458              		@ sp needed
 3459 007c 80BD     		pop	{r7, pc}
 3460              		.cfi_endproc
 3461              	.LFE146:
 3463              		.section	.text.hal_adc_irq_handle_all_reset,"ax",%progbits
 3464              		.align	1
 3465              		.global	hal_adc_irq_handle_all_reset
 3466              		.syntax unified
 3467              		.thumb
 3468              		.thumb_func
 3469              		.fpu softvfp
 3471              	hal_adc_irq_handle_all_reset:
 3472              	.LFB147:
1587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      reset all user-defined interrupt callback function,
1590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 which will be registered and called when corresponding interrupt be triggered
1591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hal_adc_irq_handle_all_reset(hal_adc_dev_struct *adc_dev)
1598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3473              		.loc 1 1598 1
 3474              		.cfi_startproc
 3475              		@ args = 0, pretend = 0, frame = 8
 3476              		@ frame_needed = 1, uses_anonymous_args = 0
 3477              		@ link register save eliminated.
 3478 0000 80B4     		push	{r7}
 3479              		.cfi_def_cfa_offset 4
 3480              		.cfi_offset 7, -4
 3481 0002 83B0     		sub	sp, sp, #12
 3482              		.cfi_def_cfa_offset 16
 3483 0004 00AF     		add	r7, sp, #0
 3484              		.cfi_def_cfa_register 7
 3485 0006 7860     		str	r0, [r7, #4]
1599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* ADC interrupt handler reset */
1600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     adc_dev->adc_irq.adc_watchdog_handle = NULL;
 3486              		.loc 1 1600 42
 3487 0008 7B68     		ldr	r3, [r7, #4]
 3488 000a 0022     		movs	r2, #0
 3489 000c 9A60     		str	r2, [r3, #8]
1601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     adc_dev->adc_irq.adc_eoc_handle      = NULL;
 3490              		.loc 1 1601 42
 3491 000e 7B68     		ldr	r3, [r7, #4]
 3492 0010 0022     		movs	r2, #0
 3493 0012 1A60     		str	r2, [r3]
1602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     adc_dev->adc_irq.adc_eoic_handle     = NULL;
 3494              		.loc 1 1602 42
 3495 0014 7B68     		ldr	r3, [r7, #4]
 3496 0016 0022     		movs	r2, #0
 3497 0018 5A60     		str	r2, [r3, #4]
1603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3498              		.loc 1 1603 1
 3499 001a 00BF     		nop
 3500 001c 0C37     		adds	r7, r7, #12
 3501              		.cfi_def_cfa_offset 4
 3502 001e BD46     		mov	sp, r7
 3503              		.cfi_def_cfa_register 13
 3504              		@ sp needed
 3505 0020 80BC     		pop	{r7}
 3506              		.cfi_restore 7
 3507              		.cfi_def_cfa_offset 0
 3508 0022 7047     		bx	lr
 3509              		.cfi_endproc
 3510              	.LFE147:
 3512              		.section	.text.hal_adc_routine_value_get,"ax",%progbits
 3513              		.align	1
 3514              		.global	hal_adc_routine_value_get
 3515              		.syntax unified
 3516              		.thumb
 3517              		.thumb_func
 3518              		.fpu softvfp
 3520              	hal_adc_routine_value_get:
 3521              	.LFB148:
1604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get ADC routine sequence conversion result
1607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the routine sequence conversion result(0-0xFFFF)
1612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** uint16_t hal_adc_routine_value_get(hal_adc_dev_struct *adc_dev)
1614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3522              		.loc 1 1614 1
 3523              		.cfi_startproc
 3524              		@ args = 0, pretend = 0, frame = 8
 3525              		@ frame_needed = 1, uses_anonymous_args = 0
 3526              		@ link register save eliminated.
 3527 0000 80B4     		push	{r7}
 3528              		.cfi_def_cfa_offset 4
 3529              		.cfi_offset 7, -4
 3530 0002 83B0     		sub	sp, sp, #12
 3531              		.cfi_def_cfa_offset 16
 3532 0004 00AF     		add	r7, sp, #0
 3533              		.cfi_def_cfa_register 7
 3534 0006 7860     		str	r0, [r7, #4]
1615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* return ADC routine sequence converted value */
1616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return ((uint16_t)ADC_RDATA);
 3535              		.loc 1 1616 23
 3536 0008 034B     		ldr	r3, .L217
 3537 000a 1B68     		ldr	r3, [r3]
 3538              		.loc 1 1616 13
 3539 000c 9BB2     		uxth	r3, r3
1617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3540              		.loc 1 1617 1
 3541 000e 1846     		mov	r0, r3
 3542 0010 0C37     		adds	r7, r7, #12
 3543              		.cfi_def_cfa_offset 4
 3544 0012 BD46     		mov	sp, r7
 3545              		.cfi_def_cfa_register 13
 3546              		@ sp needed
 3547 0014 80BC     		pop	{r7}
 3548              		.cfi_restore 7
 3549              		.cfi_def_cfa_offset 0
 3550 0016 7047     		bx	lr
 3551              	.L218:
 3552              		.align	2
 3553              	.L217:
 3554 0018 4C240140 		.word	1073816652
 3555              		.cfi_endproc
 3556              	.LFE148:
 3558              		.section	.text.hal_adc_inserted_value_get,"ax",%progbits
 3559              		.align	1
 3560              		.global	hal_adc_inserted_value_get
 3561              		.syntax unified
 3562              		.thumb
 3563              		.thumb_func
 3564              		.fpu softvfp
 3566              	hal_adc_inserted_value_get:
 3567              	.LFB149:
1618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get ADC inserted sequence conversion result
1621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  inschannel_sequence: ADC inserted channel sequence
1625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the inserted sequence conversion result(0-0xFFFF)
1627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** uint16_t hal_adc_inserted_value_get(hal_adc_dev_struct *adc_dev, uint8_t inschannel_sequence)
1629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3568              		.loc 1 1629 1
 3569              		.cfi_startproc
 3570              		@ args = 0, pretend = 0, frame = 16
 3571              		@ frame_needed = 1, uses_anonymous_args = 0
 3572 0000 80B5     		push	{r7, lr}
 3573              		.cfi_def_cfa_offset 8
 3574              		.cfi_offset 7, -8
 3575              		.cfi_offset 14, -4
 3576 0002 84B0     		sub	sp, sp, #16
 3577              		.cfi_def_cfa_offset 24
 3578 0004 00AF     		add	r7, sp, #0
 3579              		.cfi_def_cfa_register 7
 3580 0006 7860     		str	r0, [r7, #4]
 3581 0008 0B46     		mov	r3, r1
 3582 000a FB70     		strb	r3, [r7, #3]
1630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint16_t idata_temp = 0;
 3583              		.loc 1 1630 14
 3584 000c 0023     		movs	r3, #0
 3585 000e FB81     		strh	r3, [r7, #14]	@ movhi
1631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC interrupt flag */
1633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hals_adc_flag_clear(ADC_FLAG_EOIC);
 3586              		.loc 1 1633 5
 3587 0010 0420     		movs	r0, #4
 3588 0012 FFF7FEFF 		bl	hals_adc_flag_clear
1634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* read ADC converted value */
1636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     idata_temp = hals_adc_inserted_data_read(inschannel_sequence);
 3589              		.loc 1 1636 18
 3590 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3591 0018 1846     		mov	r0, r3
 3592 001a FFF7FEFF 		bl	hals_adc_inserted_data_read
 3593 001e 0346     		mov	r3, r0
 3594 0020 FB81     		strh	r3, [r7, #14]	@ movhi
1637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* return ADC converted value */
1639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return idata_temp;
 3595              		.loc 1 1639 12
 3596 0022 FB89     		ldrh	r3, [r7, #14]
1640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3597              		.loc 1 1640 1
 3598 0024 1846     		mov	r0, r3
 3599 0026 1037     		adds	r7, r7, #16
 3600              		.cfi_def_cfa_offset 8
 3601 0028 BD46     		mov	sp, r7
 3602              		.cfi_def_cfa_register 13
 3603              		@ sp needed
 3604 002a 80BD     		pop	{r7, pc}
 3605              		.cfi_endproc
 3606              	.LFE149:
 3608              		.section	.text.hal_adc_error_get,"ax",%progbits
 3609              		.align	1
 3610              		.global	hal_adc_error_get
 3611              		.syntax unified
 3612              		.thumb
 3613              		.thumb_func
 3614              		.fpu softvfp
 3616              	hal_adc_error_get:
 3617              	.LFB150:
1641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get ADC error
1644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the error state
1649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** uint32_t hal_adc_error_get(hal_adc_dev_struct *adc_dev)
1651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3618              		.loc 1 1651 1
 3619              		.cfi_startproc
 3620              		@ args = 0, pretend = 0, frame = 8
 3621              		@ frame_needed = 1, uses_anonymous_args = 0
 3622              		@ link register save eliminated.
 3623 0000 80B4     		push	{r7}
 3624              		.cfi_def_cfa_offset 4
 3625              		.cfi_offset 7, -4
 3626 0002 83B0     		sub	sp, sp, #12
 3627              		.cfi_def_cfa_offset 16
 3628 0004 00AF     		add	r7, sp, #0
 3629              		.cfi_def_cfa_register 7
 3630 0006 7860     		str	r0, [r7, #4]
1652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* return ADC error */
1653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return (adc_dev->error_state);
 3631              		.loc 1 1653 20
 3632 0008 7B68     		ldr	r3, [r7, #4]
 3633 000a 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
1654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3634              		.loc 1 1654 1
 3635 000c 1846     		mov	r0, r3
 3636 000e 0C37     		adds	r7, r7, #12
 3637              		.cfi_def_cfa_offset 4
 3638 0010 BD46     		mov	sp, r7
 3639              		.cfi_def_cfa_register 13
 3640              		@ sp needed
 3641 0012 80BC     		pop	{r7}
 3642              		.cfi_restore 7
 3643              		.cfi_def_cfa_offset 0
 3644 0014 7047     		bx	lr
 3645              		.cfi_endproc
 3646              	.LFE150:
 3648              		.section	.text.hal_adc_state_get,"ax",%progbits
 3649              		.align	1
 3650              		.global	hal_adc_state_get
 3651              		.syntax unified
 3652              		.thumb
 3653              		.thumb_func
 3654              		.fpu softvfp
 3656              	hal_adc_state_get:
 3657              	.LFB151:
1655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get ADC state
1658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the state
1663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** uint32_t hal_adc_state_get(hal_adc_dev_struct *adc_dev)
1665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3658              		.loc 1 1665 1
 3659              		.cfi_startproc
 3660              		@ args = 0, pretend = 0, frame = 8
 3661              		@ frame_needed = 1, uses_anonymous_args = 0
 3662              		@ link register save eliminated.
 3663 0000 80B4     		push	{r7}
 3664              		.cfi_def_cfa_offset 4
 3665              		.cfi_offset 7, -4
 3666 0002 83B0     		sub	sp, sp, #12
 3667              		.cfi_def_cfa_offset 16
 3668 0004 00AF     		add	r7, sp, #0
 3669              		.cfi_def_cfa_register 7
 3670 0006 7860     		str	r0, [r7, #4]
1666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* return ADC state */
1667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return (adc_dev->state);
 3671              		.loc 1 1667 20
 3672 0008 7B68     		ldr	r3, [r7, #4]
 3673 000a DB8B     		ldrh	r3, [r3, #30]
1668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3674              		.loc 1 1668 1
 3675 000c 1846     		mov	r0, r3
 3676 000e 0C37     		adds	r7, r7, #12
 3677              		.cfi_def_cfa_offset 4
 3678 0010 BD46     		mov	sp, r7
 3679              		.cfi_def_cfa_register 13
 3680              		@ sp needed
 3681 0012 80BC     		pop	{r7}
 3682              		.cfi_restore 7
 3683              		.cfi_def_cfa_offset 0
 3684 0014 7047     		bx	lr
 3685              		.cfi_endproc
 3686              	.LFE151:
 3688              		.section	.text._adc_enable,"ax",%progbits
 3689              		.align	1
 3690              		.syntax unified
 3691              		.thumb
 3692              		.thumb_func
 3693              		.fpu softvfp
 3695              	_adc_enable:
 3696              	.LFB152:
1669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable the ADC
1672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
1677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static int32_t _adc_enable(hal_adc_dev_struct *adc_dev)
1679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3697              		.loc 1 1679 1
 3698              		.cfi_startproc
 3699              		@ args = 0, pretend = 0, frame = 16
 3700              		@ frame_needed = 1, uses_anonymous_args = 0
 3701 0000 80B5     		push	{r7, lr}
 3702              		.cfi_def_cfa_offset 8
 3703              		.cfi_offset 7, -8
 3704              		.cfi_offset 14, -4
 3705 0002 84B0     		sub	sp, sp, #16
 3706              		.cfi_def_cfa_offset 24
 3707 0004 00AF     		add	r7, sp, #0
 3708              		.cfi_def_cfa_register 7
 3709 0006 7860     		str	r0, [r7, #4]
1680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t tick_start = 0;
 3710              		.loc 1 1680 14
 3711 0008 0023     		movs	r3, #0
 3712 000a FB60     		str	r3, [r7, #12]
1681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is disabled */
1691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET == _adc_enable_state_get()) {
 3713              		.loc 1 1691 17
 3714 000c FFF7FEFF 		bl	_adc_enable_state_get
 3715 0010 0346     		mov	r3, r0
 3716              		.loc 1 1691 7
 3717 0012 002B     		cmp	r3, #0
 3718 0014 1BD1     		bne	.L226
1692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC */
1693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_enable();
 3719              		.loc 1 1693 9
 3720 0016 FFF7FEFF 		bl	hals_adc_enable
1694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait for ADC enable */
1695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hal_sys_basetick_delay_ms(1U);
 3721              		.loc 1 1695 9
 3722 001a 0120     		movs	r0, #1
 3723 001c FFF7FEFF 		bl	hal_sys_basetick_delay_ms
1696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         tick_start = hal_sys_basetick_count_get();
 3724              		.loc 1 1697 22
 3725 0020 FFF7FEFF 		bl	hal_sys_basetick_count_get
 3726 0024 F860     		str	r0, [r7, #12]
1698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait for ADC actually enabled */
1700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         while(RESET == _adc_enable_state_get()) {
 3727              		.loc 1 1700 14
 3728 0026 0DE0     		b	.L227
 3729              	.L229:
1701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3730              		.loc 1 1701 23
 3731 0028 0221     		movs	r1, #2
 3732 002a F868     		ldr	r0, [r7, #12]
 3733 002c FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 3734 0030 0346     		mov	r3, r0
 3735              		.loc 1 1701 15
 3736 0032 012B     		cmp	r3, #1
 3737 0034 06D1     		bne	.L227
1702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_SYSTEM);
 3738              		.loc 1 1702 17
 3739 0036 0121     		movs	r1, #1
 3740 0038 7868     		ldr	r0, [r7, #4]
 3741 003a FFF7FEFF 		bl	_adc_error_set
1703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 return HAL_ERR_TIMEOUT;
 3742              		.loc 1 1703 24
 3743 003e 6FF00403 		mvn	r3, #4
 3744 0042 05E0     		b	.L228
 3745              	.L227:
1700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3746              		.loc 1 1700 24
 3747 0044 FFF7FEFF 		bl	_adc_enable_state_get
 3748 0048 0346     		mov	r3, r0
1700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3749              		.loc 1 1700 14
 3750 004a 002B     		cmp	r3, #0
 3751 004c ECD0     		beq	.L229
 3752              	.L226:
1704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 3753              		.loc 1 1708 12
 3754 004e 0023     		movs	r3, #0
 3755              	.L228:
1709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3756              		.loc 1 1709 1
 3757 0050 1846     		mov	r0, r3
 3758 0052 1037     		adds	r7, r7, #16
 3759              		.cfi_def_cfa_offset 8
 3760 0054 BD46     		mov	sp, r7
 3761              		.cfi_def_cfa_register 13
 3762              		@ sp needed
 3763 0056 80BD     		pop	{r7, pc}
 3764              		.cfi_endproc
 3765              	.LFE152:
 3767              		.section	.text._adc_disable,"ax",%progbits
 3768              		.align	1
 3769              		.syntax unified
 3770              		.thumb
 3771              		.thumb_func
 3772              		.fpu softvfp
 3774              	_adc_disable:
 3775              	.LFB153:
1710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable the ADC
1713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
1718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static int32_t _adc_disable(hal_adc_dev_struct *adc_dev)
1720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3776              		.loc 1 1720 1
 3777              		.cfi_startproc
 3778              		@ args = 0, pretend = 0, frame = 16
 3779              		@ frame_needed = 1, uses_anonymous_args = 0
 3780 0000 80B5     		push	{r7, lr}
 3781              		.cfi_def_cfa_offset 8
 3782              		.cfi_offset 7, -8
 3783              		.cfi_offset 14, -4
 3784 0002 84B0     		sub	sp, sp, #16
 3785              		.cfi_def_cfa_offset 24
 3786 0004 00AF     		add	r7, sp, #0
 3787              		.cfi_def_cfa_register 7
 3788 0006 7860     		str	r0, [r7, #4]
1721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t tick_start = 0;
 3789              		.loc 1 1721 14
 3790 0008 0023     		movs	r3, #0
 3791 000a FB60     		str	r3, [r7, #12]
1722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #if (1 == HAL_PARAMETER_CHECK)
1724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the parameters */
1725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL == adc_dev) {
1726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         HAL_DEBUGE("pointer [adc_dev] address is invalid");
1727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return HAL_ERR_ADDRESS;
1728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** #endif /* 1 = HAL_PARAMETER_CHECK */
1730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* if ADC is not already disabled */
1732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != _adc_enable_state_get()) {
 3792              		.loc 1 1732 17
 3793 000c FFF7FEFF 		bl	_adc_enable_state_get
 3794 0010 0346     		mov	r3, r0
 3795              		.loc 1 1732 7
 3796 0012 002B     		cmp	r3, #0
 3797 0014 18D0     		beq	.L231
1733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable ADC */
1734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         hals_adc_disable();
 3798              		.loc 1 1734 9
 3799 0016 FFF7FEFF 		bl	hals_adc_disable
1735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait for ADC disable */
1737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         tick_start = hal_sys_basetick_count_get();
 3800              		.loc 1 1737 22
 3801 001a FFF7FEFF 		bl	hal_sys_basetick_count_get
 3802 001e F860     		str	r0, [r7, #12]
1738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* wait for ADC actually disabled */
1740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         while(RESET != _adc_enable_state_get()) {
 3803              		.loc 1 1740 14
 3804 0020 0DE0     		b	.L232
 3805              	.L234:
1741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3806              		.loc 1 1741 23
 3807 0022 0221     		movs	r1, #2
 3808 0024 F868     		ldr	r0, [r7, #12]
 3809 0026 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 3810 002a 0346     		mov	r3, r0
 3811              		.loc 1 1741 15
 3812 002c 012B     		cmp	r3, #1
 3813 002e 06D1     		bne	.L232
1742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_error_set(adc_dev, HAL_ADC_ERROR_SYSTEM);
 3814              		.loc 1 1742 17
 3815 0030 0121     		movs	r1, #1
 3816 0032 7868     		ldr	r0, [r7, #4]
 3817 0034 FFF7FEFF 		bl	_adc_error_set
1743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 return HAL_ERR_TIMEOUT;
 3818              		.loc 1 1743 24
 3819 0038 6FF00403 		mvn	r3, #4
 3820 003c 05E0     		b	.L233
 3821              	.L232:
1740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3822              		.loc 1 1740 24
 3823 003e FFF7FEFF 		bl	_adc_enable_state_get
 3824 0042 0346     		mov	r3, r0
1740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 3825              		.loc 1 1740 14
 3826 0044 002B     		cmp	r3, #0
 3827 0046 ECD1     		bne	.L234
 3828              	.L231:
1744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return HAL_ERR_NONE;
 3829              		.loc 1 1748 12
 3830 0048 0023     		movs	r3, #0
 3831              	.L233:
1749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3832              		.loc 1 1749 1
 3833 004a 1846     		mov	r0, r3
 3834 004c 1037     		adds	r7, r7, #16
 3835              		.cfi_def_cfa_offset 8
 3836 004e BD46     		mov	sp, r7
 3837              		.cfi_def_cfa_register 13
 3838              		@ sp needed
 3839 0050 80BD     		pop	{r7, pc}
 3840              		.cfi_endproc
 3841              	.LFE153:
 3843              		.section	.text._adc_enable_state_get,"ax",%progbits
 3844              		.align	1
 3845              		.syntax unified
 3846              		.thumb
 3847              		.thumb_func
 3848              		.fpu softvfp
 3850              	_adc_enable_state_get:
 3851              	.LFB154:
1750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get ADC enable state
1753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_dev: ADC device information structure
1754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the enable state: SET or RESET
1758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static FlagStatus _adc_enable_state_get(void)
1760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3852              		.loc 1 1760 1
 3853              		.cfi_startproc
 3854              		@ args = 0, pretend = 0, frame = 0
 3855              		@ frame_needed = 1, uses_anonymous_args = 0
 3856              		@ link register save eliminated.
 3857 0000 80B4     		push	{r7}
 3858              		.cfi_def_cfa_offset 4
 3859              		.cfi_offset 7, -4
 3860 0002 00AF     		add	r7, sp, #0
 3861              		.cfi_def_cfa_register 7
1761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(0U != (ADC_CTL1 & ADC_CTL1_ADCON)) {
 3862              		.loc 1 1761 15
 3863 0004 064B     		ldr	r3, .L238
 3864 0006 1B68     		ldr	r3, [r3]
 3865              		.loc 1 1761 24
 3866 0008 03F00103 		and	r3, r3, #1
 3867              		.loc 1 1761 7
 3868 000c 002B     		cmp	r3, #0
 3869 000e 01D0     		beq	.L236
1762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return SET;
 3870              		.loc 1 1762 16
 3871 0010 0123     		movs	r3, #1
 3872 0012 00E0     		b	.L237
 3873              	.L236:
1763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
1764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         return RESET;
 3874              		.loc 1 1764 16
 3875 0014 0023     		movs	r3, #0
 3876              	.L237:
1765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3877              		.loc 1 1766 1
 3878 0016 1846     		mov	r0, r3
 3879 0018 BD46     		mov	sp, r7
 3880              		.cfi_def_cfa_register 13
 3881              		@ sp needed
 3882 001a 80BC     		pop	{r7}
 3883              		.cfi_restore 7
 3884              		.cfi_def_cfa_offset 0
 3885 001c 7047     		bx	lr
 3886              	.L239:
 3887 001e 00BF     		.align	2
 3888              	.L238:
 3889 0020 08240140 		.word	1073816584
 3890              		.cfi_endproc
 3891              	.LFE154:
 3893              		.section	.text._adc_dma_full_transfer_complete,"ax",%progbits
 3894              		.align	1
 3895              		.syntax unified
 3896              		.thumb
 3897              		.thumb_func
 3898              		.fpu softvfp
 3900              	_adc_dma_full_transfer_complete:
 3901              	.LFB155:
1767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC DMA full transmission complete callback
1770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  dma: DMA device information structrue
1771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_full_transfer_complete(void *dma)
1777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 3902              		.loc 1 1777 1
 3903              		.cfi_startproc
 3904              		@ args = 0, pretend = 0, frame = 16
 3905              		@ frame_needed = 1, uses_anonymous_args = 0
 3906 0000 80B5     		push	{r7, lr}
 3907              		.cfi_def_cfa_offset 8
 3908              		.cfi_offset 7, -8
 3909              		.cfi_offset 14, -4
 3910 0002 84B0     		sub	sp, sp, #16
 3911              		.cfi_def_cfa_offset 24
 3912 0004 00AF     		add	r7, sp, #0
 3913              		.cfi_def_cfa_register 7
 3914 0006 7860     		str	r0, [r7, #4]
1778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_dma_dev_struct *p_dma;
1779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_adc_dev_struct *p_adc;
1780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_dma = (hal_dma_dev_struct *)dma;
 3915              		.loc 1 1781 11
 3916 0008 7B68     		ldr	r3, [r7, #4]
 3917 000a FB60     		str	r3, [r7, #12]
1782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_adc = (hal_adc_dev_struct *)(p_dma->p_periph);
 3918              		.loc 1 1782 11
 3919 000c FB68     		ldr	r3, [r7, #12]
 3920 000e 5B69     		ldr	r3, [r3, #20]
 3921 0010 BB60     		str	r3, [r7, #8]
1783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET == ((hal_adc_error_get(p_adc)) & (HAL_ADC_ERROR_DMA | HAL_ADC_ERROR_SYSTEM))) {
 3922              		.loc 1 1784 19
 3923 0012 B868     		ldr	r0, [r7, #8]
 3924 0014 FFF7FEFF 		bl	hal_adc_error_get
 3925 0018 0346     		mov	r3, r0
 3926              		.loc 1 1784 45
 3927 001a 03F00303 		and	r3, r3, #3
 3928              		.loc 1 1784 7
 3929 001e 002B     		cmp	r3, #0
 3930 0020 28D1     		bne	.L243
1785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
1786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(p_adc, HAL_ADC_STATE_ROUTINE_EOC);
 3931              		.loc 1 1786 9
 3932 0022 2021     		movs	r1, #32
 3933 0024 B868     		ldr	r0, [r7, #8]
 3934 0026 FFF7FEFF 		bl	_adc_state_set
1787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 3935              		.loc 1 1788 41
 3936 002a 144B     		ldr	r3, .L244
 3937 002c 1B68     		ldr	r3, [r3]
 3938 002e 03F46023 		and	r3, r3, #917504
 3939              		.loc 1 1788 11
 3940 0032 B3F5602F 		cmp	r3, #917504
 3941 0036 15D1     		bne	.L242
1789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (DISABLE == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 3942              		.loc 1 1789 29 discriminator 1
 3943 0038 104B     		ldr	r3, .L244
 3944 003a 1B68     		ldr	r3, [r3]
 3945 003c 03F00203 		and	r3, r3, #2
1788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (DISABLE == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 3946              		.loc 1 1788 77 discriminator 1
 3947 0040 002B     		cmp	r3, #0
 3948 0042 0FD1     		bne	.L242
1790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state */
1791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(p_adc, HAL_ADC_STATE_ROUTINE_BUSY);
 3949              		.loc 1 1791 13
 3950 0044 1021     		movs	r1, #16
 3951 0046 B868     		ldr	r0, [r7, #8]
 3952 0048 FFF7FEFF 		bl	_adc_state_clear
1792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(RESET == ((hal_adc_state_get(p_adc)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 3953              		.loc 1 1792 27
 3954 004c B868     		ldr	r0, [r7, #8]
 3955 004e FFF7FEFF 		bl	hal_adc_state_get
 3956 0052 0346     		mov	r3, r0
 3957              		.loc 1 1792 53
 3958 0054 03F48073 		and	r3, r3, #256
 3959              		.loc 1 1792 15
 3960 0058 002B     		cmp	r3, #0
 3961 005a 03D1     		bne	.L242
1793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_state_set(p_adc, HAL_ADC_STATE_READY);
 3962              		.loc 1 1793 17
 3963 005c 0121     		movs	r1, #1
 3964 005e B868     		ldr	r0, [r7, #8]
 3965 0060 FFF7FEFF 		bl	_adc_state_set
 3966              	.L242:
1794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(NULL != (p_adc->adc_dma.full_transcom_handle)) {
 3967              		.loc 1 1797 35
 3968 0064 BB68     		ldr	r3, [r7, #8]
 3969 0066 1B69     		ldr	r3, [r3, #16]
 3970              		.loc 1 1797 11
 3971 0068 002B     		cmp	r3, #0
 3972 006a 03D0     		beq	.L243
1798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             p_adc->adc_dma.full_transcom_handle(p_adc);
 3973              		.loc 1 1798 27
 3974 006c BB68     		ldr	r3, [r7, #8]
 3975 006e 1B69     		ldr	r3, [r3, #16]
 3976              		.loc 1 1798 13
 3977 0070 B868     		ldr	r0, [r7, #8]
 3978 0072 9847     		blx	r3
 3979              	.LVL3:
 3980              	.L243:
1799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 3981              		.loc 1 1801 1
 3982 0074 00BF     		nop
 3983 0076 1037     		adds	r7, r7, #16
 3984              		.cfi_def_cfa_offset 8
 3985 0078 BD46     		mov	sp, r7
 3986              		.cfi_def_cfa_register 13
 3987              		@ sp needed
 3988 007a 80BD     		pop	{r7, pc}
 3989              	.L245:
 3990              		.align	2
 3991              	.L244:
 3992 007c 08240140 		.word	1073816584
 3993              		.cfi_endproc
 3994              	.LFE155:
 3996              		.section	.text._adc_dma_half_transfer_complete,"ax",%progbits
 3997              		.align	1
 3998              		.syntax unified
 3999              		.thumb
 4000              		.thumb_func
 4001              		.fpu softvfp
 4003              	_adc_dma_half_transfer_complete:
 4004              	.LFB156:
1802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC DMA half transmission complete callback
1805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  dma: DMA device information structrue
1806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_half_transfer_complete(void *dma)
1812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4005              		.loc 1 1812 1
 4006              		.cfi_startproc
 4007              		@ args = 0, pretend = 0, frame = 16
 4008              		@ frame_needed = 1, uses_anonymous_args = 0
 4009 0000 80B5     		push	{r7, lr}
 4010              		.cfi_def_cfa_offset 8
 4011              		.cfi_offset 7, -8
 4012              		.cfi_offset 14, -4
 4013 0002 84B0     		sub	sp, sp, #16
 4014              		.cfi_def_cfa_offset 24
 4015 0004 00AF     		add	r7, sp, #0
 4016              		.cfi_def_cfa_register 7
 4017 0006 7860     		str	r0, [r7, #4]
1813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_dma_dev_struct *p_dma;
1814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_adc_dev_struct *p_adc;
1815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_dma = (hal_dma_dev_struct *)dma;
 4018              		.loc 1 1816 11
 4019 0008 7B68     		ldr	r3, [r7, #4]
 4020 000a FB60     		str	r3, [r7, #12]
1817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_adc = (hal_adc_dev_struct *)(p_dma->p_periph);
 4021              		.loc 1 1817 11
 4022 000c FB68     		ldr	r3, [r7, #12]
 4023 000e 5B69     		ldr	r3, [r3, #20]
 4024 0010 BB60     		str	r3, [r7, #8]
1818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET == ((hal_adc_error_get(p_adc)) & (HAL_ADC_ERROR_DMA | HAL_ADC_ERROR_SYSTEM))) {
 4025              		.loc 1 1819 19
 4026 0012 B868     		ldr	r0, [r7, #8]
 4027 0014 FFF7FEFF 		bl	hal_adc_error_get
 4028 0018 0346     		mov	r3, r0
 4029              		.loc 1 1819 45
 4030 001a 03F00303 		and	r3, r3, #3
 4031              		.loc 1 1819 7
 4032 001e 002B     		cmp	r3, #0
 4033 0020 28D1     		bne	.L249
1820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* set ADC state */
1821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         _adc_state_set(p_adc, HAL_ADC_STATE_ROUTINE_EOC);
 4034              		.loc 1 1821 9
 4035 0022 2021     		movs	r1, #32
 4036 0024 B868     		ldr	r0, [r7, #8]
 4037 0026 FFF7FEFF 		bl	_adc_state_set
1822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_EXTTRIG_ROUTINE_NONE == __HAL_ADC_GET_ROUTINECH_EXTTRIGGER) &&
 4038              		.loc 1 1823 41
 4039 002a 144B     		ldr	r3, .L250
 4040 002c 1B68     		ldr	r3, [r3]
 4041 002e 03F46023 		and	r3, r3, #917504
 4042              		.loc 1 1823 11
 4043 0032 B3F5602F 		cmp	r3, #917504
 4044 0036 15D1     		bne	.L248
1824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (DISABLE == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 4045              		.loc 1 1824 29 discriminator 1
 4046 0038 104B     		ldr	r3, .L250
 4047 003a 1B68     		ldr	r3, [r3]
 4048 003c 03F00203 		and	r3, r3, #2
1823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 (DISABLE == __HAL_ADC_GET_CONTINUOUS_MODE)) {
 4049              		.loc 1 1823 77 discriminator 1
 4050 0040 002B     		cmp	r3, #0
 4051 0042 0FD1     		bne	.L248
1825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             /* set ADC state */
1826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             _adc_state_clear(p_adc, HAL_ADC_STATE_ROUTINE_BUSY);
 4052              		.loc 1 1826 13
 4053 0044 1021     		movs	r1, #16
 4054 0046 B868     		ldr	r0, [r7, #8]
 4055 0048 FFF7FEFF 		bl	_adc_state_clear
1827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             if(RESET == ((hal_adc_state_get(p_adc)) & HAL_ADC_STATE_INSERTED_BUSY)) {
 4056              		.loc 1 1827 27
 4057 004c B868     		ldr	r0, [r7, #8]
 4058 004e FFF7FEFF 		bl	hal_adc_state_get
 4059 0052 0346     		mov	r3, r0
 4060              		.loc 1 1827 53
 4061 0054 03F48073 		and	r3, r3, #256
 4062              		.loc 1 1827 15
 4063 0058 002B     		cmp	r3, #0
 4064 005a 03D1     		bne	.L248
1828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 _adc_state_set(p_adc, HAL_ADC_STATE_READY);
 4065              		.loc 1 1828 17
 4066 005c 0121     		movs	r1, #1
 4067 005e B868     		ldr	r0, [r7, #8]
 4068 0060 FFF7FEFF 		bl	_adc_state_set
 4069              	.L248:
1829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             }
1830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(NULL != (p_adc->adc_dma.half_transcom_handle)) {
 4070              		.loc 1 1832 35
 4071 0064 BB68     		ldr	r3, [r7, #8]
 4072 0066 5B69     		ldr	r3, [r3, #20]
 4073              		.loc 1 1832 11
 4074 0068 002B     		cmp	r3, #0
 4075 006a 03D0     		beq	.L249
1833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             p_adc->adc_dma.half_transcom_handle(p_adc);
 4076              		.loc 1 1833 27
 4077 006c BB68     		ldr	r3, [r7, #8]
 4078 006e 5B69     		ldr	r3, [r3, #20]
 4079              		.loc 1 1833 13
 4080 0070 B868     		ldr	r0, [r7, #8]
 4081 0072 9847     		blx	r3
 4082              	.LVL4:
 4083              	.L249:
1834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
1835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4084              		.loc 1 1836 1
 4085 0074 00BF     		nop
 4086 0076 1037     		adds	r7, r7, #16
 4087              		.cfi_def_cfa_offset 8
 4088 0078 BD46     		mov	sp, r7
 4089              		.cfi_def_cfa_register 13
 4090              		@ sp needed
 4091 007a 80BD     		pop	{r7, pc}
 4092              	.L251:
 4093              		.align	2
 4094              	.L250:
 4095 007c 08240140 		.word	1073816584
 4096              		.cfi_endproc
 4097              	.LFE156:
 4099              		.section	.text._adc_dma_error,"ax",%progbits
 4100              		.align	1
 4101              		.syntax unified
 4102              		.thumb
 4103              		.thumb_func
 4104              		.fpu softvfp
 4106              	_adc_dma_error:
 4107              	.LFB157:
1837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC DMA error callback
1840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  dma: DMA device information structrue
1841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_dma_error(void *dma)
1847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4108              		.loc 1 1847 1
 4109              		.cfi_startproc
 4110              		@ args = 0, pretend = 0, frame = 16
 4111              		@ frame_needed = 1, uses_anonymous_args = 0
 4112 0000 80B5     		push	{r7, lr}
 4113              		.cfi_def_cfa_offset 8
 4114              		.cfi_offset 7, -8
 4115              		.cfi_offset 14, -4
 4116 0002 84B0     		sub	sp, sp, #16
 4117              		.cfi_def_cfa_offset 24
 4118 0004 00AF     		add	r7, sp, #0
 4119              		.cfi_def_cfa_register 7
 4120 0006 7860     		str	r0, [r7, #4]
1848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_dma_dev_struct *p_dma;
1849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_adc_dev_struct *p_adc;
1850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_dma = (hal_dma_dev_struct *)dma;
 4121              		.loc 1 1851 11
 4122 0008 7B68     		ldr	r3, [r7, #4]
 4123 000a FB60     		str	r3, [r7, #12]
1852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     p_adc = (hal_adc_dev_struct *)p_dma->p_periph;
 4124              		.loc 1 1852 11
 4125 000c FB68     		ldr	r3, [r7, #12]
 4126 000e 5B69     		ldr	r3, [r3, #20]
 4127 0010 BB60     		str	r3, [r7, #8]
1853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(NULL != (p_adc->adc_dma.error_handle)) {
 4128              		.loc 1 1854 31
 4129 0012 BB68     		ldr	r3, [r7, #8]
 4130 0014 9B69     		ldr	r3, [r3, #24]
 4131              		.loc 1 1854 7
 4132 0016 002B     		cmp	r3, #0
 4133 0018 03D0     		beq	.L253
1855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         p_adc->adc_dma.error_handle(p_adc);
 4134              		.loc 1 1855 23
 4135 001a BB68     		ldr	r3, [r7, #8]
 4136 001c 9B69     		ldr	r3, [r3, #24]
 4137              		.loc 1 1855 9
 4138 001e B868     		ldr	r0, [r7, #8]
 4139 0020 9847     		blx	r3
 4140              	.LVL5:
 4141              	.L253:
1856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC state and error */
1859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     _adc_error_set(p_adc, HAL_ADC_ERROR_DMA);
 4142              		.loc 1 1859 5
 4143 0022 0221     		movs	r1, #2
 4144 0024 B868     		ldr	r0, [r7, #8]
 4145 0026 FFF7FEFF 		bl	_adc_error_set
1860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4146              		.loc 1 1860 1
 4147 002a 00BF     		nop
 4148 002c 1037     		adds	r7, r7, #16
 4149              		.cfi_def_cfa_offset 8
 4150 002e BD46     		mov	sp, r7
 4151              		.cfi_def_cfa_register 13
 4152              		@ sp needed
 4153 0030 80BD     		pop	{r7, pc}
 4154              		.cfi_endproc
 4155              	.LFE157:
 4157              		.section	.text._adc_state_set,"ax",%progbits
 4158              		.align	1
 4159              		.syntax unified
 4160              		.thumb
 4161              		.thumb_func
 4162              		.fpu softvfp
 4164              	_adc_state_set:
 4165              	.LFB158:
1861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      set ADC state
1864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  d_adc: ADC device information structure
1865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_state: the state of ADC
1868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the argument could be selected from enumeration <hal_adc_state_enum>
1869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the ADC state
1871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_state_set(hal_adc_dev_struct *d_adc, hal_adc_state_enum adc_state)
1873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4166              		.loc 1 1873 1
 4167              		.cfi_startproc
 4168              		@ args = 0, pretend = 0, frame = 8
 4169              		@ frame_needed = 1, uses_anonymous_args = 0
 4170              		@ link register save eliminated.
 4171 0000 80B4     		push	{r7}
 4172              		.cfi_def_cfa_offset 4
 4173              		.cfi_offset 7, -4
 4174 0002 83B0     		sub	sp, sp, #12
 4175              		.cfi_def_cfa_offset 16
 4176 0004 00AF     		add	r7, sp, #0
 4177              		.cfi_def_cfa_register 7
 4178 0006 7860     		str	r0, [r7, #4]
 4179 0008 0B46     		mov	r3, r1
 4180 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC state */
1875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     d_adc->state |= (adc_state);
 4181              		.loc 1 1875 18
 4182 000c 7B68     		ldr	r3, [r7, #4]
 4183 000e DA8B     		ldrh	r2, [r3, #30]
 4184 0010 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4185 0012 1343     		orrs	r3, r3, r2
 4186 0014 9AB2     		uxth	r2, r3
 4187 0016 7B68     		ldr	r3, [r7, #4]
 4188 0018 DA83     		strh	r2, [r3, #30]	@ movhi
1876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4189              		.loc 1 1876 1
 4190 001a 00BF     		nop
 4191 001c 0C37     		adds	r7, r7, #12
 4192              		.cfi_def_cfa_offset 4
 4193 001e BD46     		mov	sp, r7
 4194              		.cfi_def_cfa_register 13
 4195              		@ sp needed
 4196 0020 80BC     		pop	{r7}
 4197              		.cfi_restore 7
 4198              		.cfi_def_cfa_offset 0
 4199 0022 7047     		bx	lr
 4200              		.cfi_endproc
 4201              	.LFE158:
 4203              		.section	.text._adc_state_clear,"ax",%progbits
 4204              		.align	1
 4205              		.syntax unified
 4206              		.thumb
 4207              		.thumb_func
 4208              		.fpu softvfp
 4210              	_adc_state_clear:
 4211              	.LFB159:
1877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      clear ADC state
1880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  d_adc: ADC device information structure
1881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_state: the state of ADC
1884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the argument could be selected from enumeration <hal_adc_state_enum>
1885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the ADC state
1887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_state_clear(hal_adc_dev_struct *d_adc, hal_adc_state_enum adc_state)
1889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4212              		.loc 1 1889 1
 4213              		.cfi_startproc
 4214              		@ args = 0, pretend = 0, frame = 8
 4215              		@ frame_needed = 1, uses_anonymous_args = 0
 4216              		@ link register save eliminated.
 4217 0000 80B4     		push	{r7}
 4218              		.cfi_def_cfa_offset 4
 4219              		.cfi_offset 7, -4
 4220 0002 83B0     		sub	sp, sp, #12
 4221              		.cfi_def_cfa_offset 16
 4222 0004 00AF     		add	r7, sp, #0
 4223              		.cfi_def_cfa_register 7
 4224 0006 7860     		str	r0, [r7, #4]
 4225 0008 0B46     		mov	r3, r1
 4226 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC state */
1891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     d_adc->state &= ~(adc_state);
 4227              		.loc 1 1891 18
 4228 000c 7B68     		ldr	r3, [r7, #4]
 4229 000e DB8B     		ldrh	r3, [r3, #30]
 4230 0010 1AB2     		sxth	r2, r3
 4231 0012 B7F90230 		ldrsh	r3, [r7, #2]
 4232 0016 DB43     		mvns	r3, r3
 4233 0018 1BB2     		sxth	r3, r3
 4234 001a 1340     		ands	r3, r3, r2
 4235 001c 1BB2     		sxth	r3, r3
 4236 001e 9AB2     		uxth	r2, r3
 4237 0020 7B68     		ldr	r3, [r7, #4]
 4238 0022 DA83     		strh	r2, [r3, #30]	@ movhi
1892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4239              		.loc 1 1892 1
 4240 0024 00BF     		nop
 4241 0026 0C37     		adds	r7, r7, #12
 4242              		.cfi_def_cfa_offset 4
 4243 0028 BD46     		mov	sp, r7
 4244              		.cfi_def_cfa_register 13
 4245              		@ sp needed
 4246 002a 80BC     		pop	{r7}
 4247              		.cfi_restore 7
 4248              		.cfi_def_cfa_offset 0
 4249 002c 7047     		bx	lr
 4250              		.cfi_endproc
 4251              	.LFE159:
 4253              		.section	.text._adc_error_set,"ax",%progbits
 4254              		.align	1
 4255              		.syntax unified
 4256              		.thumb
 4257              		.thumb_func
 4258              		.fpu softvfp
 4260              	_adc_error_set:
 4261              	.LFB160:
1893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      set ADC error
1896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  d_adc: ADC device information structure
1897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_state: the state of ADC
1900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the argument could be selected from enumeration <hal_adc_error_enum>
1901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the ADC error
1903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_error_set(hal_adc_dev_struct *d_adc, hal_adc_error_enum adc_error)
1905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4262              		.loc 1 1905 1
 4263              		.cfi_startproc
 4264              		@ args = 0, pretend = 0, frame = 8
 4265              		@ frame_needed = 1, uses_anonymous_args = 0
 4266              		@ link register save eliminated.
 4267 0000 80B4     		push	{r7}
 4268              		.cfi_def_cfa_offset 4
 4269              		.cfi_offset 7, -4
 4270 0002 83B0     		sub	sp, sp, #12
 4271              		.cfi_def_cfa_offset 16
 4272 0004 00AF     		add	r7, sp, #0
 4273              		.cfi_def_cfa_register 7
 4274 0006 7860     		str	r0, [r7, #4]
 4275 0008 0B46     		mov	r3, r1
 4276 000a FB70     		strb	r3, [r7, #3]
1906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* set ADC error */
1907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     d_adc->error_state |= (adc_error);
 4277              		.loc 1 1907 24
 4278 000c 7B68     		ldr	r3, [r7, #4]
 4279 000e 1A7F     		ldrb	r2, [r3, #28]	@ zero_extendqisi2
 4280 0010 FB78     		ldrb	r3, [r7, #3]
 4281 0012 1343     		orrs	r3, r3, r2
 4282 0014 DAB2     		uxtb	r2, r3
 4283 0016 7B68     		ldr	r3, [r7, #4]
 4284 0018 1A77     		strb	r2, [r3, #28]
1908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4285              		.loc 1 1908 1
 4286 001a 00BF     		nop
 4287 001c 0C37     		adds	r7, r7, #12
 4288              		.cfi_def_cfa_offset 4
 4289 001e BD46     		mov	sp, r7
 4290              		.cfi_def_cfa_register 13
 4291              		@ sp needed
 4292 0020 80BC     		pop	{r7}
 4293              		.cfi_restore 7
 4294              		.cfi_def_cfa_offset 0
 4295 0022 7047     		bx	lr
 4296              		.cfi_endproc
 4297              	.LFE160:
 4299              		.section	.text._adc_error_clear,"ax",%progbits
 4300              		.align	1
 4301              		.syntax unified
 4302              		.thumb
 4303              		.thumb_func
 4304              		.fpu softvfp
 4306              	_adc_error_clear:
 4307              	.LFB161:
1909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      clear ADC error
1912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  d_adc: ADC device information structure
1913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the structure parameters altering is automatically configured by core
1915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  adc_state: the state of ADC
1916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                   the argument could be selected from enumeration <hal_adc_error_enum>
1917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the ADC error
1919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** static void _adc_error_clear(hal_adc_dev_struct *d_adc, hal_adc_error_enum adc_error)
1921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4308              		.loc 1 1921 1
 4309              		.cfi_startproc
 4310              		@ args = 0, pretend = 0, frame = 8
 4311              		@ frame_needed = 1, uses_anonymous_args = 0
 4312              		@ link register save eliminated.
 4313 0000 80B4     		push	{r7}
 4314              		.cfi_def_cfa_offset 4
 4315              		.cfi_offset 7, -4
 4316 0002 83B0     		sub	sp, sp, #12
 4317              		.cfi_def_cfa_offset 16
 4318 0004 00AF     		add	r7, sp, #0
 4319              		.cfi_def_cfa_register 7
 4320 0006 7860     		str	r0, [r7, #4]
 4321 0008 0B46     		mov	r3, r1
 4322 000a FB70     		strb	r3, [r7, #3]
1922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* clear ADC error */
1923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     d_adc->error_state &= ~(adc_error);
 4323              		.loc 1 1923 24
 4324 000c 7B68     		ldr	r3, [r7, #4]
 4325 000e 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
 4326 0010 5AB2     		sxtb	r2, r3
 4327 0012 97F90330 		ldrsb	r3, [r7, #3]
 4328 0016 DB43     		mvns	r3, r3
 4329 0018 5BB2     		sxtb	r3, r3
 4330 001a 1340     		ands	r3, r3, r2
 4331 001c 5BB2     		sxtb	r3, r3
 4332 001e DAB2     		uxtb	r2, r3
 4333 0020 7B68     		ldr	r3, [r7, #4]
 4334 0022 1A77     		strb	r2, [r3, #28]
1924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4335              		.loc 1 1924 1
 4336 0024 00BF     		nop
 4337 0026 0C37     		adds	r7, r7, #12
 4338              		.cfi_def_cfa_offset 4
 4339 0028 BD46     		mov	sp, r7
 4340              		.cfi_def_cfa_register 13
 4341              		@ sp needed
 4342 002a 80BC     		pop	{r7}
 4343              		.cfi_restore 7
 4344              		.cfi_def_cfa_offset 0
 4345 002c 7047     		bx	lr
 4346              		.cfi_endproc
 4347              	.LFE161:
 4349              		.section	.text.hals_adc_deinit,"ax",%progbits
 4350              		.align	1
 4351              		.global	hals_adc_deinit
 4352              		.syntax unified
 4353              		.thumb
 4354              		.thumb_func
 4355              		.fpu softvfp
 4357              	hals_adc_deinit:
 4358              	.LFB162:
1925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      reset ADC
1928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_deinit(void)
1933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4359              		.loc 1 1933 1
 4360              		.cfi_startproc
 4361              		@ args = 0, pretend = 0, frame = 0
 4362              		@ frame_needed = 1, uses_anonymous_args = 0
 4363 0000 80B5     		push	{r7, lr}
 4364              		.cfi_def_cfa_offset 8
 4365              		.cfi_offset 7, -8
 4366              		.cfi_offset 14, -4
 4367 0002 00AF     		add	r7, sp, #0
 4368              		.cfi_def_cfa_register 7
1934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_rcu_periph_reset_enable(RCU_ADCRST);
 4369              		.loc 1 1934 5
 4370 0004 40F20930 		movw	r0, #777
 4371 0008 FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     hal_rcu_periph_reset_disable(RCU_ADCRST);
 4372              		.loc 1 1935 5
 4373 000c 40F20930 		movw	r0, #777
 4374 0010 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4375              		.loc 1 1936 1
 4376 0014 00BF     		nop
 4377 0016 80BD     		pop	{r7, pc}
 4378              		.cfi_endproc
 4379              	.LFE162:
 4381              		.section	.text.hals_adc_enable,"ax",%progbits
 4382              		.align	1
 4383              		.global	hals_adc_enable
 4384              		.syntax unified
 4385              		.thumb
 4386              		.thumb_func
 4387              		.fpu softvfp
 4389              	hals_adc_enable:
 4390              	.LFB163:
1937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC interface
1940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_enable(void)
1945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4391              		.loc 1 1945 1
 4392              		.cfi_startproc
 4393              		@ args = 0, pretend = 0, frame = 0
 4394              		@ frame_needed = 1, uses_anonymous_args = 0
 4395              		@ link register save eliminated.
 4396 0000 80B4     		push	{r7}
 4397              		.cfi_def_cfa_offset 4
 4398              		.cfi_offset 7, -4
 4399 0002 00AF     		add	r7, sp, #0
 4400              		.cfi_def_cfa_register 7
1946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET == (ADC_CTL1 & ADC_CTL1_ADCON)) {
 4401              		.loc 1 1946 18
 4402 0004 074B     		ldr	r3, .L262
 4403 0006 1B68     		ldr	r3, [r3]
 4404              		.loc 1 1946 27
 4405 0008 03F00103 		and	r3, r3, #1
 4406              		.loc 1 1946 7
 4407 000c 002B     		cmp	r3, #0
 4408 000e 05D1     		bne	.L261
1947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= (uint32_t)ADC_CTL1_ADCON;
 4409              		.loc 1 1947 18
 4410 0010 044B     		ldr	r3, .L262
 4411 0012 1B68     		ldr	r3, [r3]
 4412 0014 034A     		ldr	r2, .L262
 4413 0016 43F00103 		orr	r3, r3, #1
 4414 001a 1360     		str	r3, [r2]
 4415              	.L261:
1948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4416              		.loc 1 1949 1
 4417 001c 00BF     		nop
 4418 001e BD46     		mov	sp, r7
 4419              		.cfi_def_cfa_register 13
 4420              		@ sp needed
 4421 0020 80BC     		pop	{r7}
 4422              		.cfi_restore 7
 4423              		.cfi_def_cfa_offset 0
 4424 0022 7047     		bx	lr
 4425              	.L263:
 4426              		.align	2
 4427              	.L262:
 4428 0024 08240140 		.word	1073816584
 4429              		.cfi_endproc
 4430              	.LFE163:
 4432              		.section	.text.hals_adc_disable,"ax",%progbits
 4433              		.align	1
 4434              		.global	hals_adc_disable
 4435              		.syntax unified
 4436              		.thumb
 4437              		.thumb_func
 4438              		.fpu softvfp
 4440              	hals_adc_disable:
 4441              	.LFB164:
1950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable ADC interface
1953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_disable(void)
1958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4442              		.loc 1 1958 1
 4443              		.cfi_startproc
 4444              		@ args = 0, pretend = 0, frame = 0
 4445              		@ frame_needed = 1, uses_anonymous_args = 0
 4446              		@ link register save eliminated.
 4447 0000 80B4     		push	{r7}
 4448              		.cfi_def_cfa_offset 4
 4449              		.cfi_offset 7, -4
 4450 0002 00AF     		add	r7, sp, #0
 4451              		.cfi_def_cfa_register 7
1959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ADCON);
 4452              		.loc 1 1959 14
 4453 0004 044B     		ldr	r3, .L265
 4454 0006 1B68     		ldr	r3, [r3]
 4455 0008 034A     		ldr	r2, .L265
 4456 000a 23F00103 		bic	r3, r3, #1
 4457 000e 1360     		str	r3, [r2]
1960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4458              		.loc 1 1960 1
 4459 0010 00BF     		nop
 4460 0012 BD46     		mov	sp, r7
 4461              		.cfi_def_cfa_register 13
 4462              		@ sp needed
 4463 0014 80BC     		pop	{r7}
 4464              		.cfi_restore 7
 4465              		.cfi_def_cfa_offset 0
 4466 0016 7047     		bx	lr
 4467              	.L266:
 4468              		.align	2
 4469              	.L265:
 4470 0018 08240140 		.word	1073816584
 4471              		.cfi_endproc
 4472              	.LFE164:
 4474              		.section	.text.hals_adc_calibration_enable,"ax",%progbits
 4475              		.align	1
 4476              		.global	hals_adc_calibration_enable
 4477              		.syntax unified
 4478              		.thumb
 4479              		.thumb_func
 4480              		.fpu softvfp
 4482              	hals_adc_calibration_enable:
 4483              	.LFB165:
1961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      ADC calibration and reset calibration
1964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_calibration_enable(void)
1969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4484              		.loc 1 1969 1
 4485              		.cfi_startproc
 4486              		@ args = 0, pretend = 0, frame = 0
 4487              		@ frame_needed = 1, uses_anonymous_args = 0
 4488              		@ link register save eliminated.
 4489 0000 80B4     		push	{r7}
 4490              		.cfi_def_cfa_offset 4
 4491              		.cfi_offset 7, -4
 4492 0002 00AF     		add	r7, sp, #0
 4493              		.cfi_def_cfa_register 7
1970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* reset the selected ADC calibration register */
1971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL1 |= (uint32_t) ADC_CTL1_RSTCLB;
 4494              		.loc 1 1971 14
 4495 0004 0F4B     		ldr	r3, .L270
 4496 0006 1B68     		ldr	r3, [r3]
 4497 0008 0E4A     		ldr	r2, .L270
 4498 000a 43F00803 		orr	r3, r3, #8
 4499 000e 1360     		str	r3, [r2]
1972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the RSTCLB bit state */
1973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     while((ADC_CTL1 & ADC_CTL1_RSTCLB)) {
 4500              		.loc 1 1973 10
 4501 0010 00BF     		nop
 4502              	.L268:
 4503              		.loc 1 1973 12 discriminator 1
 4504 0012 0C4B     		ldr	r3, .L270
 4505 0014 1B68     		ldr	r3, [r3]
 4506              		.loc 1 1973 21 discriminator 1
 4507 0016 03F00803 		and	r3, r3, #8
 4508              		.loc 1 1973 10 discriminator 1
 4509 001a 002B     		cmp	r3, #0
 4510 001c F9D1     		bne	.L268
1974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable ADC calibration process */
1977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL1 |= ADC_CTL1_CLB;
 4511              		.loc 1 1977 14
 4512 001e 094B     		ldr	r3, .L270
 4513 0020 1B68     		ldr	r3, [r3]
 4514 0022 084A     		ldr	r2, .L270
 4515 0024 43F00403 		orr	r3, r3, #4
 4516 0028 1360     		str	r3, [r2]
1978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the CLB bit state */
1979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     while((ADC_CTL1 & ADC_CTL1_CLB)) {
 4517              		.loc 1 1979 10
 4518 002a 00BF     		nop
 4519              	.L269:
 4520              		.loc 1 1979 12 discriminator 1
 4521 002c 054B     		ldr	r3, .L270
 4522 002e 1B68     		ldr	r3, [r3]
 4523              		.loc 1 1979 21 discriminator 1
 4524 0030 03F00403 		and	r3, r3, #4
 4525              		.loc 1 1979 10 discriminator 1
 4526 0034 002B     		cmp	r3, #0
 4527 0036 F9D1     		bne	.L269
1980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
1981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4528              		.loc 1 1981 1
 4529 0038 00BF     		nop
 4530 003a 00BF     		nop
 4531 003c BD46     		mov	sp, r7
 4532              		.cfi_def_cfa_register 13
 4533              		@ sp needed
 4534 003e 80BC     		pop	{r7}
 4535              		.cfi_restore 7
 4536              		.cfi_def_cfa_offset 0
 4537 0040 7047     		bx	lr
 4538              	.L271:
 4539 0042 00BF     		.align	2
 4540              	.L270:
 4541 0044 08240140 		.word	1073816584
 4542              		.cfi_endproc
 4543              	.LFE165:
 4545              		.section	.text.hals_adc_dma_mode_enable,"ax",%progbits
 4546              		.align	1
 4547              		.global	hals_adc_dma_mode_enable
 4548              		.syntax unified
 4549              		.thumb
 4550              		.thumb_func
 4551              		.fpu softvfp
 4553              	hals_adc_dma_mode_enable:
 4554              	.LFB166:
1982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable DMA request
1985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
1989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_dma_mode_enable(void)
1990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4555              		.loc 1 1990 1
 4556              		.cfi_startproc
 4557              		@ args = 0, pretend = 0, frame = 0
 4558              		@ frame_needed = 1, uses_anonymous_args = 0
 4559              		@ link register save eliminated.
 4560 0000 80B4     		push	{r7}
 4561              		.cfi_def_cfa_offset 4
 4562              		.cfi_offset 7, -4
 4563 0002 00AF     		add	r7, sp, #0
 4564              		.cfi_def_cfa_register 7
1991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL1 |= (uint32_t)(ADC_CTL1_DMA);
 4565              		.loc 1 1991 14
 4566 0004 044B     		ldr	r3, .L273
 4567 0006 1B68     		ldr	r3, [r3]
 4568 0008 034A     		ldr	r2, .L273
 4569 000a 43F48073 		orr	r3, r3, #256
 4570 000e 1360     		str	r3, [r2]
1992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4571              		.loc 1 1992 1
 4572 0010 00BF     		nop
 4573 0012 BD46     		mov	sp, r7
 4574              		.cfi_def_cfa_register 13
 4575              		@ sp needed
 4576 0014 80BC     		pop	{r7}
 4577              		.cfi_restore 7
 4578              		.cfi_def_cfa_offset 0
 4579 0016 7047     		bx	lr
 4580              	.L274:
 4581              		.align	2
 4582              	.L273:
 4583 0018 08240140 		.word	1073816584
 4584              		.cfi_endproc
 4585              	.LFE166:
 4587              		.section	.text.hals_adc_dma_mode_disable,"ax",%progbits
 4588              		.align	1
 4589              		.global	hals_adc_dma_mode_disable
 4590              		.syntax unified
 4591              		.thumb
 4592              		.thumb_func
 4593              		.fpu softvfp
 4595              	hals_adc_dma_mode_disable:
 4596              	.LFB167:
1993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
1994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
1995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable DMA request
1996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
1997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
1998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
1999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_dma_mode_disable(void)
2001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4597              		.loc 1 2001 1
 4598              		.cfi_startproc
 4599              		@ args = 0, pretend = 0, frame = 0
 4600              		@ frame_needed = 1, uses_anonymous_args = 0
 4601              		@ link register save eliminated.
 4602 0000 80B4     		push	{r7}
 4603              		.cfi_def_cfa_offset 4
 4604              		.cfi_offset 7, -4
 4605 0002 00AF     		add	r7, sp, #0
 4606              		.cfi_def_cfa_register 7
2002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DMA);
 4607              		.loc 1 2002 14
 4608 0004 044B     		ldr	r3, .L276
 4609 0006 1B68     		ldr	r3, [r3]
 4610 0008 034A     		ldr	r2, .L276
 4611 000a 23F48073 		bic	r3, r3, #256
 4612 000e 1360     		str	r3, [r2]
2003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4613              		.loc 1 2003 1
 4614 0010 00BF     		nop
 4615 0012 BD46     		mov	sp, r7
 4616              		.cfi_def_cfa_register 13
 4617              		@ sp needed
 4618 0014 80BC     		pop	{r7}
 4619              		.cfi_restore 7
 4620              		.cfi_def_cfa_offset 0
 4621 0016 7047     		bx	lr
 4622              	.L277:
 4623              		.align	2
 4624              	.L276:
 4625 0018 08240140 		.word	1073816584
 4626              		.cfi_endproc
 4627              	.LFE167:
 4629              		.section	.text.hals_adc_special_function_config,"ax",%progbits
 4630              		.align	1
 4631              		.global	hals_adc_special_function_config
 4632              		.syntax unified
 4633              		.thumb
 4634              		.thumb_func
 4635              		.fpu softvfp
 4637              	hals_adc_special_function_config:
 4638              	.LFB168:
2004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable or disable ADC special function
2007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  function: the function to configure
2008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
2010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel convert automatically
2011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
2012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
2013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_special_function_config(uint32_t function, ControlStatus newvalue)
2017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4639              		.loc 1 2017 1
 4640              		.cfi_startproc
 4641              		@ args = 0, pretend = 0, frame = 8
 4642              		@ frame_needed = 1, uses_anonymous_args = 0
 4643              		@ link register save eliminated.
 4644 0000 80B4     		push	{r7}
 4645              		.cfi_def_cfa_offset 4
 4646              		.cfi_offset 7, -4
 4647 0002 83B0     		sub	sp, sp, #12
 4648              		.cfi_def_cfa_offset 16
 4649 0004 00AF     		add	r7, sp, #0
 4650              		.cfi_def_cfa_register 7
 4651 0006 7860     		str	r0, [r7, #4]
 4652 0008 0B46     		mov	r3, r1
 4653 000a FB70     		strb	r3, [r7, #3]
2018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(newvalue) {
 4654              		.loc 1 2018 7
 4655 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4656 000e 002B     		cmp	r3, #0
 4657 0010 21D0     		beq	.L279
2019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC scan mode */
2020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_SCAN_MODE)) {
 4658              		.loc 1 2020 31
 4659 0012 7B68     		ldr	r3, [r7, #4]
 4660 0014 03F48073 		and	r3, r3, #256
 4661              		.loc 1 2020 11
 4662 0018 002B     		cmp	r3, #0
 4663 001a 05D0     		beq	.L280
2021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 |= ADC_SCAN_MODE;
 4664              		.loc 1 2021 22
 4665 001c 214B     		ldr	r3, .L286
 4666 001e 1B68     		ldr	r3, [r3]
 4667 0020 204A     		ldr	r2, .L286
 4668 0022 43F48073 		orr	r3, r3, #256
 4669 0026 1360     		str	r3, [r2]
 4670              	.L280:
2022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC inserted channel convert automatically */
2024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 4671              		.loc 1 2024 31
 4672 0028 7B68     		ldr	r3, [r7, #4]
 4673 002a 03F48063 		and	r3, r3, #1024
 4674              		.loc 1 2024 11
 4675 002e 002B     		cmp	r3, #0
 4676 0030 05D0     		beq	.L281
2025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 |= ADC_INSERTED_CHANNEL_AUTO;
 4677              		.loc 1 2025 22
 4678 0032 1C4B     		ldr	r3, .L286
 4679 0034 1B68     		ldr	r3, [r3]
 4680 0036 1B4A     		ldr	r2, .L286
 4681 0038 43F48063 		orr	r3, r3, #1024
 4682 003c 1360     		str	r3, [r2]
 4683              	.L281:
2026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* enable ADC continuous mode */
2028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_CONTINUOUS_MODE)) {
 4684              		.loc 1 2028 31
 4685 003e 7B68     		ldr	r3, [r7, #4]
 4686 0040 03F00203 		and	r3, r3, #2
 4687              		.loc 1 2028 11
 4688 0044 002B     		cmp	r3, #0
 4689 0046 27D0     		beq	.L285
2029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CONTINUOUS_MODE;
 4690              		.loc 1 2029 22
 4691 0048 174B     		ldr	r3, .L286+4
 4692 004a 1B68     		ldr	r3, [r3]
 4693 004c 164A     		ldr	r2, .L286+4
 4694 004e 43F00203 		orr	r3, r3, #2
 4695 0052 1360     		str	r3, [r2]
2030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable ADC scan mode */
2033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_SCAN_MODE)) {
2034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_SCAN_MODE;
2035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable ADC inserted channel convert automatically */
2037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
2038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_INSERTED_CHANNEL_AUTO;
2039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* disable ADC continuous mode */
2041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (function & ADC_CONTINUOUS_MODE)) {
2042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
2043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4696              		.loc 1 2045 1
 4697 0054 20E0     		b	.L285
 4698              	.L279:
2033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_SCAN_MODE;
 4699              		.loc 1 2033 31
 4700 0056 7B68     		ldr	r3, [r7, #4]
 4701 0058 03F48073 		and	r3, r3, #256
2033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_SCAN_MODE;
 4702              		.loc 1 2033 11
 4703 005c 002B     		cmp	r3, #0
 4704 005e 05D0     		beq	.L283
2034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 4705              		.loc 1 2034 22
 4706 0060 104B     		ldr	r3, .L286
 4707 0062 1B68     		ldr	r3, [r3]
 4708 0064 0F4A     		ldr	r2, .L286
 4709 0066 23F48073 		bic	r3, r3, #256
 4710 006a 1360     		str	r3, [r2]
 4711              	.L283:
2037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_INSERTED_CHANNEL_AUTO;
 4712              		.loc 1 2037 31
 4713 006c 7B68     		ldr	r3, [r7, #4]
 4714 006e 03F48063 		and	r3, r3, #1024
2037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL0 &= ~ADC_INSERTED_CHANNEL_AUTO;
 4715              		.loc 1 2037 11
 4716 0072 002B     		cmp	r3, #0
 4717 0074 05D0     		beq	.L284
2038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 4718              		.loc 1 2038 22
 4719 0076 0B4B     		ldr	r3, .L286
 4720 0078 1B68     		ldr	r3, [r3]
 4721 007a 0A4A     		ldr	r2, .L286
 4722 007c 23F48063 		bic	r3, r3, #1024
 4723 0080 1360     		str	r3, [r2]
 4724              	.L284:
2041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
 4725              		.loc 1 2041 31
 4726 0082 7B68     		ldr	r3, [r7, #4]
 4727 0084 03F00203 		and	r3, r3, #2
2041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
 4728              		.loc 1 2041 11
 4729 0088 002B     		cmp	r3, #0
 4730 008a 05D0     		beq	.L285
2042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 4731              		.loc 1 2042 22
 4732 008c 064B     		ldr	r3, .L286+4
 4733 008e 1B68     		ldr	r3, [r3]
 4734 0090 054A     		ldr	r2, .L286+4
 4735 0092 23F00203 		bic	r3, r3, #2
 4736 0096 1360     		str	r3, [r2]
 4737              	.L285:
 4738              		.loc 1 2045 1
 4739 0098 00BF     		nop
 4740 009a 0C37     		adds	r7, r7, #12
 4741              		.cfi_def_cfa_offset 4
 4742 009c BD46     		mov	sp, r7
 4743              		.cfi_def_cfa_register 13
 4744              		@ sp needed
 4745 009e 80BC     		pop	{r7}
 4746              		.cfi_restore 7
 4747              		.cfi_def_cfa_offset 0
 4748 00a0 7047     		bx	lr
 4749              	.L287:
 4750 00a2 00BF     		.align	2
 4751              	.L286:
 4752 00a4 04240140 		.word	1073816580
 4753 00a8 08240140 		.word	1073816584
 4754              		.cfi_endproc
 4755              	.LFE168:
 4757              		.section	.text.hals_adc_data_alignment_config,"ax",%progbits
 4758              		.align	1
 4759              		.global	hals_adc_data_alignment_config
 4760              		.syntax unified
 4761              		.thumb
 4762              		.thumb_func
 4763              		.fpu softvfp
 4765              	hals_adc_data_alignment_config:
 4766              	.LFB169:
2046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC data alignment
2049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  data_alignment: data alignment select
2050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_LSB_ALIGNMENT: LSB alignment
2052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_MSB_ALIGNMENT: MSB alignment
2053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_data_alignment_config(uint32_t data_alignment)
2057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4767              		.loc 1 2057 1
 4768              		.cfi_startproc
 4769              		@ args = 0, pretend = 0, frame = 8
 4770              		@ frame_needed = 1, uses_anonymous_args = 0
 4771              		@ link register save eliminated.
 4772 0000 80B4     		push	{r7}
 4773              		.cfi_def_cfa_offset 4
 4774              		.cfi_offset 7, -4
 4775 0002 83B0     		sub	sp, sp, #12
 4776              		.cfi_def_cfa_offset 16
 4777 0004 00AF     		add	r7, sp, #0
 4778              		.cfi_def_cfa_register 7
 4779 0006 7860     		str	r0, [r7, #4]
2058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_LSB_ALIGNMENT != data_alignment) {
 4780              		.loc 1 2058 7
 4781 0008 7B68     		ldr	r3, [r7, #4]
 4782 000a 002B     		cmp	r3, #0
 4783 000c 06D0     		beq	.L289
2059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= ADC_CTL1_DAL;
 4784              		.loc 1 2059 18
 4785 000e 094B     		ldr	r3, .L292
 4786 0010 1B68     		ldr	r3, [r3]
 4787 0012 084A     		ldr	r2, .L292
 4788 0014 43F40063 		orr	r3, r3, #2048
 4789 0018 1360     		str	r3, [r2]
2060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DAL);
2062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4790              		.loc 1 2063 1
 4791 001a 05E0     		b	.L291
 4792              	.L289:
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
 4793              		.loc 1 2061 18
 4794 001c 054B     		ldr	r3, .L292
 4795 001e 1B68     		ldr	r3, [r3]
 4796 0020 044A     		ldr	r2, .L292
 4797 0022 23F40063 		bic	r3, r3, #2048
 4798 0026 1360     		str	r3, [r2]
 4799              	.L291:
 4800              		.loc 1 2063 1
 4801 0028 00BF     		nop
 4802 002a 0C37     		adds	r7, r7, #12
 4803              		.cfi_def_cfa_offset 4
 4804 002c BD46     		mov	sp, r7
 4805              		.cfi_def_cfa_register 13
 4806              		@ sp needed
 4807 002e 80BC     		pop	{r7}
 4808              		.cfi_restore 7
 4809              		.cfi_def_cfa_offset 0
 4810 0030 7047     		bx	lr
 4811              	.L293:
 4812 0032 00BF     		.align	2
 4813              	.L292:
 4814 0034 08240140 		.word	1073816584
 4815              		.cfi_endproc
 4816              	.LFE169:
 4818              		.section	.text.hals_adc_channel_length_config,"ax",%progbits
 4819              		.align	1
 4820              		.global	hals_adc_channel_length_config
 4821              		.syntax unified
 4822              		.thumb
 4823              		.thumb_func
 4824              		.fpu softvfp
 4826              	hals_adc_channel_length_config:
 4827              	.LFB170:
2064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure the length of routine channel sequence or inserted channel sequence
2067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel_sequence: select the channel sequence
2068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_ROUTINE_CHANNEL: routine channel sequence
2070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel sequence
2071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  length: the length of the channel
2072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                         routine channel 1-16
2073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                         inserted channel 1-4
2074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_channel_length_config(uint8_t channel_sequence, uint32_t length)
2078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4828              		.loc 1 2078 1
 4829              		.cfi_startproc
 4830              		@ args = 0, pretend = 0, frame = 8
 4831              		@ frame_needed = 1, uses_anonymous_args = 0
 4832              		@ link register save eliminated.
 4833 0000 80B4     		push	{r7}
 4834              		.cfi_def_cfa_offset 4
 4835              		.cfi_offset 7, -4
 4836 0002 83B0     		sub	sp, sp, #12
 4837              		.cfi_def_cfa_offset 16
 4838 0004 00AF     		add	r7, sp, #0
 4839              		.cfi_def_cfa_register 7
 4840 0006 0346     		mov	r3, r0
 4841 0008 3960     		str	r1, [r7]
 4842 000a FB71     		strb	r3, [r7, #7]
2079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     switch(channel_sequence) {
 4843              		.loc 1 2079 5
 4844 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4845 000e 012B     		cmp	r3, #1
 4846 0010 02D0     		beq	.L295
 4847 0012 022B     		cmp	r3, #2
 4848 0014 11D0     		beq	.L296
2080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_ROUTINE_CHANNEL:
2081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* configure the length of routine channel sequence */
2082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ0 &= ~((uint32_t)ADC_RSQ0_RL);
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ0 |= RSQ0_RL((uint32_t)(length - 1U));
2084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL:
2086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* configure the length of inserted channel sequence */
2087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_ISQ &= ~((uint32_t)ADC_ISQ_IL);
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_ISQ |= ISQ_IL((uint32_t)(length - 1U));
2089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
2091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4849              		.loc 1 2091 9
 4850 0016 21E0     		b	.L298
 4851              	.L295:
2082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ0 |= RSQ0_RL((uint32_t)(length - 1U));
 4852              		.loc 1 2082 18
 4853 0018 134B     		ldr	r3, .L299
 4854 001a 1B68     		ldr	r3, [r3]
 4855 001c 124A     		ldr	r2, .L299
 4856 001e 23F47003 		bic	r3, r3, #15728640
 4857 0022 1360     		str	r3, [r2]
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4858              		.loc 1 2083 18
 4859 0024 104B     		ldr	r3, .L299
 4860 0026 1A68     		ldr	r2, [r3]
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4861              		.loc 1 2083 21
 4862 0028 3B68     		ldr	r3, [r7]
 4863 002a 013B     		subs	r3, r3, #1
 4864 002c 1B05     		lsls	r3, r3, #20
 4865 002e 03F47003 		and	r3, r3, #15728640
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4866              		.loc 1 2083 18
 4867 0032 0D49     		ldr	r1, .L299
 4868 0034 1343     		orrs	r3, r3, r2
 4869 0036 0B60     		str	r3, [r1]
2084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL:
 4870              		.loc 1 2084 9
 4871 0038 10E0     		b	.L298
 4872              	.L296:
2087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_ISQ |= ISQ_IL((uint32_t)(length - 1U));
 4873              		.loc 1 2087 17
 4874 003a 0C4B     		ldr	r3, .L299+4
 4875 003c 1B68     		ldr	r3, [r3]
 4876 003e 0B4A     		ldr	r2, .L299+4
 4877 0040 23F44013 		bic	r3, r3, #3145728
 4878 0044 1360     		str	r3, [r2]
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4879              		.loc 1 2088 17
 4880 0046 094B     		ldr	r3, .L299+4
 4881 0048 1A68     		ldr	r2, [r3]
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4882              		.loc 1 2088 20
 4883 004a 3B68     		ldr	r3, [r7]
 4884 004c 013B     		subs	r3, r3, #1
 4885 004e 1B05     		lsls	r3, r3, #20
 4886 0050 03F44013 		and	r3, r3, #3145728
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 4887              		.loc 1 2088 17
 4888 0054 0549     		ldr	r1, .L299+4
 4889 0056 1343     		orrs	r3, r3, r2
 4890 0058 0B60     		str	r3, [r1]
2089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
 4891              		.loc 1 2089 9
 4892 005a 00BF     		nop
 4893              	.L298:
2092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 4894              		.loc 1 2093 1
 4895 005c 00BF     		nop
 4896 005e 0C37     		adds	r7, r7, #12
 4897              		.cfi_def_cfa_offset 4
 4898 0060 BD46     		mov	sp, r7
 4899              		.cfi_def_cfa_register 13
 4900              		@ sp needed
 4901 0062 80BC     		pop	{r7}
 4902              		.cfi_restore 7
 4903              		.cfi_def_cfa_offset 0
 4904 0064 7047     		bx	lr
 4905              	.L300:
 4906 0066 00BF     		.align	2
 4907              	.L299:
 4908 0068 2C240140 		.word	1073816620
 4909 006c 38240140 		.word	1073816632
 4910              		.cfi_endproc
 4911              	.LFE170:
 4913              		.section	.text.hals_adc_routine_channel_config,"ax",%progbits
 4914              		.align	1
 4915              		.global	hals_adc_routine_channel_config
 4916              		.syntax unified
 4917              		.thumb
 4918              		.thumb_func
 4919              		.fpu softvfp
 4921              	hals_adc_routine_channel_config:
 4922              	.LFB171:
2094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC routine channel
2097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  rank: the argument could be selected from enumeration <hal_adc_routine_sequence_enu
2098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel: the selected ADC channel
2099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
2101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  sample_time: the sample time value
2102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
2104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
2105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
2106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
2107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
2108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
2109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
2110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
2111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_routine_channel_config(uint8_t rank, uint8_t channel, uint32_t sample_time)
2115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 4923              		.loc 1 2115 1
 4924              		.cfi_startproc
 4925              		@ args = 0, pretend = 0, frame = 16
 4926              		@ frame_needed = 1, uses_anonymous_args = 0
 4927              		@ link register save eliminated.
 4928 0000 80B4     		push	{r7}
 4929              		.cfi_def_cfa_offset 4
 4930              		.cfi_offset 7, -4
 4931 0002 85B0     		sub	sp, sp, #20
 4932              		.cfi_def_cfa_offset 24
 4933 0004 00AF     		add	r7, sp, #0
 4934              		.cfi_def_cfa_register 7
 4935 0006 0346     		mov	r3, r0
 4936 0008 3A60     		str	r2, [r7]
 4937 000a FB71     		strb	r3, [r7, #7]
 4938 000c 0B46     		mov	r3, r1
 4939 000e BB71     		strb	r3, [r7, #6]
2116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t rsq, sampt;
2117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure ADC routine sequence */
2119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(rank < 6U) {
 4940              		.loc 1 2119 7
 4941 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4942 0012 052B     		cmp	r3, #5
 4943 0014 1BD8     		bhi	.L302
2120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq = ADC_RSQ2;
 4944              		.loc 1 2120 15
 4945 0016 504B     		ldr	r3, .L308
 4946              		.loc 1 2120 13
 4947 0018 1B68     		ldr	r3, [r3]
 4948 001a FB60     		str	r3, [r7, #12]
2121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (5U * rank)));
 4949              		.loc 1 2121 51
 4950 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 4951 001e 1346     		mov	r3, r2
 4952 0020 9B00     		lsls	r3, r3, #2
 4953 0022 1344     		add	r3, r3, r2
 4954              		.loc 1 2121 19
 4955 0024 1F22     		movs	r2, #31
 4956 0026 02FA03F3 		lsl	r3, r2, r3
 4957              		.loc 1 2121 17
 4958 002a DB43     		mvns	r3, r3
 4959              		.loc 1 2121 13
 4960 002c FA68     		ldr	r2, [r7, #12]
 4961 002e 1340     		ands	r3, r3, r2
 4962 0030 FB60     		str	r3, [r7, #12]
2122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq |= ((uint32_t)channel << (5U * rank));
 4963              		.loc 1 2122 17
 4964 0032 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 4965              		.loc 1 2122 42
 4966 0034 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 4967 0036 1346     		mov	r3, r2
 4968 0038 9B00     		lsls	r3, r3, #2
 4969 003a 1344     		add	r3, r3, r2
 4970              		.loc 1 2122 35
 4971 003c 01FA03F3 		lsl	r3, r1, r3
 4972              		.loc 1 2122 13
 4973 0040 FA68     		ldr	r2, [r7, #12]
 4974 0042 1343     		orrs	r3, r3, r2
 4975 0044 FB60     		str	r3, [r7, #12]
2123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ2 = rsq;
 4976              		.loc 1 2123 9
 4977 0046 444A     		ldr	r2, .L308
 4978              		.loc 1 2123 18
 4979 0048 FB68     		ldr	r3, [r7, #12]
 4980 004a 1360     		str	r3, [r2]
 4981 004c 40E0     		b	.L303
 4982              	.L302:
2124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(rank < 12U) {
 4983              		.loc 1 2124 14
 4984 004e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4985 0050 0B2B     		cmp	r3, #11
 4986 0052 1DD8     		bhi	.L304
2125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq = ADC_RSQ1;
 4987              		.loc 1 2125 15
 4988 0054 414B     		ldr	r3, .L308+4
 4989              		.loc 1 2125 13
 4990 0056 1B68     		ldr	r3, [r3]
 4991 0058 FB60     		str	r3, [r7, #12]
2126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 6U))));
 4992              		.loc 1 2126 50
 4993 005a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 4994 005c 1346     		mov	r3, r2
 4995 005e 9B00     		lsls	r3, r3, #2
 4996 0060 1344     		add	r3, r3, r2
 4997 0062 1E3B     		subs	r3, r3, #30
 4998              		.loc 1 2126 18
 4999 0064 1F22     		movs	r2, #31
 5000 0066 02FA03F3 		lsl	r3, r2, r3
 5001              		.loc 1 2126 16
 5002 006a DB43     		mvns	r3, r3
 5003              		.loc 1 2126 13
 5004 006c FA68     		ldr	r2, [r7, #12]
 5005 006e 1340     		ands	r3, r3, r2
 5006 0070 FB60     		str	r3, [r7, #12]
2127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 5007              		.loc 1 2127 17
 5008 0072 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 5009              		.loc 1 2127 42
 5010 0074 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5011 0076 1346     		mov	r3, r2
 5012 0078 9B00     		lsls	r3, r3, #2
 5013 007a 1344     		add	r3, r3, r2
 5014 007c 1E3B     		subs	r3, r3, #30
 5015              		.loc 1 2127 35
 5016 007e 01FA03F3 		lsl	r3, r1, r3
 5017              		.loc 1 2127 13
 5018 0082 FA68     		ldr	r2, [r7, #12]
 5019 0084 1343     		orrs	r3, r3, r2
 5020 0086 FB60     		str	r3, [r7, #12]
2128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ1 = rsq;
 5021              		.loc 1 2128 9
 5022 0088 344A     		ldr	r2, .L308+4
 5023              		.loc 1 2128 18
 5024 008a FB68     		ldr	r3, [r7, #12]
 5025 008c 1360     		str	r3, [r2]
 5026 008e 1FE0     		b	.L303
 5027              	.L304:
2129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(rank < 16U) {
 5028              		.loc 1 2129 14
 5029 0090 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5030 0092 0F2B     		cmp	r3, #15
 5031 0094 1CD8     		bhi	.L303
2130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq = ADC_RSQ0;
 5032              		.loc 1 2130 15
 5033 0096 324B     		ldr	r3, .L308+8
 5034              		.loc 1 2130 13
 5035 0098 1B68     		ldr	r3, [r3]
 5036 009a FB60     		str	r3, [r7, #12]
2131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 12U))));
 5037              		.loc 1 2131 50
 5038 009c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5039 009e 1346     		mov	r3, r2
 5040 00a0 9B00     		lsls	r3, r3, #2
 5041 00a2 1344     		add	r3, r3, r2
 5042 00a4 3C3B     		subs	r3, r3, #60
 5043              		.loc 1 2131 18
 5044 00a6 1F22     		movs	r2, #31
 5045 00a8 02FA03F3 		lsl	r3, r2, r3
 5046              		.loc 1 2131 16
 5047 00ac DB43     		mvns	r3, r3
 5048              		.loc 1 2131 13
 5049 00ae FA68     		ldr	r2, [r7, #12]
 5050 00b0 1340     		ands	r3, r3, r2
 5051 00b2 FB60     		str	r3, [r7, #12]
2132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 5052              		.loc 1 2132 17
 5053 00b4 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 5054              		.loc 1 2132 42
 5055 00b6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5056 00b8 1346     		mov	r3, r2
 5057 00ba 9B00     		lsls	r3, r3, #2
 5058 00bc 1344     		add	r3, r3, r2
 5059 00be 3C3B     		subs	r3, r3, #60
 5060              		.loc 1 2132 35
 5061 00c0 01FA03F3 		lsl	r3, r1, r3
 5062              		.loc 1 2132 13
 5063 00c4 FA68     		ldr	r2, [r7, #12]
 5064 00c6 1343     		orrs	r3, r3, r2
 5065 00c8 FB60     		str	r3, [r7, #12]
2133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_RSQ0 = rsq;
 5066              		.loc 1 2133 9
 5067 00ca 254A     		ldr	r2, .L308+8
 5068              		.loc 1 2133 18
 5069 00cc FB68     		ldr	r3, [r7, #12]
 5070 00ce 1360     		str	r3, [r2]
 5071              	.L303:
2134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure ADC sampling time */
2138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(channel < 10U) {
 5072              		.loc 1 2138 7
 5073 00d0 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5074 00d2 092B     		cmp	r3, #9
 5075 00d4 1BD8     		bhi	.L305
2139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt = ADC_SAMPT1;
 5076              		.loc 1 2139 17
 5077 00d6 234B     		ldr	r3, .L308+12
 5078              		.loc 1 2139 15
 5079 00d8 1B68     		ldr	r3, [r3]
 5080 00da BB60     		str	r3, [r7, #8]
2140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * channel)));
 5081              		.loc 1 2140 54
 5082 00dc BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5083 00de 1346     		mov	r3, r2
 5084 00e0 5B00     		lsls	r3, r3, #1
 5085 00e2 1344     		add	r3, r3, r2
 5086              		.loc 1 2140 20
 5087 00e4 0722     		movs	r2, #7
 5088 00e6 02FA03F3 		lsl	r3, r2, r3
 5089              		.loc 1 2140 18
 5090 00ea DB43     		mvns	r3, r3
 5091              		.loc 1 2140 15
 5092 00ec BA68     		ldr	r2, [r7, #8]
 5093 00ee 1340     		ands	r3, r3, r2
 5094 00f0 BB60     		str	r3, [r7, #8]
2141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * channel));
 5095              		.loc 1 2141 48
 5096 00f2 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5097 00f4 1346     		mov	r3, r2
 5098 00f6 5B00     		lsls	r3, r3, #1
 5099 00f8 1344     		add	r3, r3, r2
 5100              		.loc 1 2141 41
 5101 00fa 3A68     		ldr	r2, [r7]
 5102 00fc 02FA03F3 		lsl	r3, r2, r3
 5103              		.loc 1 2141 15
 5104 0100 BA68     		ldr	r2, [r7, #8]
 5105 0102 1343     		orrs	r3, r3, r2
 5106 0104 BB60     		str	r3, [r7, #8]
2142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT1 = sampt;
 5107              		.loc 1 2142 9
 5108 0106 174A     		ldr	r2, .L308+12
 5109              		.loc 1 2142 20
 5110 0108 BB68     		ldr	r3, [r7, #8]
 5111 010a 1360     		str	r3, [r2]
2143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(channel < 19U) {
2144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt = ADC_SAMPT0;
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
2147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
2148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* illegal parameters */
2150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5112              		.loc 1 2151 1
 5113 010c 1FE0     		b	.L307
 5114              	.L305:
2143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(channel < 19U) {
 5115              		.loc 1 2143 14
 5116 010e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5117 0110 122B     		cmp	r3, #18
 5118 0112 1CD8     		bhi	.L307
2144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 5119              		.loc 1 2144 17
 5120 0114 144B     		ldr	r3, .L308+16
2144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 5121              		.loc 1 2144 15
 5122 0116 1B68     		ldr	r3, [r3]
 5123 0118 BB60     		str	r3, [r7, #8]
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 5124              		.loc 1 2145 54
 5125 011a BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5126 011c 1346     		mov	r3, r2
 5127 011e 5B00     		lsls	r3, r3, #1
 5128 0120 1344     		add	r3, r3, r2
 5129 0122 1E3B     		subs	r3, r3, #30
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 5130              		.loc 1 2145 20
 5131 0124 0722     		movs	r2, #7
 5132 0126 02FA03F3 		lsl	r3, r2, r3
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 5133              		.loc 1 2145 18
 5134 012a DB43     		mvns	r3, r3
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 5135              		.loc 1 2145 15
 5136 012c BA68     		ldr	r2, [r7, #8]
 5137 012e 1340     		ands	r3, r3, r2
 5138 0130 BB60     		str	r3, [r7, #8]
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5139              		.loc 1 2146 48
 5140 0132 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5141 0134 1346     		mov	r3, r2
 5142 0136 5B00     		lsls	r3, r3, #1
 5143 0138 1344     		add	r3, r3, r2
 5144 013a 1E3B     		subs	r3, r3, #30
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5145              		.loc 1 2146 41
 5146 013c 3A68     		ldr	r2, [r7]
 5147 013e 02FA03F3 		lsl	r3, r2, r3
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5148              		.loc 1 2146 15
 5149 0142 BA68     		ldr	r2, [r7, #8]
 5150 0144 1343     		orrs	r3, r3, r2
 5151 0146 BB60     		str	r3, [r7, #8]
2147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 5152              		.loc 1 2147 9
 5153 0148 074A     		ldr	r2, .L308+16
2147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 5154              		.loc 1 2147 20
 5155 014a BB68     		ldr	r3, [r7, #8]
 5156 014c 1360     		str	r3, [r2]
 5157              	.L307:
 5158              		.loc 1 2151 1
 5159 014e 00BF     		nop
 5160 0150 1437     		adds	r7, r7, #20
 5161              		.cfi_def_cfa_offset 4
 5162 0152 BD46     		mov	sp, r7
 5163              		.cfi_def_cfa_register 13
 5164              		@ sp needed
 5165 0154 80BC     		pop	{r7}
 5166              		.cfi_restore 7
 5167              		.cfi_def_cfa_offset 0
 5168 0156 7047     		bx	lr
 5169              	.L309:
 5170              		.align	2
 5171              	.L308:
 5172 0158 34240140 		.word	1073816628
 5173 015c 30240140 		.word	1073816624
 5174 0160 2C240140 		.word	1073816620
 5175 0164 10240140 		.word	1073816592
 5176 0168 0C240140 		.word	1073816588
 5177              		.cfi_endproc
 5178              	.LFE171:
 5180              		.section	.text.hals_adc_inserted_channel_config,"ax",%progbits
 5181              		.align	1
 5182              		.global	hals_adc_inserted_channel_config
 5183              		.syntax unified
 5184              		.thumb
 5185              		.thumb_func
 5186              		.fpu softvfp
 5188              	hals_adc_inserted_channel_config:
 5189              	.LFB172:
2152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC inserted channel
2155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  rank: the argument could be selected from enumeration <hal_adc_inserted_sequence_en
2156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel: the selected ADC channel
2157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
2159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  sample_time: The sample time value
2160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
2162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
2163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
2164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
2165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
2166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
2167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
2168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
2169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_inserted_channel_config(uint8_t rank, uint8_t channel, uint32_t sample_time)
2173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5190              		.loc 1 2173 1
 5191              		.cfi_startproc
 5192              		@ args = 0, pretend = 0, frame = 24
 5193              		@ frame_needed = 1, uses_anonymous_args = 0
 5194              		@ link register save eliminated.
 5195 0000 80B4     		push	{r7}
 5196              		.cfi_def_cfa_offset 4
 5197              		.cfi_offset 7, -4
 5198 0002 87B0     		sub	sp, sp, #28
 5199              		.cfi_def_cfa_offset 32
 5200 0004 00AF     		add	r7, sp, #0
 5201              		.cfi_def_cfa_register 7
 5202 0006 0346     		mov	r3, r0
 5203 0008 3A60     		str	r2, [r7]
 5204 000a FB71     		strb	r3, [r7, #7]
 5205 000c 0B46     		mov	r3, r1
 5206 000e BB71     		strb	r3, [r7, #6]
2174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint8_t inserted_length;
2175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t isq, sampt;
2176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ, 20U, 21U);
 5207              		.loc 1 2177 32
 5208 0010 374B     		ldr	r3, .L314
 5209 0012 1B68     		ldr	r3, [r3]
 5210 0014 1B0D     		lsrs	r3, r3, #20
 5211              		.loc 1 2177 23
 5212 0016 DBB2     		uxtb	r3, r3
 5213              		.loc 1 2177 21
 5214 0018 03F00303 		and	r3, r3, #3
 5215 001c FB75     		strb	r3, [r7, #23]
2178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     isq = ADC_ISQ;
 5216              		.loc 1 2179 11
 5217 001e 344B     		ldr	r3, .L314
 5218              		.loc 1 2179 9
 5219 0020 1B68     		ldr	r3, [r3]
 5220 0022 3B61     		str	r3, [r7, #16]
2180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (15U - (inserted_length - rank) * 5U)));
 5221              		.loc 1 2180 65
 5222 0024 FA7D     		ldrb	r2, [r7, #23]	@ zero_extendqisi2
 5223 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5224 0028 D31A     		subs	r3, r2, r3
 5225 002a 1A46     		mov	r2, r3
 5226              		.loc 1 2180 73
 5227 002c 1346     		mov	r3, r2
 5228 002e 9B00     		lsls	r3, r3, #2
 5229 0030 1344     		add	r3, r3, r2
 5230              		.loc 1 2180 46
 5231 0032 C3F10F03 		rsb	r3, r3, #15
 5232              		.loc 1 2180 14
 5233 0036 1F22     		movs	r2, #31
 5234 0038 02FA03F3 		lsl	r3, r2, r3
 5235              		.loc 1 2180 12
 5236 003c DB43     		mvns	r3, r3
 5237              		.loc 1 2180 9
 5238 003e 3A69     		ldr	r2, [r7, #16]
 5239 0040 1340     		ands	r3, r3, r2
 5240 0042 3B61     		str	r3, [r7, #16]
2181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     isq |= ((uint32_t)channel << (15U - (inserted_length - rank) * 5U));
 5241              		.loc 1 2181 13
 5242 0044 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5243              		.loc 1 2181 58
 5244 0046 F97D     		ldrb	r1, [r7, #23]	@ zero_extendqisi2
 5245 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5246 004a CB1A     		subs	r3, r1, r3
 5247 004c 1946     		mov	r1, r3
 5248              		.loc 1 2181 66
 5249 004e 0B46     		mov	r3, r1
 5250 0050 9B00     		lsls	r3, r3, #2
 5251 0052 0B44     		add	r3, r3, r1
 5252              		.loc 1 2181 39
 5253 0054 C3F10F03 		rsb	r3, r3, #15
 5254              		.loc 1 2181 31
 5255 0058 02FA03F3 		lsl	r3, r2, r3
 5256              		.loc 1 2181 9
 5257 005c 3A69     		ldr	r2, [r7, #16]
 5258 005e 1343     		orrs	r3, r3, r2
 5259 0060 3B61     		str	r3, [r7, #16]
2182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_ISQ = isq;
 5260              		.loc 1 2182 5
 5261 0062 234A     		ldr	r2, .L314
 5262              		.loc 1 2182 13
 5263 0064 3B69     		ldr	r3, [r7, #16]
 5264 0066 1360     		str	r3, [r2]
2183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure ADC sampling time */
2185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(channel < 10U) {
 5265              		.loc 1 2185 7
 5266 0068 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5267 006a 092B     		cmp	r3, #9
 5268 006c 1BD8     		bhi	.L311
2186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt = ADC_SAMPT1;
 5269              		.loc 1 2186 17
 5270 006e 214B     		ldr	r3, .L314+4
 5271              		.loc 1 2186 15
 5272 0070 1B68     		ldr	r3, [r3]
 5273 0072 FB60     		str	r3, [r7, #12]
2187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * channel)));
 5274              		.loc 1 2187 54
 5275 0074 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5276 0076 1346     		mov	r3, r2
 5277 0078 5B00     		lsls	r3, r3, #1
 5278 007a 1344     		add	r3, r3, r2
 5279              		.loc 1 2187 20
 5280 007c 0722     		movs	r2, #7
 5281 007e 02FA03F3 		lsl	r3, r2, r3
 5282              		.loc 1 2187 18
 5283 0082 DB43     		mvns	r3, r3
 5284              		.loc 1 2187 15
 5285 0084 FA68     		ldr	r2, [r7, #12]
 5286 0086 1340     		ands	r3, r3, r2
 5287 0088 FB60     		str	r3, [r7, #12]
2188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= (uint32_t) sample_time << (3U * channel);
 5288              		.loc 1 2188 48
 5289 008a BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5290 008c 1346     		mov	r3, r2
 5291 008e 5B00     		lsls	r3, r3, #1
 5292 0090 1344     		add	r3, r3, r2
 5293              		.loc 1 2188 41
 5294 0092 3A68     		ldr	r2, [r7]
 5295 0094 02FA03F3 		lsl	r3, r2, r3
 5296              		.loc 1 2188 15
 5297 0098 FA68     		ldr	r2, [r7, #12]
 5298 009a 1343     		orrs	r3, r3, r2
 5299 009c FB60     		str	r3, [r7, #12]
2189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT1 = sampt;
 5300              		.loc 1 2189 9
 5301 009e 154A     		ldr	r2, .L314+4
 5302              		.loc 1 2189 20
 5303 00a0 FB68     		ldr	r3, [r7, #12]
 5304 00a2 1360     		str	r3, [r2]
2190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(channel < 19U) {
2191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt = ADC_SAMPT0;
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
2194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
2195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* illegal parameters */
2197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5305              		.loc 1 2198 1
 5306 00a4 1FE0     		b	.L313
 5307              	.L311:
2190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else if(channel < 19U) {
 5308              		.loc 1 2190 14
 5309 00a6 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5310 00a8 122B     		cmp	r3, #18
 5311 00aa 1CD8     		bhi	.L313
2191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 5312              		.loc 1 2191 17
 5313 00ac 124B     		ldr	r3, .L314+8
2191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 5314              		.loc 1 2191 15
 5315 00ae 1B68     		ldr	r3, [r3]
 5316 00b0 FB60     		str	r3, [r7, #12]
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 5317              		.loc 1 2192 54
 5318 00b2 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5319 00b4 1346     		mov	r3, r2
 5320 00b6 5B00     		lsls	r3, r3, #1
 5321 00b8 1344     		add	r3, r3, r2
 5322 00ba 1E3B     		subs	r3, r3, #30
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 5323              		.loc 1 2192 20
 5324 00bc 0722     		movs	r2, #7
 5325 00be 02FA03F3 		lsl	r3, r2, r3
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 5326              		.loc 1 2192 18
 5327 00c2 DB43     		mvns	r3, r3
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 5328              		.loc 1 2192 15
 5329 00c4 FA68     		ldr	r2, [r7, #12]
 5330 00c6 1340     		ands	r3, r3, r2
 5331 00c8 FB60     		str	r3, [r7, #12]
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5332              		.loc 1 2193 48
 5333 00ca BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 5334 00cc 1346     		mov	r3, r2
 5335 00ce 5B00     		lsls	r3, r3, #1
 5336 00d0 1344     		add	r3, r3, r2
 5337 00d2 1E3B     		subs	r3, r3, #30
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5338              		.loc 1 2193 41
 5339 00d4 3A68     		ldr	r2, [r7]
 5340 00d6 02FA03F3 		lsl	r3, r2, r3
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_SAMPT0 = sampt;
 5341              		.loc 1 2193 15
 5342 00da FA68     		ldr	r2, [r7, #12]
 5343 00dc 1343     		orrs	r3, r3, r2
 5344 00de FB60     		str	r3, [r7, #12]
2194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 5345              		.loc 1 2194 9
 5346 00e0 054A     		ldr	r2, .L314+8
2194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
 5347              		.loc 1 2194 20
 5348 00e2 FB68     		ldr	r3, [r7, #12]
 5349 00e4 1360     		str	r3, [r2]
 5350              	.L313:
 5351              		.loc 1 2198 1
 5352 00e6 00BF     		nop
 5353 00e8 1C37     		adds	r7, r7, #28
 5354              		.cfi_def_cfa_offset 4
 5355 00ea BD46     		mov	sp, r7
 5356              		.cfi_def_cfa_register 13
 5357              		@ sp needed
 5358 00ec 80BC     		pop	{r7}
 5359              		.cfi_restore 7
 5360              		.cfi_def_cfa_offset 0
 5361 00ee 7047     		bx	lr
 5362              	.L315:
 5363              		.align	2
 5364              	.L314:
 5365 00f0 38240140 		.word	1073816632
 5366 00f4 10240140 		.word	1073816592
 5367 00f8 0C240140 		.word	1073816588
 5368              		.cfi_endproc
 5369              	.LFE172:
 5371              		.section	.text.hals_adc_inserted_channel_offset_config,"ax",%progbits
 5372              		.align	1
 5373              		.global	hals_adc_inserted_channel_offset_config
 5374              		.syntax unified
 5375              		.thumb
 5376              		.thumb_func
 5377              		.fpu softvfp
 5379              	hals_adc_inserted_channel_offset_config:
 5380              	.LFB173:
2199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC inserted channel offset
2202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  inserted_channel: insert channel select
2203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: ADC inserted channel 0
2205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: ADC inserted channel 1
2206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: ADC inserted channel 2
2207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: ADC inserted channel 3
2208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  offset: the offset data
2209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_inserted_channel_offset_config(uint8_t inserted_channel, uint16_t offset)
2213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5381              		.loc 1 2213 1
 5382              		.cfi_startproc
 5383              		@ args = 0, pretend = 0, frame = 16
 5384              		@ frame_needed = 1, uses_anonymous_args = 0
 5385              		@ link register save eliminated.
 5386 0000 80B4     		push	{r7}
 5387              		.cfi_def_cfa_offset 4
 5388              		.cfi_offset 7, -4
 5389 0002 85B0     		sub	sp, sp, #20
 5390              		.cfi_def_cfa_offset 24
 5391 0004 00AF     		add	r7, sp, #0
 5392              		.cfi_def_cfa_register 7
 5393 0006 0346     		mov	r3, r0
 5394 0008 0A46     		mov	r2, r1
 5395 000a FB71     		strb	r3, [r7, #7]
 5396 000c 1346     		mov	r3, r2	@ movhi
 5397 000e BB80     		strh	r3, [r7, #4]	@ movhi
2214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint8_t inserted_length;
2215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t num = 0U;
 5398              		.loc 1 2215 14
 5399 0010 0023     		movs	r3, #0
 5400 0012 FB60     		str	r3, [r7, #12]
2216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ, 20U, 21U);
 5401              		.loc 1 2217 32
 5402 0014 0F4B     		ldr	r3, .L319
 5403 0016 1B68     		ldr	r3, [r3]
 5404 0018 1B0D     		lsrs	r3, r3, #20
 5405              		.loc 1 2217 23
 5406 001a DBB2     		uxtb	r3, r3
 5407              		.loc 1 2217 21
 5408 001c 03F00303 		and	r3, r3, #3
 5409 0020 FB72     		strb	r3, [r7, #11]
2218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     num = 3U - (inserted_length - inserted_channel);
 5410              		.loc 1 2218 33
 5411 0022 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 5412 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5413 0026 D31A     		subs	r3, r2, r3
 5414              		.loc 1 2218 9
 5415 0028 C3F10303 		rsb	r3, r3, #3
 5416 002c FB60     		str	r3, [r7, #12]
2219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(num <= 3U) {
 5417              		.loc 1 2220 7
 5418 002e FB68     		ldr	r3, [r7, #12]
 5419 0030 032B     		cmp	r3, #3
 5420 0032 0AD8     		bhi	.L318
2221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* calculate the offset of the register */
2222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         num = num * 4U;
 5421              		.loc 1 2222 13
 5422 0034 FB68     		ldr	r3, [r7, #12]
 5423 0036 9B00     		lsls	r3, r3, #2
 5424 0038 FB60     		str	r3, [r7, #12]
2223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* configure the offset of the selected channels */
2224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         REG32((ADC) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 5425              		.loc 1 2224 38
 5426 003a BA88     		ldrh	r2, [r7, #4]
 5427              		.loc 1 2224 9
 5428 003c F968     		ldr	r1, [r7, #12]
 5429 003e 064B     		ldr	r3, .L319+4
 5430 0040 0B44     		add	r3, r3, r1
 5431 0042 1946     		mov	r1, r3
 5432              		.loc 1 2224 38
 5433 0044 C2F30B03 		ubfx	r3, r2, #0, #12
 5434              		.loc 1 2224 36
 5435 0048 0B60     		str	r3, [r1]
 5436              	.L318:
2225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5437              		.loc 1 2226 1
 5438 004a 00BF     		nop
 5439 004c 1437     		adds	r7, r7, #20
 5440              		.cfi_def_cfa_offset 4
 5441 004e BD46     		mov	sp, r7
 5442              		.cfi_def_cfa_register 13
 5443              		@ sp needed
 5444 0050 80BC     		pop	{r7}
 5445              		.cfi_restore 7
 5446              		.cfi_def_cfa_offset 0
 5447 0052 7047     		bx	lr
 5448              	.L320:
 5449              		.align	2
 5450              	.L319:
 5451 0054 38240140 		.word	1073816632
 5452 0058 14240140 		.word	1073816596
 5453              		.cfi_endproc
 5454              	.LFE173:
 5456              		.section	.text.hals_adc_external_trigger_config,"ax",%progbits
 5457              		.align	1
 5458              		.global	hals_adc_external_trigger_config
 5459              		.syntax unified
 5460              		.thumb
 5461              		.thumb_func
 5462              		.fpu softvfp
 5464              	hals_adc_external_trigger_config:
 5465              	.LFB174:
2227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable or disable ADC external trigger
2230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel_sequence: select the channel sequence
2231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_ROUTINE_CHANNEL: routine channel sequence
2233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel sequence
2234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
2235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_external_trigger_config(uint8_t channel_sequence, ControlStatus newvalue)
2239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5466              		.loc 1 2239 1
 5467              		.cfi_startproc
 5468              		@ args = 0, pretend = 0, frame = 8
 5469              		@ frame_needed = 1, uses_anonymous_args = 0
 5470              		@ link register save eliminated.
 5471 0000 80B4     		push	{r7}
 5472              		.cfi_def_cfa_offset 4
 5473              		.cfi_offset 7, -4
 5474 0002 83B0     		sub	sp, sp, #12
 5475              		.cfi_def_cfa_offset 16
 5476 0004 00AF     		add	r7, sp, #0
 5477              		.cfi_def_cfa_register 7
 5478 0006 0346     		mov	r3, r0
 5479 0008 0A46     		mov	r2, r1
 5480 000a FB71     		strb	r3, [r7, #7]
 5481 000c 1346     		mov	r3, r2
 5482 000e BB71     		strb	r3, [r7, #6]
2240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(newvalue) {
 5483              		.loc 1 2240 7
 5484 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5485 0012 002B     		cmp	r3, #0
 5486 0014 16D0     		beq	.L322
2241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger enable for routine channel */
2242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
 5487              		.loc 1 2242 39
 5488 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5489 0018 03F00103 		and	r3, r3, #1
 5490              		.loc 1 2242 11
 5491 001c 002B     		cmp	r3, #0
 5492 001e 05D0     		beq	.L323
2243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_ETERC;
 5493              		.loc 1 2243 22
 5494 0020 164B     		ldr	r3, .L327
 5495 0022 1B68     		ldr	r3, [r3]
 5496 0024 154A     		ldr	r2, .L327
 5497 0026 43F48013 		orr	r3, r3, #1048576
 5498 002a 1360     		str	r3, [r2]
 5499              	.L323:
2244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger enable for inserted channel */
2246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
 5500              		.loc 1 2246 39
 5501 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5502 002e 03F00203 		and	r3, r3, #2
 5503              		.loc 1 2246 11
 5504 0032 002B     		cmp	r3, #0
 5505 0034 1CD0     		beq	.L326
2247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 |= ADC_CTL1_ETEIC;
 5506              		.loc 1 2247 22
 5507 0036 114B     		ldr	r3, .L327
 5508 0038 1B68     		ldr	r3, [r3]
 5509 003a 104A     		ldr	r2, .L327
 5510 003c 43F40043 		orr	r3, r3, #32768
 5511 0040 1360     		str	r3, [r2]
2248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger disable for routine channel */
2251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
2252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETERC;
2253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger disable for inserted channel */
2255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
2256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETEIC;
2257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5512              		.loc 1 2259 1
 5513 0042 15E0     		b	.L326
 5514              	.L322:
2251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETERC;
 5515              		.loc 1 2251 39
 5516 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5517 0046 03F00103 		and	r3, r3, #1
2251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETERC;
 5518              		.loc 1 2251 11
 5519 004a 002B     		cmp	r3, #0
 5520 004c 05D0     		beq	.L325
2252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 5521              		.loc 1 2252 22
 5522 004e 0B4B     		ldr	r3, .L327
 5523 0050 1B68     		ldr	r3, [r3]
 5524 0052 0A4A     		ldr	r2, .L327
 5525 0054 23F48013 		bic	r3, r3, #1048576
 5526 0058 1360     		str	r3, [r2]
 5527              	.L325:
2255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETEIC;
 5528              		.loc 1 2255 39
 5529 005a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5530 005c 03F00203 		and	r3, r3, #2
2255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETEIC;
 5531              		.loc 1 2255 11
 5532 0060 002B     		cmp	r3, #0
 5533 0062 05D0     		beq	.L326
2256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 5534              		.loc 1 2256 22
 5535 0064 054B     		ldr	r3, .L327
 5536 0066 1B68     		ldr	r3, [r3]
 5537 0068 044A     		ldr	r2, .L327
 5538 006a 23F40043 		bic	r3, r3, #32768
 5539 006e 1360     		str	r3, [r2]
 5540              	.L326:
 5541              		.loc 1 2259 1
 5542 0070 00BF     		nop
 5543 0072 0C37     		adds	r7, r7, #12
 5544              		.cfi_def_cfa_offset 4
 5545 0074 BD46     		mov	sp, r7
 5546              		.cfi_def_cfa_register 13
 5547              		@ sp needed
 5548 0076 80BC     		pop	{r7}
 5549              		.cfi_restore 7
 5550              		.cfi_def_cfa_offset 0
 5551 0078 7047     		bx	lr
 5552              	.L328:
 5553 007a 00BF     		.align	2
 5554              	.L327:
 5555 007c 08240140 		.word	1073816584
 5556              		.cfi_endproc
 5557              	.LFE174:
 5559              		.section	.text.hals_adc_external_trigger_source_config,"ax",%progbits
 5560              		.align	1
 5561              		.global	hals_adc_external_trigger_source_config
 5562              		.syntax unified
 5563              		.thumb
 5564              		.thumb_func
 5565              		.fpu softvfp
 5567              	hals_adc_external_trigger_source_config:
 5568              	.LFB175:
2260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC external trigger source
2263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel_sequence: select the channel sequence
2264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_ROUTINE_CHANNEL: routine channel sequence
2266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel sequence
2267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  external_trigger_source: routine or inserted sequence trigger source
2268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 for routine channel:
2270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T0_CH0: TIMER0 CH0 event select
2271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T0_CH1: TIMER0 CH1 event select
2272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T0_CH2: TIMER0 CH2 event select
2273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T1_CH1: TIMER1 CH1 event select
2274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T2_TRGO: TIMER2 TRGO event select
2275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_T14_CH0:  TIMER14 CH0 event select
2276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_EXTI_11: external interrupt line 11
2277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_ROUTINE_NONE: software trigger
2278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 for inserted channel:
2279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T0_TRGO: TIMER0 TRGO event select
2280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T0_CH3: TIMER0 CH3 event select
2281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T1_TRGO: TIMER1 TRGO event select
2282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T1_CH0: TIMER1 CH0 event select
2283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T2_CH3: TIMER2 CH3 event select
2284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T14_TRGO: TIMER14 TRGO event select
2285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
2286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_NONE: software trigger
2287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_external_trigger_source_config(uint8_t channel_sequence, uint32_t external_trigger_so
2291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5569              		.loc 1 2291 1
 5570              		.cfi_startproc
 5571              		@ args = 0, pretend = 0, frame = 8
 5572              		@ frame_needed = 1, uses_anonymous_args = 0
 5573              		@ link register save eliminated.
 5574 0000 80B4     		push	{r7}
 5575              		.cfi_def_cfa_offset 4
 5576              		.cfi_offset 7, -4
 5577 0002 83B0     		sub	sp, sp, #12
 5578              		.cfi_def_cfa_offset 16
 5579 0004 00AF     		add	r7, sp, #0
 5580              		.cfi_def_cfa_register 7
 5581 0006 0346     		mov	r3, r0
 5582 0008 3960     		str	r1, [r7]
 5583 000a FB71     		strb	r3, [r7, #7]
2292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     switch(channel_sequence) {
 5584              		.loc 1 2292 5
 5585 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5586 000e 012B     		cmp	r3, #1
 5587 0010 02D0     		beq	.L330
 5588 0012 022B     		cmp	r3, #2
 5589 0014 0DD0     		beq	.L331
2293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_ROUTINE_CHANNEL:
2294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger select for routine channel */
2295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSRC);
2296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
2297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL:
2299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         /* external trigger select for inserted channel */
2300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSIC);
2301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
2302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
2304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5590              		.loc 1 2304 9
 5591 0016 19E0     		b	.L333
 5592              	.L330:
2295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
 5593              		.loc 1 2295 18
 5594 0018 0F4B     		ldr	r3, .L334
 5595 001a 1B68     		ldr	r3, [r3]
 5596 001c 0E4A     		ldr	r2, .L334
 5597 001e 23F46023 		bic	r3, r3, #917504
 5598 0022 1360     		str	r3, [r2]
2296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5599              		.loc 1 2296 18
 5600 0024 0C4B     		ldr	r3, .L334
 5601 0026 1A68     		ldr	r2, [r3]
 5602 0028 0B49     		ldr	r1, .L334
 5603 002a 3B68     		ldr	r3, [r7]
 5604 002c 1343     		orrs	r3, r3, r2
 5605 002e 0B60     		str	r3, [r1]
2297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL:
 5606              		.loc 1 2297 9
 5607 0030 0CE0     		b	.L333
 5608              	.L331:
2300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
 5609              		.loc 1 2300 18
 5610 0032 094B     		ldr	r3, .L334
 5611 0034 1B68     		ldr	r3, [r3]
 5612 0036 084A     		ldr	r2, .L334
 5613 0038 23F4E043 		bic	r3, r3, #28672
 5614 003c 1360     		str	r3, [r2]
2301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5615              		.loc 1 2301 18
 5616 003e 064B     		ldr	r3, .L334
 5617 0040 1A68     		ldr	r2, [r3]
 5618 0042 0549     		ldr	r1, .L334
 5619 0044 3B68     		ldr	r3, [r7]
 5620 0046 1343     		orrs	r3, r3, r2
 5621 0048 0B60     		str	r3, [r1]
2302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
 5622              		.loc 1 2302 9
 5623 004a 00BF     		nop
 5624              	.L333:
2305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5625              		.loc 1 2306 1
 5626 004c 00BF     		nop
 5627 004e 0C37     		adds	r7, r7, #12
 5628              		.cfi_def_cfa_offset 4
 5629 0050 BD46     		mov	sp, r7
 5630              		.cfi_def_cfa_register 13
 5631              		@ sp needed
 5632 0052 80BC     		pop	{r7}
 5633              		.cfi_restore 7
 5634              		.cfi_def_cfa_offset 0
 5635 0054 7047     		bx	lr
 5636              	.L335:
 5637 0056 00BF     		.align	2
 5638              	.L334:
 5639 0058 08240140 		.word	1073816584
 5640              		.cfi_endproc
 5641              	.LFE175:
 5643              		.section	.text.hals_adc_software_trigger_enable,"ax",%progbits
 5644              		.align	1
 5645              		.global	hals_adc_software_trigger_enable
 5646              		.syntax unified
 5647              		.thumb
 5648              		.thumb_func
 5649              		.fpu softvfp
 5651              	hals_adc_software_trigger_enable:
 5652              	.LFB176:
2307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC software trigger
2310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  channel_sequence: select the channel sequence
2311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_ROUTINE_CHANNEL: routine channel sequence
2313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel sequence
2314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_software_trigger_enable(uint8_t channel_sequence)
2318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5653              		.loc 1 2318 1
 5654              		.cfi_startproc
 5655              		@ args = 0, pretend = 0, frame = 8
 5656              		@ frame_needed = 1, uses_anonymous_args = 0
 5657              		@ link register save eliminated.
 5658 0000 80B4     		push	{r7}
 5659              		.cfi_def_cfa_offset 4
 5660              		.cfi_offset 7, -4
 5661 0002 83B0     		sub	sp, sp, #12
 5662              		.cfi_def_cfa_offset 16
 5663 0004 00AF     		add	r7, sp, #0
 5664              		.cfi_def_cfa_register 7
 5665 0006 0346     		mov	r3, r0
 5666 0008 FB71     		strb	r3, [r7, #7]
2319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable routine sequence software trigger */
2320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
 5667              		.loc 1 2320 35
 5668 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5669 000c 03F00103 		and	r3, r3, #1
 5670              		.loc 1 2320 7
 5671 0010 002B     		cmp	r3, #0
 5672 0012 05D0     		beq	.L337
2321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= ADC_CTL1_SWRCST;
 5673              		.loc 1 2321 18
 5674 0014 0A4B     		ldr	r3, .L340
 5675 0016 1B68     		ldr	r3, [r3]
 5676 0018 094A     		ldr	r2, .L340
 5677 001a 43F48003 		orr	r3, r3, #4194304
 5678 001e 1360     		str	r3, [r2]
 5679              	.L337:
2322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable inserted sequence software trigger */
2324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
 5680              		.loc 1 2324 35
 5681 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5682 0022 03F00203 		and	r3, r3, #2
 5683              		.loc 1 2324 7
 5684 0026 002B     		cmp	r3, #0
 5685 0028 05D0     		beq	.L339
2325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL1 |= ADC_CTL1_SWICST;
 5686              		.loc 1 2325 18
 5687 002a 054B     		ldr	r3, .L340
 5688 002c 1B68     		ldr	r3, [r3]
 5689 002e 044A     		ldr	r2, .L340
 5690 0030 43F40013 		orr	r3, r3, #2097152
 5691 0034 1360     		str	r3, [r2]
 5692              	.L339:
2326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5693              		.loc 1 2327 1
 5694 0036 00BF     		nop
 5695 0038 0C37     		adds	r7, r7, #12
 5696              		.cfi_def_cfa_offset 4
 5697 003a BD46     		mov	sp, r7
 5698              		.cfi_def_cfa_register 13
 5699              		@ sp needed
 5700 003c 80BC     		pop	{r7}
 5701              		.cfi_restore 7
 5702              		.cfi_def_cfa_offset 0
 5703 003e 7047     		bx	lr
 5704              	.L341:
 5705              		.align	2
 5706              	.L340:
 5707 0040 08240140 		.word	1073816584
 5708              		.cfi_endproc
 5709              	.LFE176:
 5711              		.section	.text.hals_adc_inserted_data_read,"ax",%progbits
 5712              		.align	1
 5713              		.global	hals_adc_inserted_data_read
 5714              		.syntax unified
 5715              		.thumb
 5716              		.thumb_func
 5717              		.fpu softvfp
 5719              	hals_adc_inserted_data_read:
 5720              	.LFB177:
2328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      read ADC inserted sequence data register
2331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  inserted_channel: inserted channel select
2332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: ADC inserted channel 0
2334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: ADC inserted channel 1
2335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: ADC inserted channel 2
2336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: ADC inserted channel 3
2337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     the conversion value
2339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** uint16_t hals_adc_inserted_data_read(uint8_t inserted_channel)
2341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5721              		.loc 1 2341 1
 5722              		.cfi_startproc
 5723              		@ args = 0, pretend = 0, frame = 16
 5724              		@ frame_needed = 1, uses_anonymous_args = 0
 5725              		@ link register save eliminated.
 5726 0000 80B4     		push	{r7}
 5727              		.cfi_def_cfa_offset 4
 5728              		.cfi_offset 7, -4
 5729 0002 85B0     		sub	sp, sp, #20
 5730              		.cfi_def_cfa_offset 24
 5731 0004 00AF     		add	r7, sp, #0
 5732              		.cfi_def_cfa_register 7
 5733 0006 0346     		mov	r3, r0
 5734 0008 FB71     		strb	r3, [r7, #7]
2342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t idata;
2343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* read the data of the selected channel */
2344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     switch(inserted_channel) {
 5735              		.loc 1 2344 5
 5736 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5737 000c 032B     		cmp	r3, #3
 5738 000e 1BD8     		bhi	.L343
 5739 0010 01A2     		adr	r2, .L345
 5740 0012 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 5741 0016 00BF     		.p2align 2
 5742              	.L345:
 5743 0018 29000000 		.word	.L348+1
 5744 001c 31000000 		.word	.L347+1
 5745 0020 39000000 		.word	.L346+1
 5746 0024 41000000 		.word	.L344+1
 5747              		.p2align 1
 5748              	.L348:
2345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL_0:
2346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         idata = ADC_IDATA0;
 5749              		.loc 1 2346 17
 5750 0028 0C4B     		ldr	r3, .L351
 5751              		.loc 1 2346 15
 5752 002a 1B68     		ldr	r3, [r3]
 5753 002c FB60     		str	r3, [r7, #12]
2347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5754              		.loc 1 2347 9
 5755 002e 0EE0     		b	.L349
 5756              	.L347:
2348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL_1:
2349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         idata = ADC_IDATA1;
 5757              		.loc 1 2349 17
 5758 0030 0B4B     		ldr	r3, .L351+4
 5759              		.loc 1 2349 15
 5760 0032 1B68     		ldr	r3, [r3]
 5761 0034 FB60     		str	r3, [r7, #12]
2350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5762              		.loc 1 2350 9
 5763 0036 0AE0     		b	.L349
 5764              	.L346:
2351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL_2:
2352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         idata = ADC_IDATA2;
 5765              		.loc 1 2352 17
 5766 0038 0A4B     		ldr	r3, .L351+8
 5767              		.loc 1 2352 15
 5768 003a 1B68     		ldr	r3, [r3]
 5769 003c FB60     		str	r3, [r7, #12]
2353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5770              		.loc 1 2353 9
 5771 003e 06E0     		b	.L349
 5772              	.L344:
2354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INSERTED_CHANNEL_3:
2355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         idata = ADC_IDATA3;
 5773              		.loc 1 2355 17
 5774 0040 094B     		ldr	r3, .L351+12
 5775              		.loc 1 2355 15
 5776 0042 1B68     		ldr	r3, [r3]
 5777 0044 FB60     		str	r3, [r7, #12]
2356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5778              		.loc 1 2356 9
 5779 0046 02E0     		b	.L349
 5780              	.L343:
2357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
2358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         idata = 0U;
 5781              		.loc 1 2358 15
 5782 0048 0023     		movs	r3, #0
 5783 004a FB60     		str	r3, [r7, #12]
2359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 5784              		.loc 1 2359 9
 5785 004c 00BF     		nop
 5786              	.L349:
2360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return (uint16_t)idata;
 5787              		.loc 1 2361 12
 5788 004e FB68     		ldr	r3, [r7, #12]
 5789 0050 9BB2     		uxth	r3, r3
2362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5790              		.loc 1 2362 1
 5791 0052 1846     		mov	r0, r3
 5792 0054 1437     		adds	r7, r7, #20
 5793              		.cfi_def_cfa_offset 4
 5794 0056 BD46     		mov	sp, r7
 5795              		.cfi_def_cfa_register 13
 5796              		@ sp needed
 5797 0058 80BC     		pop	{r7}
 5798              		.cfi_restore 7
 5799              		.cfi_def_cfa_offset 0
 5800 005a 7047     		bx	lr
 5801              	.L352:
 5802              		.align	2
 5803              	.L351:
 5804 005c 3C240140 		.word	1073816636
 5805 0060 40240140 		.word	1073816640
 5806 0064 44240140 		.word	1073816644
 5807 0068 48240140 		.word	1073816648
 5808              		.cfi_endproc
 5809              	.LFE177:
 5811              		.section	.text.hals_adc_resolution_config,"ax",%progbits
 5812              		.align	1
 5813              		.global	hals_adc_resolution_config
 5814              		.syntax unified
 5815              		.thumb
 5816              		.thumb_func
 5817              		.fpu softvfp
 5819              	hals_adc_resolution_config:
 5820              	.LFB178:
2363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC resolution
2366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  resolution: ADC resolution
2367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_RESOLUTION_12B: 12-bit ADC resolution
2369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_RESOLUTION_10B: 10-bit ADC resolution
2370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_RESOLUTION_8B: 8-bit ADC resolution
2371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
2372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_resolution_config(uint32_t resolution)
2376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5821              		.loc 1 2376 1
 5822              		.cfi_startproc
 5823              		@ args = 0, pretend = 0, frame = 8
 5824              		@ frame_needed = 1, uses_anonymous_args = 0
 5825              		@ link register save eliminated.
 5826 0000 80B4     		push	{r7}
 5827              		.cfi_def_cfa_offset 4
 5828              		.cfi_offset 7, -4
 5829 0002 83B0     		sub	sp, sp, #12
 5830              		.cfi_def_cfa_offset 16
 5831 0004 00AF     		add	r7, sp, #0
 5832              		.cfi_def_cfa_register 7
 5833 0006 7860     		str	r0, [r7, #4]
2377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DRES);
 5834              		.loc 1 2377 14
 5835 0008 084B     		ldr	r3, .L354
 5836 000a 1B68     		ldr	r3, [r3]
 5837 000c 074A     		ldr	r2, .L354
 5838 000e 23F04073 		bic	r3, r3, #50331648
 5839 0012 1360     		str	r3, [r2]
2378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_CTL0 |= (uint32_t)resolution;
 5840              		.loc 1 2378 14
 5841 0014 054B     		ldr	r3, .L354
 5842 0016 1A68     		ldr	r2, [r3]
 5843 0018 0449     		ldr	r1, .L354
 5844 001a 7B68     		ldr	r3, [r7, #4]
 5845 001c 1343     		orrs	r3, r3, r2
 5846 001e 0B60     		str	r3, [r1]
2379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5847              		.loc 1 2379 1
 5848 0020 00BF     		nop
 5849 0022 0C37     		adds	r7, r7, #12
 5850              		.cfi_def_cfa_offset 4
 5851 0024 BD46     		mov	sp, r7
 5852              		.cfi_def_cfa_register 13
 5853              		@ sp needed
 5854 0026 80BC     		pop	{r7}
 5855              		.cfi_restore 7
 5856              		.cfi_def_cfa_offset 0
 5857 0028 7047     		bx	lr
 5858              	.L355:
 5859 002a 00BF     		.align	2
 5860              	.L354:
 5861 002c 04240140 		.word	1073816580
 5862              		.cfi_endproc
 5863              	.LFE178:
 5865              		.section	.text.hals_adc_oversample_mode_config,"ax",%progbits
 5866              		.align	1
 5867              		.global	hals_adc_oversample_mode_config
 5868              		.syntax unified
 5869              		.thumb
 5870              		.thumb_func
 5871              		.fpu softvfp
 5873              	hals_adc_oversample_mode_config:
 5874              	.LFB179:
2380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      configure ADC oversample mode
2383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  mode: ADC oversampling mode
2384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
2386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
2387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  shift: ADC oversampling shift
2388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
2390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
2391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
2392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
2393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
2394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
2395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
2396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
2397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
2398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  ratio: ADC oversampling ratio
2399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
2401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
2402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
2403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
2404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
2405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
2406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
2407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
2408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_oversample_mode_config(uint8_t mode, uint16_t shift, uint8_t ratio)
2412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5875              		.loc 1 2412 1
 5876              		.cfi_startproc
 5877              		@ args = 0, pretend = 0, frame = 8
 5878              		@ frame_needed = 1, uses_anonymous_args = 0
 5879              		@ link register save eliminated.
 5880 0000 80B4     		push	{r7}
 5881              		.cfi_def_cfa_offset 4
 5882              		.cfi_offset 7, -4
 5883 0002 83B0     		sub	sp, sp, #12
 5884              		.cfi_def_cfa_offset 16
 5885 0004 00AF     		add	r7, sp, #0
 5886              		.cfi_def_cfa_register 7
 5887 0006 0346     		mov	r3, r0
 5888 0008 FB71     		strb	r3, [r7, #7]
 5889 000a 0B46     		mov	r3, r1	@ movhi
 5890 000c BB80     		strh	r3, [r7, #4]	@ movhi
 5891 000e 1346     		mov	r3, r2
 5892 0010 BB71     		strb	r3, [r7, #6]
2413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure ADC oversampling mode */
2414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 5893              		.loc 1 2414 7
 5894 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5895 0014 012B     		cmp	r3, #1
 5896 0016 06D1     		bne	.L357
2415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_OVSAMPCTL |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 5897              		.loc 1 2415 23
 5898 0018 0F4B     		ldr	r3, .L359
 5899 001a 1B68     		ldr	r3, [r3]
 5900 001c 0E4A     		ldr	r2, .L359
 5901 001e 43F40073 		orr	r3, r3, #512
 5902 0022 1360     		str	r3, [r2]
 5903 0024 05E0     		b	.L358
 5904              	.L357:
2416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     } else {
2417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 5905              		.loc 1 2417 23
 5906 0026 0C4B     		ldr	r3, .L359
 5907 0028 1B68     		ldr	r3, [r3]
 5908 002a 0B4A     		ldr	r2, .L359
 5909 002c 23F40073 		bic	r3, r3, #512
 5910 0030 1360     		str	r3, [r2]
 5911              	.L358:
2418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* configure the shift and ratio */
2421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_OVSAMPCTL &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 5912              		.loc 1 2421 19
 5913 0032 094B     		ldr	r3, .L359
 5914 0034 1B68     		ldr	r3, [r3]
 5915 0036 084A     		ldr	r2, .L359
 5916 0038 23F4FE73 		bic	r3, r3, #508
 5917 003c 1360     		str	r3, [r2]
2422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_OVSAMPCTL |= ((uint32_t)shift | (uint32_t)ratio);
 5918              		.loc 1 2422 19
 5919 003e 064B     		ldr	r3, .L359
 5920 0040 1A68     		ldr	r2, [r3]
 5921              		.loc 1 2422 23
 5922 0042 B988     		ldrh	r1, [r7, #4]
 5923              		.loc 1 2422 41
 5924 0044 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 5925              		.loc 1 2422 39
 5926 0046 0B43     		orrs	r3, r3, r1
 5927              		.loc 1 2422 19
 5928 0048 0349     		ldr	r1, .L359
 5929 004a 1343     		orrs	r3, r3, r2
 5930 004c 0B60     		str	r3, [r1]
2423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5931              		.loc 1 2423 1
 5932 004e 00BF     		nop
 5933 0050 0C37     		adds	r7, r7, #12
 5934              		.cfi_def_cfa_offset 4
 5935 0052 BD46     		mov	sp, r7
 5936              		.cfi_def_cfa_register 13
 5937              		@ sp needed
 5938 0054 80BC     		pop	{r7}
 5939              		.cfi_restore 7
 5940              		.cfi_def_cfa_offset 0
 5941 0056 7047     		bx	lr
 5942              	.L360:
 5943              		.align	2
 5944              	.L359:
 5945 0058 80240140 		.word	1073816704
 5946              		.cfi_endproc
 5947              	.LFE179:
 5949              		.section	.text.hals_adc_oversample_mode_enable,"ax",%progbits
 5950              		.align	1
 5951              		.global	hals_adc_oversample_mode_enable
 5952              		.syntax unified
 5953              		.thumb
 5954              		.thumb_func
 5955              		.fpu softvfp
 5957              	hals_adc_oversample_mode_enable:
 5958              	.LFB180:
2424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC oversample mode
2427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
2428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_oversample_mode_enable(void)
2432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 5959              		.loc 1 2432 1
 5960              		.cfi_startproc
 5961              		@ args = 0, pretend = 0, frame = 0
 5962              		@ frame_needed = 1, uses_anonymous_args = 0
 5963              		@ link register save eliminated.
 5964 0000 80B4     		push	{r7}
 5965              		.cfi_def_cfa_offset 4
 5966              		.cfi_offset 7, -4
 5967 0002 00AF     		add	r7, sp, #0
 5968              		.cfi_def_cfa_register 7
2433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_OVSAMPCTL |= ADC_OVSAMPCTL_OVSEN;
 5969              		.loc 1 2433 19
 5970 0004 044B     		ldr	r3, .L362
 5971 0006 1B68     		ldr	r3, [r3]
 5972 0008 034A     		ldr	r2, .L362
 5973 000a 43F00103 		orr	r3, r3, #1
 5974 000e 1360     		str	r3, [r2]
2434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 5975              		.loc 1 2434 1
 5976 0010 00BF     		nop
 5977 0012 BD46     		mov	sp, r7
 5978              		.cfi_def_cfa_register 13
 5979              		@ sp needed
 5980 0014 80BC     		pop	{r7}
 5981              		.cfi_restore 7
 5982              		.cfi_def_cfa_offset 0
 5983 0016 7047     		bx	lr
 5984              	.L363:
 5985              		.align	2
 5986              	.L362:
 5987 0018 80240140 		.word	1073816704
 5988              		.cfi_endproc
 5989              	.LFE180:
 5991              		.section	.text.hals_adc_oversample_mode_disable,"ax",%progbits
 5992              		.align	1
 5993              		.global	hals_adc_oversample_mode_disable
 5994              		.syntax unified
 5995              		.thumb
 5996              		.thumb_func
 5997              		.fpu softvfp
 5999              	hals_adc_oversample_mode_disable:
 6000              	.LFB181:
2435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable ADC oversample mode
2438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  none
2439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_oversample_mode_disable(void)
2443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6001              		.loc 1 2443 1
 6002              		.cfi_startproc
 6003              		@ args = 0, pretend = 0, frame = 0
 6004              		@ frame_needed = 1, uses_anonymous_args = 0
 6005              		@ link register save eliminated.
 6006 0000 80B4     		push	{r7}
 6007              		.cfi_def_cfa_offset 4
 6008              		.cfi_offset 7, -4
 6009 0002 00AF     		add	r7, sp, #0
 6010              		.cfi_def_cfa_register 7
2444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 6011              		.loc 1 2444 19
 6012 0004 044B     		ldr	r3, .L365
 6013 0006 1B68     		ldr	r3, [r3]
 6014 0008 034A     		ldr	r2, .L365
 6015 000a 23F00103 		bic	r3, r3, #1
 6016 000e 1360     		str	r3, [r2]
2445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6017              		.loc 1 2445 1
 6018 0010 00BF     		nop
 6019 0012 BD46     		mov	sp, r7
 6020              		.cfi_def_cfa_register 13
 6021              		@ sp needed
 6022 0014 80BC     		pop	{r7}
 6023              		.cfi_restore 7
 6024              		.cfi_def_cfa_offset 0
 6025 0016 7047     		bx	lr
 6026              	.L366:
 6027              		.align	2
 6028              	.L365:
 6029 0018 80240140 		.word	1073816704
 6030              		.cfi_endproc
 6031              	.LFE181:
 6033              		.section	.text.hals_adc_flag_get,"ax",%progbits
 6034              		.align	1
 6035              		.global	hals_adc_flag_get
 6036              		.syntax unified
 6037              		.thumb
 6038              		.thumb_func
 6039              		.fpu softvfp
 6041              	hals_adc_flag_get:
 6042              	.LFB182:
2446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get the ADC flag bits
2449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  flag: the adc flag bits
2450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
2452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_EOC: end of sequence conversion flag
2453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
2454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel sequence
2455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_STRC: start flag of routine channel sequence
2456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     FlagStatus: SET or RESET
2458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** FlagStatus hals_adc_flag_get(uint32_t flag)
2460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6043              		.loc 1 2460 1
 6044              		.cfi_startproc
 6045              		@ args = 0, pretend = 0, frame = 16
 6046              		@ frame_needed = 1, uses_anonymous_args = 0
 6047              		@ link register save eliminated.
 6048 0000 80B4     		push	{r7}
 6049              		.cfi_def_cfa_offset 4
 6050              		.cfi_offset 7, -4
 6051 0002 85B0     		sub	sp, sp, #20
 6052              		.cfi_def_cfa_offset 24
 6053 0004 00AF     		add	r7, sp, #0
 6054              		.cfi_def_cfa_register 7
 6055 0006 7860     		str	r0, [r7, #4]
2461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     FlagStatus reval = RESET;
 6056              		.loc 1 2461 16
 6057 0008 0023     		movs	r3, #0
 6058 000a FB73     		strb	r3, [r7, #15]
2462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(ADC_STAT & flag) {
 6059              		.loc 1 2463 8
 6060 000c 064B     		ldr	r3, .L370
 6061 000e 1A68     		ldr	r2, [r3]
 6062              		.loc 1 2463 17
 6063 0010 7B68     		ldr	r3, [r7, #4]
 6064 0012 1340     		ands	r3, r3, r2
 6065              		.loc 1 2463 7
 6066 0014 002B     		cmp	r3, #0
 6067 0016 01D0     		beq	.L368
2464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         reval = SET;
 6068              		.loc 1 2464 15
 6069 0018 0123     		movs	r3, #1
 6070 001a FB73     		strb	r3, [r7, #15]
 6071              	.L368:
2465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return reval;
 6072              		.loc 1 2466 12
 6073 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6074              		.loc 1 2467 1
 6075 001e 1846     		mov	r0, r3
 6076 0020 1437     		adds	r7, r7, #20
 6077              		.cfi_def_cfa_offset 4
 6078 0022 BD46     		mov	sp, r7
 6079              		.cfi_def_cfa_register 13
 6080              		@ sp needed
 6081 0024 80BC     		pop	{r7}
 6082              		.cfi_restore 7
 6083              		.cfi_def_cfa_offset 0
 6084 0026 7047     		bx	lr
 6085              	.L371:
 6086              		.align	2
 6087              	.L370:
 6088 0028 00240140 		.word	1073816576
 6089              		.cfi_endproc
 6090              	.LFE182:
 6092              		.section	.text.hals_adc_flag_clear,"ax",%progbits
 6093              		.align	1
 6094              		.global	hals_adc_flag_clear
 6095              		.syntax unified
 6096              		.thumb
 6097              		.thumb_func
 6098              		.fpu softvfp
 6100              	hals_adc_flag_clear:
 6101              	.LFB183:
2468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      clear the ADC flag
2471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  flag: the adc flag
2472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
2474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_EOC: end of sequence conversion flag
2475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
2476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel sequence
2477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_FLAG_STRC: start flag of routine channel sequence
2478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_flag_clear(uint32_t flag)
2482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6102              		.loc 1 2482 1
 6103              		.cfi_startproc
 6104              		@ args = 0, pretend = 0, frame = 8
 6105              		@ frame_needed = 1, uses_anonymous_args = 0
 6106              		@ link register save eliminated.
 6107 0000 80B4     		push	{r7}
 6108              		.cfi_def_cfa_offset 4
 6109              		.cfi_offset 7, -4
 6110 0002 83B0     		sub	sp, sp, #12
 6111              		.cfi_def_cfa_offset 16
 6112 0004 00AF     		add	r7, sp, #0
 6113              		.cfi_def_cfa_register 7
 6114 0006 7860     		str	r0, [r7, #4]
2483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_STAT &= ~((uint32_t)flag);
 6115              		.loc 1 2483 14
 6116 0008 054B     		ldr	r3, .L373
 6117 000a 1A68     		ldr	r2, [r3]
 6118              		.loc 1 2483 17
 6119 000c 7B68     		ldr	r3, [r7, #4]
 6120 000e DB43     		mvns	r3, r3
 6121              		.loc 1 2483 14
 6122 0010 0349     		ldr	r1, .L373
 6123 0012 1340     		ands	r3, r3, r2
 6124 0014 0B60     		str	r3, [r1]
2484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6125              		.loc 1 2484 1
 6126 0016 00BF     		nop
 6127 0018 0C37     		adds	r7, r7, #12
 6128              		.cfi_def_cfa_offset 4
 6129 001a BD46     		mov	sp, r7
 6130              		.cfi_def_cfa_register 13
 6131              		@ sp needed
 6132 001c 80BC     		pop	{r7}
 6133              		.cfi_restore 7
 6134              		.cfi_def_cfa_offset 0
 6135 001e 7047     		bx	lr
 6136              	.L374:
 6137              		.align	2
 6138              	.L373:
 6139 0020 00240140 		.word	1073816576
 6140              		.cfi_endproc
 6141              	.LFE183:
 6143              		.section	.text.hals_adc_interrupt_enable,"ax",%progbits
 6144              		.align	1
 6145              		.global	hals_adc_interrupt_enable
 6146              		.syntax unified
 6147              		.thumb
 6148              		.thumb_func
 6149              		.fpu softvfp
 6151              	hals_adc_interrupt_enable:
 6152              	.LFB184:
2485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      enable ADC interrupt
2488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  interrupt: the adc interrupt
2489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt
2491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_EOC: end of sequence conversion interrupt
2492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_EOIC: end of inserted sequence conversion interrupt
2493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_interrupt_enable(uint32_t interrupt)
2497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6153              		.loc 1 2497 1
 6154              		.cfi_startproc
 6155              		@ args = 0, pretend = 0, frame = 8
 6156              		@ frame_needed = 1, uses_anonymous_args = 0
 6157              		@ link register save eliminated.
 6158 0000 80B4     		push	{r7}
 6159              		.cfi_def_cfa_offset 4
 6160              		.cfi_offset 7, -4
 6161 0002 83B0     		sub	sp, sp, #12
 6162              		.cfi_def_cfa_offset 16
 6163 0004 00AF     		add	r7, sp, #0
 6164              		.cfi_def_cfa_register 7
 6165 0006 7860     		str	r0, [r7, #4]
2498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable analog watchdog interrupt */
2499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_WDE)) {
 6166              		.loc 1 2499 28
 6167 0008 7B68     		ldr	r3, [r7, #4]
 6168 000a 03F00103 		and	r3, r3, #1
 6169              		.loc 1 2499 7
 6170 000e 002B     		cmp	r3, #0
 6171 0010 05D0     		beq	.L376
2500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_WDEIE;
 6172              		.loc 1 2500 18
 6173 0012 104B     		ldr	r3, .L380
 6174 0014 1B68     		ldr	r3, [r3]
 6175 0016 0F4A     		ldr	r2, .L380
 6176 0018 43F04003 		orr	r3, r3, #64
 6177 001c 1360     		str	r3, [r2]
 6178              	.L376:
2501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable end of sequence conversion interrupt */
2504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_EOC)) {
 6179              		.loc 1 2504 28
 6180 001e 7B68     		ldr	r3, [r7, #4]
 6181 0020 03F00203 		and	r3, r3, #2
 6182              		.loc 1 2504 7
 6183 0024 002B     		cmp	r3, #0
 6184 0026 05D0     		beq	.L377
2505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_EOCIE;
 6185              		.loc 1 2505 18
 6186 0028 0A4B     		ldr	r3, .L380
 6187 002a 1B68     		ldr	r3, [r3]
 6188 002c 094A     		ldr	r2, .L380
 6189 002e 43F02003 		orr	r3, r3, #32
 6190 0032 1360     		str	r3, [r2]
 6191              	.L377:
2506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* enable end of inserted sequence conversion interrupt */
2509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_EOIC)) {
 6192              		.loc 1 2509 28
 6193 0034 7B68     		ldr	r3, [r7, #4]
 6194 0036 03F00403 		and	r3, r3, #4
 6195              		.loc 1 2509 7
 6196 003a 002B     		cmp	r3, #0
 6197 003c 05D0     		beq	.L379
2510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_EOICIE;
 6198              		.loc 1 2510 18
 6199 003e 054B     		ldr	r3, .L380
 6200 0040 1B68     		ldr	r3, [r3]
 6201 0042 044A     		ldr	r2, .L380
 6202 0044 43F08003 		orr	r3, r3, #128
 6203 0048 1360     		str	r3, [r2]
 6204              	.L379:
2511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6205              		.loc 1 2512 1
 6206 004a 00BF     		nop
 6207 004c 0C37     		adds	r7, r7, #12
 6208              		.cfi_def_cfa_offset 4
 6209 004e BD46     		mov	sp, r7
 6210              		.cfi_def_cfa_register 13
 6211              		@ sp needed
 6212 0050 80BC     		pop	{r7}
 6213              		.cfi_restore 7
 6214              		.cfi_def_cfa_offset 0
 6215 0052 7047     		bx	lr
 6216              	.L381:
 6217              		.align	2
 6218              	.L380:
 6219 0054 04240140 		.word	1073816580
 6220              		.cfi_endproc
 6221              	.LFE184:
 6223              		.section	.text.hals_adc_interrupt_disable,"ax",%progbits
 6224              		.align	1
 6225              		.global	hals_adc_interrupt_disable
 6226              		.syntax unified
 6227              		.thumb
 6228              		.thumb_func
 6229              		.fpu softvfp
 6231              	hals_adc_interrupt_disable:
 6232              	.LFB185:
2513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      disable ADC interrupt
2516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  interrupt: the adc interrupt flag
2517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 one or more parameters can be selected which is shown as below:
2518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt
2519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_EOC: end of sequence conversion interrupt
2520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_EOIC: end of inserted sequence conversion interrupt
2521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_interrupt_disable(uint32_t interrupt)
2525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6233              		.loc 1 2525 1
 6234              		.cfi_startproc
 6235              		@ args = 0, pretend = 0, frame = 8
 6236              		@ frame_needed = 1, uses_anonymous_args = 0
 6237              		@ link register save eliminated.
 6238 0000 80B4     		push	{r7}
 6239              		.cfi_def_cfa_offset 4
 6240              		.cfi_offset 7, -4
 6241 0002 83B0     		sub	sp, sp, #12
 6242              		.cfi_def_cfa_offset 16
 6243 0004 00AF     		add	r7, sp, #0
 6244              		.cfi_def_cfa_register 7
 6245 0006 7860     		str	r0, [r7, #4]
2526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* disable analog watchdog interrupt */
2527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_WDE)) {
 6246              		.loc 1 2527 28
 6247 0008 7B68     		ldr	r3, [r7, #4]
 6248 000a 03F00103 		and	r3, r3, #1
 6249              		.loc 1 2527 7
 6250 000e 002B     		cmp	r3, #0
 6251 0010 05D0     		beq	.L383
2528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_WDEIE;
 6252              		.loc 1 2528 18
 6253 0012 104B     		ldr	r3, .L387
 6254 0014 1B68     		ldr	r3, [r3]
 6255 0016 0F4A     		ldr	r2, .L387
 6256 0018 23F04003 		bic	r3, r3, #64
 6257 001c 1360     		str	r3, [r2]
 6258              	.L383:
2529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* disable end of sequence conversion interrupt */
2532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_EOC)) {
 6259              		.loc 1 2532 28
 6260 001e 7B68     		ldr	r3, [r7, #4]
 6261 0020 03F00203 		and	r3, r3, #2
 6262              		.loc 1 2532 7
 6263 0024 002B     		cmp	r3, #0
 6264 0026 05D0     		beq	.L384
2533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_EOCIE;
 6265              		.loc 1 2533 18
 6266 0028 0A4B     		ldr	r3, .L387
 6267 002a 1B68     		ldr	r3, [r3]
 6268 002c 094A     		ldr	r2, .L387
 6269 002e 23F02003 		bic	r3, r3, #32
 6270 0032 1360     		str	r3, [r2]
 6271              	.L384:
2534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* disable end of inserted sequence conversion interrupt */
2537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     if(RESET != (interrupt & ADC_INT_EOIC)) {
 6272              		.loc 1 2537 28
 6273 0034 7B68     		ldr	r3, [r7, #4]
 6274 0036 03F00403 		and	r3, r3, #4
 6275              		.loc 1 2537 7
 6276 003a 002B     		cmp	r3, #0
 6277 003c 05D0     		beq	.L386
2538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_EOICIE;
 6278              		.loc 1 2538 18
 6279 003e 054B     		ldr	r3, .L387
 6280 0040 1B68     		ldr	r3, [r3]
 6281 0042 044A     		ldr	r2, .L387
 6282 0044 23F08003 		bic	r3, r3, #128
 6283 0048 1360     		str	r3, [r2]
 6284              	.L386:
2539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6285              		.loc 1 2540 1
 6286 004a 00BF     		nop
 6287 004c 0C37     		adds	r7, r7, #12
 6288              		.cfi_def_cfa_offset 4
 6289 004e BD46     		mov	sp, r7
 6290              		.cfi_def_cfa_register 13
 6291              		@ sp needed
 6292 0050 80BC     		pop	{r7}
 6293              		.cfi_restore 7
 6294              		.cfi_def_cfa_offset 0
 6295 0052 7047     		bx	lr
 6296              	.L388:
 6297              		.align	2
 6298              	.L387:
 6299 0054 04240140 		.word	1073816580
 6300              		.cfi_endproc
 6301              	.LFE185:
 6303              		.section	.text.hals_adc_interrupt_flag_get,"ax",%progbits
 6304              		.align	1
 6305              		.global	hals_adc_interrupt_flag_get
 6306              		.syntax unified
 6307              		.thumb
 6308              		.thumb_func
 6309              		.fpu softvfp
 6311              	hals_adc_interrupt_flag_get:
 6312              	.LFB186:
2541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      get the ADC interrupt flag
2544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  flag: the adc interrupt flag
2545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt flag
2547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt flag
2548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt flag
2549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     FlagStatus: SET or RESET
2551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** FlagStatus hals_adc_interrupt_flag_get(uint32_t flag)
2553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6313              		.loc 1 2553 1
 6314              		.cfi_startproc
 6315              		@ args = 0, pretend = 0, frame = 16
 6316              		@ frame_needed = 1, uses_anonymous_args = 0
 6317              		@ link register save eliminated.
 6318 0000 80B4     		push	{r7}
 6319              		.cfi_def_cfa_offset 4
 6320              		.cfi_offset 7, -4
 6321 0002 85B0     		sub	sp, sp, #20
 6322              		.cfi_def_cfa_offset 24
 6323 0004 00AF     		add	r7, sp, #0
 6324              		.cfi_def_cfa_register 7
 6325 0006 7860     		str	r0, [r7, #4]
2554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     FlagStatus interrupt_flag = RESET;
 6326              		.loc 1 2554 16
 6327 0008 0023     		movs	r3, #0
 6328 000a FB73     		strb	r3, [r7, #15]
2555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     uint32_t state;
2556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     /* check the interrupt bits */
2558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     switch(flag) {
 6329              		.loc 1 2558 5
 6330 000c 7B68     		ldr	r3, [r7, #4]
 6331 000e 042B     		cmp	r3, #4
 6332 0010 2BD0     		beq	.L390
 6333 0012 7B68     		ldr	r3, [r7, #4]
 6334 0014 042B     		cmp	r3, #4
 6335 0016 39D8     		bhi	.L399
 6336 0018 7B68     		ldr	r3, [r7, #4]
 6337 001a 012B     		cmp	r3, #1
 6338 001c 03D0     		beq	.L392
 6339 001e 7B68     		ldr	r3, [r7, #4]
 6340 0020 022B     		cmp	r3, #2
 6341 0022 11D0     		beq	.L393
2559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_WDE:
2560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         state = ADC_STAT & ADC_STAT_WDE;
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_WDEIE) && state) {
2562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
2563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOC:
2566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         state = ADC_STAT & ADC_STAT_EOC;
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOCIE) && state) {
2568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
2569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOIC:
2572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         state = ADC_STAT & ADC_STAT_EOIC;
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOICIE) && state) {
2574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
2575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
2576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
2577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
2578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         break;
 6342              		.loc 1 2578 9
 6343 0024 32E0     		b	.L399
 6344              	.L392:
2560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_WDEIE) && state) {
 6345              		.loc 1 2560 17
 6346 0026 204B     		ldr	r3, .L403
 6347 0028 1B68     		ldr	r3, [r3]
2560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_WDEIE) && state) {
 6348              		.loc 1 2560 15
 6349 002a 03F00103 		and	r3, r3, #1
 6350 002e BB60     		str	r3, [r7, #8]
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6351              		.loc 1 2561 13
 6352 0030 1E4B     		ldr	r3, .L403+4
 6353 0032 1B68     		ldr	r3, [r3]
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6354              		.loc 1 2561 22
 6355 0034 03F04003 		and	r3, r3, #64
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6356              		.loc 1 2561 11
 6357 0038 002B     		cmp	r3, #0
 6358 003a 29D0     		beq	.L400
2561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6359              		.loc 1 2561 40 discriminator 1
 6360 003c BB68     		ldr	r3, [r7, #8]
 6361 003e 002B     		cmp	r3, #0
 6362 0040 26D0     		beq	.L400
2562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 6363              		.loc 1 2562 28
 6364 0042 0123     		movs	r3, #1
 6365 0044 FB73     		strb	r3, [r7, #15]
2564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOC:
 6366              		.loc 1 2564 9
 6367 0046 23E0     		b	.L400
 6368              	.L393:
2566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOCIE) && state) {
 6369              		.loc 1 2566 17
 6370 0048 174B     		ldr	r3, .L403
 6371 004a 1B68     		ldr	r3, [r3]
2566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOCIE) && state) {
 6372              		.loc 1 2566 15
 6373 004c 03F00203 		and	r3, r3, #2
 6374 0050 BB60     		str	r3, [r7, #8]
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6375              		.loc 1 2567 13
 6376 0052 164B     		ldr	r3, .L403+4
 6377 0054 1B68     		ldr	r3, [r3]
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6378              		.loc 1 2567 22
 6379 0056 03F02003 		and	r3, r3, #32
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6380              		.loc 1 2567 11
 6381 005a 002B     		cmp	r3, #0
 6382 005c 1AD0     		beq	.L401
2567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6383              		.loc 1 2567 40 discriminator 1
 6384 005e BB68     		ldr	r3, [r7, #8]
 6385 0060 002B     		cmp	r3, #0
 6386 0062 17D0     		beq	.L401
2568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 6387              		.loc 1 2568 28
 6388 0064 0123     		movs	r3, #1
 6389 0066 FB73     		strb	r3, [r7, #15]
2570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOIC:
 6390              		.loc 1 2570 9
 6391 0068 14E0     		b	.L401
 6392              	.L390:
2572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOICIE) && state) {
 6393              		.loc 1 2572 17
 6394 006a 0F4B     		ldr	r3, .L403
 6395 006c 1B68     		ldr	r3, [r3]
2572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOICIE) && state) {
 6396              		.loc 1 2572 15
 6397 006e 03F00403 		and	r3, r3, #4
 6398 0072 BB60     		str	r3, [r7, #8]
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6399              		.loc 1 2573 13
 6400 0074 0D4B     		ldr	r3, .L403+4
 6401 0076 1B68     		ldr	r3, [r3]
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6402              		.loc 1 2573 22
 6403 0078 03F08003 		and	r3, r3, #128
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6404              		.loc 1 2573 11
 6405 007c 002B     		cmp	r3, #0
 6406 007e 0BD0     		beq	.L402
2573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****             interrupt_flag = SET;
 6407              		.loc 1 2573 41 discriminator 1
 6408 0080 BB68     		ldr	r3, [r7, #8]
 6409 0082 002B     		cmp	r3, #0
 6410 0084 08D0     		beq	.L402
2574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****         }
 6411              		.loc 1 2574 28
 6412 0086 0123     		movs	r3, #1
 6413 0088 FB73     		strb	r3, [r7, #15]
2576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
 6414              		.loc 1 2576 9
 6415 008a 05E0     		b	.L402
 6416              	.L399:
 6417              		.loc 1 2578 9
 6418 008c 00BF     		nop
 6419 008e 04E0     		b	.L395
 6420              	.L400:
2564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOC:
 6421              		.loc 1 2564 9
 6422 0090 00BF     		nop
 6423 0092 02E0     		b	.L395
 6424              	.L401:
2570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     case ADC_INT_FLAG_EOIC:
 6425              		.loc 1 2570 9
 6426 0094 00BF     		nop
 6427 0096 00E0     		b	.L395
 6428              	.L402:
2576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     default:
 6429              		.loc 1 2576 9
 6430 0098 00BF     		nop
 6431              	.L395:
2579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     }
2580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     return interrupt_flag;
 6432              		.loc 1 2580 12
 6433 009a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6434              		.loc 1 2581 1
 6435 009c 1846     		mov	r0, r3
 6436 009e 1437     		adds	r7, r7, #20
 6437              		.cfi_def_cfa_offset 4
 6438 00a0 BD46     		mov	sp, r7
 6439              		.cfi_def_cfa_register 13
 6440              		@ sp needed
 6441 00a2 80BC     		pop	{r7}
 6442              		.cfi_restore 7
 6443              		.cfi_def_cfa_offset 0
 6444 00a4 7047     		bx	lr
 6445              	.L404:
 6446 00a6 00BF     		.align	2
 6447              	.L403:
 6448 00a8 00240140 		.word	1073816576
 6449 00ac 04240140 		.word	1073816580
 6450              		.cfi_endproc
 6451              	.LFE186:
 6453              		.section	.text.hals_adc_interrupt_flag_clear,"ax",%progbits
 6454              		.align	1
 6455              		.global	hals_adc_interrupt_flag_clear
 6456              		.syntax unified
 6457              		.thumb
 6458              		.thumb_func
 6459              		.fpu softvfp
 6461              	hals_adc_interrupt_flag_clear:
 6462              	.LFB187:
2582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** 
2583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** /*!
2584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \brief      clear ADC interrupt flag
2585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[in]  flag: the adc interrupt flag
2586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****                 only one parameter can be selected which is shown as below:
2587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt flag
2588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt flag
2589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt flag
2590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \param[out] none
2591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     \retval     none
2592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** */
2593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** void hals_adc_interrupt_flag_clear(uint32_t flag)
2594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** {
 6463              		.loc 1 2594 1
 6464              		.cfi_startproc
 6465              		@ args = 0, pretend = 0, frame = 8
 6466              		@ frame_needed = 1, uses_anonymous_args = 0
 6467              		@ link register save eliminated.
 6468 0000 80B4     		push	{r7}
 6469              		.cfi_def_cfa_offset 4
 6470              		.cfi_offset 7, -4
 6471 0002 83B0     		sub	sp, sp, #12
 6472              		.cfi_def_cfa_offset 16
 6473 0004 00AF     		add	r7, sp, #0
 6474              		.cfi_def_cfa_register 7
 6475 0006 7860     		str	r0, [r7, #4]
2595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c ****     ADC_STAT &= ~((uint32_t)flag);
 6476              		.loc 1 2595 14
 6477 0008 054B     		ldr	r3, .L406
 6478 000a 1A68     		ldr	r2, [r3]
 6479              		.loc 1 2595 17
 6480 000c 7B68     		ldr	r3, [r7, #4]
 6481 000e DB43     		mvns	r3, r3
 6482              		.loc 1 2595 14
 6483 0010 0349     		ldr	r1, .L406
 6484 0012 1340     		ands	r3, r3, r2
 6485 0014 0B60     		str	r3, [r1]
2596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c **** }
 6486              		.loc 1 2596 1
 6487 0016 00BF     		nop
 6488 0018 0C37     		adds	r7, r7, #12
 6489              		.cfi_def_cfa_offset 4
 6490 001a BD46     		mov	sp, r7
 6491              		.cfi_def_cfa_register 13
 6492              		@ sp needed
 6493 001c 80BC     		pop	{r7}
 6494              		.cfi_restore 7
 6495              		.cfi_def_cfa_offset 0
 6496 001e 7047     		bx	lr
 6497              	.L407:
 6498              		.align	2
 6499              	.L406:
 6500 0020 00240140 		.word	1073816576
 6501              		.cfi_endproc
 6502              	.LFE187:
 6504              		.text
 6505              	.Letext0:
 6506              		.file 2 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6507              		.file 3 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6508              		.file 4 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6509              		.file 5 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6510              		.file 6 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6511              		.file 7 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 6512              		.file 8 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal.h"
 6513              		.file 9 "../firmware/cmsis/inc/core_cm4.h"
 6514              		.file 10 "../firmware/cmsis/inc/system_gd32f3x0.h"
 6515              		.file 11 "../firmware/cmsis/inc/gd32f3x0.h"
 6516              		.file 12 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_dma.h"
 6517              		.file 13 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-ar
 6518              		.file 14 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_rcu.h"
 6519              		.file 15 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_adc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f3x0_hal_adc.c
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:16     .text.hal_adc_struct_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:24     .text.hal_adc_struct_init:00000000 hal_adc_struct_init
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:50     .text.hal_adc_struct_init:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:59     .text.hal_adc_struct_init:00000040 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:290    .text.hal_adc_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:297    .text.hal_adc_deinit:00000000 hal_adc_deinit
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4164   .text._adc_state_set:00000000 _adc_state_set
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3774   .text._adc_disable:00000000 _adc_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4357   .text.hals_adc_deinit:00000000 hals_adc_deinit
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:352    .text.hal_adc_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:359    .text.hal_adc_init:00000000 hal_adc_init
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3656   .text.hal_adc_state_get:00000000 hal_adc_state_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3616   .text.hal_adc_error_get:00000000 hal_adc_error_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4210   .text._adc_state_clear:00000000 _adc_state_clear
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3850   .text._adc_enable_state_get:00000000 _adc_enable_state_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5819   .text.hals_adc_resolution_config:00000000 hals_adc_resolution_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4765   .text.hals_adc_data_alignment_config:00000000 hals_adc_data_alignment_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4637   .text.hals_adc_special_function_config:00000000 hals_adc_special_function_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5873   .text.hals_adc_oversample_mode_config:00000000 hals_adc_oversample_mode_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5957   .text.hals_adc_oversample_mode_enable:00000000 hals_adc_oversample_mode_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5999   .text.hals_adc_oversample_mode_disable:00000000 hals_adc_oversample_mode_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:495    .text.hal_adc_init:000000c4 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:500    .text.hal_adc_calibration_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:507    .text.hal_adc_calibration_start:00000000 hal_adc_calibration_start
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3695   .text._adc_enable:00000000 _adc_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4482   .text.hals_adc_calibration_enable:00000000 hals_adc_calibration_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:573    .text.hal_adc_routine_channel_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:580    .text.hal_adc_routine_channel_config:00000000 hal_adc_routine_channel_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4826   .text.hals_adc_channel_length_config:00000000 hals_adc_channel_length_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5567   .text.hals_adc_external_trigger_source_config:00000000 hals_adc_external_trigger_source_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4260   .text._adc_error_set:00000000 _adc_error_set
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:759    .text.hal_adc_routine_channel_config:00000108 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:764    .text.hal_adc_routine_rank_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:771    .text.hal_adc_routine_rank_config:00000000 hal_adc_routine_rank_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4921   .text.hals_adc_routine_channel_config:00000000 hals_adc_routine_channel_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:897    .text.hal_adc_routine_rank_config:000000a8 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:904    .text.hal_adc_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:911    .text.hal_adc_start:00000000 hal_adc_start
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4306   .text._adc_error_clear:00000000 _adc_error_clear
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6100   .text.hals_adc_flag_clear:00000000 hals_adc_flag_clear
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5464   .text.hals_adc_external_trigger_config:00000000 hals_adc_external_trigger_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5651   .text.hals_adc_software_trigger_enable:00000000 hals_adc_software_trigger_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1024   .text.hal_adc_start:000000ac $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1030   .text.hal_adc_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1037   .text.hal_adc_stop:00000000 hal_adc_stop
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1090   .text.hal_adc_routine_conversion_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1097   .text.hal_adc_routine_conversion_poll:00000000 hal_adc_routine_conversion_poll
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6041   .text.hals_adc_flag_get:00000000 hals_adc_flag_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1258   .text.hal_adc_routine_conversion_poll:000000f4 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1265   .text.hal_adc_routine_software_trigger_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1272   .text.hal_adc_routine_software_trigger_enable:00000000 hal_adc_routine_software_trigger_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1302   .text.hal_adc_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1309   .text.hal_adc_start_interrupt:00000000 hal_adc_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6461   .text.hals_adc_interrupt_flag_clear:00000000 hals_adc_interrupt_flag_clear
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6151   .text.hals_adc_interrupt_enable:00000000 hals_adc_interrupt_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1449   .text.hal_adc_start_interrupt:000000d4 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1455   .text.hal_adc_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1462   .text.hal_adc_stop_interrupt:00000000 hal_adc_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6231   .text.hals_adc_interrupt_disable:00000000 hals_adc_interrupt_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1522   .text.hal_adc_start_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1529   .text.hal_adc_start_dma:00000000 hal_adc_start_dma
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4553   .text.hals_adc_dma_mode_enable:00000000 hals_adc_dma_mode_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1707   .text.hal_adc_start_dma:00000118 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3900   .text._adc_dma_full_transfer_complete:00000000 _adc_dma_full_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4003   .text._adc_dma_half_transfer_complete:00000000 _adc_dma_half_transfer_complete
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4106   .text._adc_dma_error:00000000 _adc_dma_error
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1717   .text.hal_adc_stop_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1724   .text.hal_adc_stop_dma:00000000 hal_adc_stop_dma
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4595   .text.hals_adc_dma_mode_disable:00000000 hals_adc_dma_mode_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1796   .text.hal_adc_inserted_channel_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1803   .text.hal_adc_inserted_channel_config:00000000 hal_adc_inserted_channel_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1921   .text.hal_adc_inserted_channel_config:000000a8 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1926   .text.hal_adc_inserted_rank_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:1933   .text.hal_adc_inserted_rank_config:00000000 hal_adc_inserted_rank_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5188   .text.hals_adc_inserted_channel_config:00000000 hals_adc_inserted_channel_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5379   .text.hals_adc_inserted_channel_offset_config:00000000 hals_adc_inserted_channel_offset_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2171   .text.hal_adc_inserted_rank_config:00000150 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2180   .text.hal_adc_inserted_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2187   .text.hal_adc_inserted_start:00000000 hal_adc_inserted_start
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2285   .text.hal_adc_inserted_start:00000090 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2291   .text.hal_adc_inserted_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2298   .text.hal_adc_inserted_stop:00000000 hal_adc_inserted_stop
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2373   .text.hal_adc_inserted_stop:00000064 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2378   .text.hal_adc_inserted_conversion_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2385   .text.hal_adc_inserted_conversion_poll:00000000 hal_adc_inserted_conversion_poll
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2549   .text.hal_adc_inserted_conversion_poll:000000fc $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2556   .text.hal_adc_inserted_software_trigger_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2563   .text.hal_adc_inserted_software_trigger_enable:00000000 hal_adc_inserted_software_trigger_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2593   .text.hal_adc_inserted_start_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2600   .text.hal_adc_inserted_start_interrupt:00000000 hal_adc_inserted_start_interrupt
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2728   .text.hal_adc_inserted_start_interrupt:000000bc $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2734   .text.hal_adc_inserted_stop_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2741   .text.hal_adc_inserted_stop_interrupt:00000000 hal_adc_inserted_stop_interrupt
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2823   .text.hal_adc_inserted_stop_interrupt:00000070 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2828   .text.hal_adc_watchdog_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2835   .text.hal_adc_watchdog_config:00000000 hal_adc_watchdog_config
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2944   .text.hal_adc_watchdog_config:00000088 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2951   .text.hal_adc_watchdog_interrupt_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:2958   .text.hal_adc_watchdog_interrupt_enable:00000000 hal_adc_watchdog_interrupt_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3000   .text.hal_adc_watchdog_interrupt_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3007   .text.hal_adc_watchdog_interrupt_disable:00000000 hal_adc_watchdog_interrupt_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3043   .text.hal_adc_watchdog_event_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3050   .text.hal_adc_watchdog_event_poll:00000000 hal_adc_watchdog_event_poll
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3124   .text.hal_adc_irq:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3131   .text.hal_adc_irq:00000000 hal_adc_irq
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6311   .text.hals_adc_interrupt_flag_get:00000000 hals_adc_interrupt_flag_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3347   .text.hal_adc_irq:00000150 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3353   .text.hal_adc_irq_handle_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3360   .text.hal_adc_irq_handle_set:00000000 hal_adc_irq_handle_set
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3464   .text.hal_adc_irq_handle_all_reset:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3471   .text.hal_adc_irq_handle_all_reset:00000000 hal_adc_irq_handle_all_reset
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3513   .text.hal_adc_routine_value_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3520   .text.hal_adc_routine_value_get:00000000 hal_adc_routine_value_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3554   .text.hal_adc_routine_value_get:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3559   .text.hal_adc_inserted_value_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3566   .text.hal_adc_inserted_value_get:00000000 hal_adc_inserted_value_get
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5719   .text.hals_adc_inserted_data_read:00000000 hals_adc_inserted_data_read
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3609   .text.hal_adc_error_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3649   .text.hal_adc_state_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3689   .text._adc_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4389   .text.hals_adc_enable:00000000 hals_adc_enable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3768   .text._adc_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4440   .text.hals_adc_disable:00000000 hals_adc_disable
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3844   .text._adc_enable_state_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3889   .text._adc_enable_state_get:00000020 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3894   .text._adc_dma_full_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3992   .text._adc_dma_full_transfer_complete:0000007c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:3997   .text._adc_dma_half_transfer_complete:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4095   .text._adc_dma_half_transfer_complete:0000007c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4100   .text._adc_dma_error:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4158   .text._adc_state_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4204   .text._adc_state_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4254   .text._adc_error_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4300   .text._adc_error_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4350   .text.hals_adc_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4382   .text.hals_adc_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4428   .text.hals_adc_enable:00000024 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4433   .text.hals_adc_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4470   .text.hals_adc_disable:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4475   .text.hals_adc_calibration_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4541   .text.hals_adc_calibration_enable:00000044 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4546   .text.hals_adc_dma_mode_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4583   .text.hals_adc_dma_mode_enable:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4588   .text.hals_adc_dma_mode_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4625   .text.hals_adc_dma_mode_disable:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4630   .text.hals_adc_special_function_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4752   .text.hals_adc_special_function_config:000000a4 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4758   .text.hals_adc_data_alignment_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4814   .text.hals_adc_data_alignment_config:00000034 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4819   .text.hals_adc_channel_length_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4908   .text.hals_adc_channel_length_config:00000068 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:4914   .text.hals_adc_routine_channel_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5172   .text.hals_adc_routine_channel_config:00000158 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5181   .text.hals_adc_inserted_channel_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5365   .text.hals_adc_inserted_channel_config:000000f0 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5372   .text.hals_adc_inserted_channel_offset_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5451   .text.hals_adc_inserted_channel_offset_config:00000054 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5457   .text.hals_adc_external_trigger_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5555   .text.hals_adc_external_trigger_config:0000007c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5560   .text.hals_adc_external_trigger_source_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5639   .text.hals_adc_external_trigger_source_config:00000058 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5644   .text.hals_adc_software_trigger_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5707   .text.hals_adc_software_trigger_enable:00000040 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5712   .text.hals_adc_inserted_data_read:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5743   .text.hals_adc_inserted_data_read:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5747   .text.hals_adc_inserted_data_read:00000028 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5804   .text.hals_adc_inserted_data_read:0000005c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5812   .text.hals_adc_resolution_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5861   .text.hals_adc_resolution_config:0000002c $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5866   .text.hals_adc_oversample_mode_config:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5945   .text.hals_adc_oversample_mode_config:00000058 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5950   .text.hals_adc_oversample_mode_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5987   .text.hals_adc_oversample_mode_enable:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:5992   .text.hals_adc_oversample_mode_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6029   .text.hals_adc_oversample_mode_disable:00000018 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6034   .text.hals_adc_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6088   .text.hals_adc_flag_get:00000028 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6093   .text.hals_adc_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6139   .text.hals_adc_flag_clear:00000020 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6144   .text.hals_adc_interrupt_enable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6219   .text.hals_adc_interrupt_enable:00000054 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6224   .text.hals_adc_interrupt_disable:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6299   .text.hals_adc_interrupt_disable:00000054 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6304   .text.hals_adc_interrupt_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6448   .text.hals_adc_interrupt_flag_get:000000a8 $d
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6454   .text.hals_adc_interrupt_flag_clear:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccLkP8Se.s:6500   .text.hals_adc_interrupt_flag_clear:00000020 $d
                           .group:00000000 wm4.0.b316ac8f61e0e6e0285f1e03e5bd3513
                           .group:00000000 wm4.stdarg.h.31.b55da1089056868966f25de5dbfc7d3c
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.newlib.h.18.ac66930cc5dc086504ebba5cc05ab7f1
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.gd32f3x0_hal.h.52.43337a488df56bad1a66550eb74593ea
                           .group:00000000 wm4.gd32f3x0.h.36.5dfcb46b6e5e152feffb6039fee007e2
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.7d82f39a4c9e2de723b837137e6ae289
                           .group:00000000 wm4.gd32f3x0.h.180.82f67477079136206c5871e7542ee564
                           .group:00000000 wm4.gd32f3x0_libopt.h.36.45b869ab1209cc1a50f3dfc76a311cb9
                           .group:00000000 wm4.gd32f3x0_hal_dma.h.41.ca879783be1737b965b3ae4e7f93f872
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.gd32f3x0_hal_fmc.h.43.2987de260e370bf3f5b8a24cb7cf3bf8
                           .group:00000000 wm4.gd32f3x0_hal_pmu.h.36.5635520c461bb7aaf91bffd9cbfc72ad
                           .group:00000000 wm4.gd32f3x0_hal_gpio.h.36.a12be1408d39f193128846456cde3d37
                           .group:00000000 wm4.gd32f3x0_hal_rcu.h.38.87d0c22ec8715f857cfeeefdccb19c2d
                           .group:00000000 wm4.gd32f3x0_hal_exti.h.36.1ea5944bb2717abba6eb4f5f2b24bf84
                           .group:00000000 wm4.gd32f3x0_hal_sys.h.35.2ceb07a2f85f308445b52768bbccb36f
                           .group:00000000 wm4.gd32f3x0_hal_syscfg.h.36.72a727ef72a22345530b3ff53cbe3ce3
                           .group:00000000 wm4.gd32f3x0_hal_nvic.h.36.4aa8cd20672a0a2c198d8567b1de409e
                           .group:00000000 wm4.gd32f3x0_hal_cmp.h.36.f85d9d5e9ce0d5ec5a6c328e83b87368
                           .group:00000000 wm4.gd32f3x0_hal_crc.h.36.1900d76e2c07c18b1ef1c9b856f287b8
                           .group:00000000 wm4.gd32f3x0_hal_adc.h.36.8c3322d47f1ee3cab423f686efb96e34
                           .group:00000000 wm4.gd32f3x0_hal_ctc.h.36.847bc0cba62101d5ce7e8bf46a1d8bff
                           .group:00000000 wm4.gd32f3x0_hal_fwdgt.h.37.9a77d48f0ebb1bea9efac8306d3abfa3
                           .group:00000000 wm4.gd32f3x0_hal_wwdgt.h.36.19843a8487f7f073536e58bdf0d3f2d3
                           .group:00000000 wm4.gd32f3x0_hal_spi_com.h.36.6baebef46bf9bda5babad635e2a47342
                           .group:00000000 wm4.gd32f3x0_hal_spi.h.36.c5af6148e40a30fadbbdd1f06ceea13d
                           .group:00000000 wm4.gd32f3x0_hal_i2s.h.36.e903082eeeee8f5fb4aff85df922f163
                           .group:00000000 wm4.gd32f3x0_hal_usart_com.h.36.69752e97184d87492213ad2f277017fc
                           .group:00000000 wm4.gd32f3x0_hal_uart.h.36.cbee0c6c192eff6011d6338977fcd04b
                           .group:00000000 wm4.gd32f3x0_hal_usrt.h.36.ffd63cfab4e0501d677bc717158e43a6
                           .group:00000000 wm4.gd32f3x0_hal_irda.h.36.3910de0ccf8d5623643304fed3f81eb2
                           .group:00000000 wm4.gd32f3x0_hal_smartcard.h.36.ab9bc113f17ef2e0fb1ebed69f0678d8
                           .group:00000000 wm4.gd32f3x0_hal_rtc.h.36.5e01e9f7c643662797b76c8fb127db6a
                           .group:00000000 wm4.gd32f3x0_hal_i2c_com.h.36.93c032b15c0ba33e15ba767e036a725b
                           .group:00000000 wm4.gd32f3x0_hal_i2c.h.36.5070b63e35481aadf06d643445a9b538
                           .group:00000000 wm4.gd32f3x0_hal_smbus.h.36.ff84c1a5256828a88dd698d2f412ded9
                           .group:00000000 wm4.gd32f3x0_hal_timer.h.36.1cc370b1b382cdb697c16ab5f59079f9
                           .group:00000000 wm4.gd32f3x0_hal.h.138.6420920baed40fecd6e3a38f9485824a

UNDEFINED SYMBOLS
g_systemcoreclock
hal_sys_basetick_count_get
hal_sys_basetick_timeout_check
hal_dma_struct_init
hal_dma_start_interrupt
hal_dma_stop
hal_sys_basetick_delay_ms
hal_rcu_periph_reset_enable
hal_rcu_periph_reset_disable
