module RamD(input logic	[7:0] address,
					input	logic clock,
					input logic	[7:0] data,
					input	logic wren,
					output logic [7:0] q);