============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 02:50:27 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in ../../RTL/fpga_top.v(180)
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top fpga_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'mtip' remains unconnected for this instance in ../../TOP.v(59)
HDL-1007 : elaborate module fpga_top in ../../TOP.v(1)
HDL-1007 : elaborate module pll in ../../al_ip/pll.v(23)
HDL-1007 : elaborate module SF1_LOGIC_BUFG in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(8)
HDL-1007 : elaborate module SF1_PHY_PLL(FIN="25.000",FBCLK_DIV=4,CLKC0_DIV=10,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=24,GMC_GAIN=2,GMC_TEST=9,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=13) in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(1354)
HDL-1007 : elaborate module MCU in ../../al_ip/MCU.v(14)
HDL-1007 : elaborate module SF1_LOGIC_MCU(RESET_VECTOR=32'b011100000000000000000) in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(453)
HDL-1007 : elaborate module SF1_LOGIC_MCU_JTAG in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(78)
HDL-1007 : elaborate module SF1_LOGIC_IOTRIBUF in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(584)
HDL-1007 : elaborate module SF1_LOGIC_IOBUF in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(574)
HDL-1007 : elaborate module SF1_PHY_INTFLASH in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(978)
HDL-1007 : elaborate module ahb_foc_controller in ../../ahb_foc_controller.v(1)
HDL-1007 : elaborate module foc_controller in ../../RTL/fpga_top.v(6)
HDL-1007 : elaborate module as5600_encoder in ../../AS5600_sensor.v(1)
HDL-1007 : elaborate module i2c_register_read(CLK_DIV=16'b01010) in ../../RTL/i2c_register_read.v(9)
HDL-1007 : elaborate module hall_encoder in ../../hall_sensor.v(1)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/divider_gate.v(205)
HDL-5007 WARNING: port 'b' is not connected on this instance in ../../al_ip/divider_gate.v(1420)
HDL-1007 : elaborate module Divider in ../../al_ip/divider_gate.v(5)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01000000000,EQN="(D*~C*~B*A)") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b01,EQN="(~B*~A)") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b11001111110011111100111111001101,EQN="~(~B*~(~C*~(~E*~D*A)))") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b010100,EQN="(~A*(C@B))") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b010010000100000001001000010010,EQN="(~B*(A*~(C)*~((E*~D))+~(A)*C*~((E*~D))+~(A)*C*(E*~D)))") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01001100100000,EQN="(~B*(D@(C*A)))") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b1000,EQN="(B*A)") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b010011001100010010000000000000,EQN="(~B*(A*C*D*~(E)+~(A)*~(C)*~(D)*E+~(A)*C*~(D)*E+A*C*~(D)*E+~(A)*~(C)*D*E+A*~(C)*D*E+~(A)*C*D*E))") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b10111000,EQN="(C*~(A)*~(B)+C*A*~(B)+~(C)*A*B+C*A*B)") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_DFF_0 in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(206)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="A_LE_B_CARRY") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="A_LE_B") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10111011101110001000101110001000,EQN="((D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*~(A)*~(B)+(D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*A*~(B)+~((D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C))*A*B+(D*~(E)*~(C)+D*E*~(C)+~(D)*E*C+D*E*C)*A*B)") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB_CARRY") in D:/Anlogic/TD5.6.2/arch/al_lmacro.v(72)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/divider_gate.v(207)
HDL-5007 WARNING: input port 'b' is not connected on this instance in ../../al_ip/divider_gate.v(1422)
HDL-1007 : elaborate module adc_ad7928(CH_CNT=3'b010,CH0=3'b01,CH1=3'b010,CH2=3'b011) in ../../RTL/adc_ad7928.v(11)
HDL-1007 : elaborate module foc_top(INIT_CYCLES=20000000,SAMPLE_DELAY=9'b01010000) in ../../RTL/foc/foc_top.v(11)
HDL-1007 : elaborate module clark_tr in ../../RTL/foc/clark_tr.v(9)
HDL-1007 : elaborate module park_tr in ../../RTL/foc/park_tr.v(9)
HDL-1007 : elaborate module sincos in ../../RTL/foc/sincos.v(11)
HDL-1007 : elaborate module pi_controller in ../../RTL/foc/pi_controller.v(9)
HDL-1007 : elaborate module cartesian2polar in ../../RTL/foc/cartesian2polar.v(9)
HDL-1007 : elaborate module svpwm in ../../RTL/foc/svpwm.v(13)
HDL-1007 : elaborate module hold_detect(SAMPLE_DELAY=16'b01010000) in ../../RTL/foc/hold_detect.v(9)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'I_en' in ../../ahb_foc_controller.v(373)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 6 for port 'I_motor_polePair' in ../../ahb_foc_controller.v(374)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'I_motor_dir' in ../../ahb_foc_controller.v(375)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'I_encoder_sel' in ../../ahb_foc_controller.v(376)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'I_encoder_dir' in ../../ahb_foc_controller.v(377)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 2 for port 'I_control_mode' in ../../ahb_foc_controller.v(380)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 16 for port 'I_current_id_aim' in ../../ahb_foc_controller.v(381)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 16 for port 'I_current_iq_aim' in ../../ahb_foc_controller.v(382)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 16 for port 'I_velocity_aim' in ../../ahb_foc_controller.v(383)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 16 for port 'I_position_aim' in ../../ahb_foc_controller.v(384)
HDL-5007 Similar messages will be suppressed.
HDL-1200 : Current top model is fpga_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "export_db FOC_Controller_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc"
USR-1002 : read_adc file_name -trans <string> -help
USR-6010 WARNING: ADC constraints: top model pin IO_i2c_sda has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_clk_25m has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_hall_u has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_hall_v has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_hall_w has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_jtag_tck has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_jtag_tdi has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_jtag_tms has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_rstn has no constraint.
USR-6010 WARNING: ADC constraints: top model pin I_spi_miso has no constraint.
USR-6010 Similar messages will be suppressed.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_top"
SYN-8105 ERROR: Multi-driven net: model "fpga_top" / net "S_ahb_hresp_master[1]" in ../../TOP.v(118)
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20231110_025027.log"
