#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 18 09:17:48 2019
# Process ID: 12136
# Current directory: E:/Desktop/night0717/spartan_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15976 E:\Desktop\night0717\spartan_cam\spartan_cam.xpr
# Log file: E:/Desktop/night0717/spartan_cam/vivado.log
# Journal file: E:/Desktop/night0717/spartan_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/night0717/spartan_cam/spartan_cam.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {7 2138 628} [get_bd_cells led_0]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
startgroup
create_bd_port -dir I d
connect_bd_net [get_bd_pins /led_0/d] [get_bd_ports d]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
