$date
	Sat Oct 22 23:17:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#286197
b11000 !
1"
#286198
b11000 &
b11000 %
1$
#286199
0"
#286202
b1100 &
b1100 %
#286206
b110 &
b110 %
#286210
b11 &
b11 %
#286214
b1010 &
b1010 %
#286218
b101 &
b101 %
#286222
b10000 &
b10000 %
#286226
b1000 &
b1000 %
#286230
b100 &
b100 %
#286234
b10 &
b10 %
#286238
b1 &
1#
b1 %
#286242
b0 &
b0 %
0#
0$
#1280819
1"
#1280822
b11000 &
b11000 %
1$
#1280823
0"
#1280826
b1100 &
b1100 %
#1280830
b110 &
b110 %
#1280834
b11 &
b11 %
#1280838
b1010 &
b1010 %
#1280842
b101 &
b101 %
#1280846
b10000 &
b10000 %
#1280850
b1000 &
b1000 %
#1280854
b100 &
b100 %
#1280858
b10 &
b10 %
#1280862
b1 &
1#
b1 %
#1280866
b0 &
b0 %
0#
0$
#2340513
b10001 !
1"
#2340514
b10001 &
b10001 %
1$
#2340515
0"
#2340518
b110100 &
b110100 %
#2340522
b11010 &
b11010 %
#2340526
b1101 &
b1101 %
#2340530
b101000 &
b101000 %
#2340534
b10100 &
b10100 %
#2340538
b1010 &
b1010 %
#2340542
b101 &
b101 %
#2340546
b10000 &
b10000 %
#2340550
b1000 &
b1000 %
#2340554
b100 &
b100 %
#2340558
b10 &
b10 %
#2340562
b1 &
b1 %
1#
#2340566
b0 &
0#
b0 %
0$
#4500012
