

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.057 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  28.125 ns|  28.125 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1536_1  |        3|        3|         2|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%map_V = alloca i32 1"   --->   Operation 6 'alloca' 'map_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%map_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'map_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%map_V_2 = alloca i32 1"   --->   Operation 8 'alloca' 'map_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln1538_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln1538"   --->   Operation 9 'read' 'sub_ln1538_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln1536 = icmp_eq  i2 %i_1, i2 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 14 'icmp' 'icmp_ln1536' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%add_ln1536 = add i2 %i_1, i2 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 16 'add' 'add_ln1536' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1536 = br i1 %icmp_ln1536, void %for.inc.split, void %VITIS_LOOP_1542_2.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 17 'br' 'br_ln1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1538 = zext i2 %i_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 18 'zext' 'zext_ln1538' <Predicate = (!icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln1538 = add i4 %sub_ln1538_read, i4 %zext_ln1538" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 19 'add' 'add_ln1538' <Predicate = (!icmp_ln1536)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1538_1 = zext i4 %add_ln1538" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 20 'zext' 'zext_ln1538_1' <Predicate = (!icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mapComp_addr = getelementptr i2 %mapComp, i64 0, i64 %zext_ln1538_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 21 'getelementptr' 'mapComp_addr' <Predicate = (!icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%map_V_3 = load i4 %mapComp_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 22 'load' 'map_V_3' <Predicate = (!icmp_ln1536)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 12> <ROM>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%switch_ln1538 = switch i2 %i_1, void %arrayidx26.case.2, i2 0, void %for.inc.split.arrayidx26.exit_crit_edge, i2 1, void %for.inc.split.arrayidx26.exit_crit_edge6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 23 'switch' 'switch_ln1538' <Predicate = (!icmp_ln1536)> <Delay = 0.95>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln1536 = store i2 %add_ln1536, i2 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 24 'store' 'store_ln1536' <Predicate = (!icmp_ln1536)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1536 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536]   --->   Operation 25 'br' 'br_ln1536' <Predicate = (!icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%map_V_load = load i5 %map_V"   --->   Operation 35 'load' 'map_V_load' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%map_V_1_load = load i5 %map_V_1"   --->   Operation 36 'load' 'map_V_1_load' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%map_V_2_load = load i5 %map_V_2"   --->   Operation 37 'load' 'map_V_2_load' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_2_out, i5 %map_V_2_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_1_out, i5 %map_V_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_out, i5 %map_V_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln1536)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln1536)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln1534 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1534]   --->   Operation 26 'specloopname' 'specloopname_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%map_V_3 = load i4 %mapComp_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 27 'load' 'map_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 12> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%map_V_3_cast = zext i2 %map_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 28 'zext' 'map_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln1538 = store i5 %map_V_3_cast, i5 %map_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 29 'store' 'store_ln1538' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1538 = br void %arrayidx26.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 30 'br' 'br_ln1538' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln1538 = store i5 %map_V_3_cast, i5 %map_V_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 31 'store' 'store_ln1538' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1538 = br void %arrayidx26.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 32 'br' 'br_ln1538' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln1538 = store i5 %map_V_3_cast, i5 %map_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 33 'store' 'store_ln1538' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1538 = br void %arrayidx26.exit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538]   --->   Operation 34 'br' 'br_ln1538' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 4.06ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1536) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln1538', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538) [22]  (1.74 ns)
	'getelementptr' operation ('mapComp_addr', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538) [24]  (0 ns)
	'load' operation ('map.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538) on array 'mapComp' [26]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('map.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538) on array 'mapComp' [26]  (2.32 ns)
	'store' operation ('store_ln1538', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538) of variable 'map_V_3_cast', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1538 on local variable 'map.V' [33]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
