Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jul 26 15:42:15 2019
| Host         : ryunosuke-dynabook-T552-58HB running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -rpx zsys_wrapper_timing_summary_routed.rpx
| Design       : zsys_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.686      -88.253                     30                24731        0.011        0.000                      0                24583        0.264        0.000                       0                 10100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 3.125}        6.250           160.000         
clk_fpga_1                               {0.000 5.000}        10.000          100.000         
clk_fpga_2                               {0.000 2.500}        5.000           200.000         
clk_fpga_3                               {0.000 40.625}       81.250          12.308          
csi_clk                                  {0.000 3.125}        6.250           160.000         
  pclk                                   {0.000 12.500}       25.000          40.000          
zsys_i/video_out/clk_wiz_1/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_zsys_clk_wiz_1_0              {0.000 6.734}        13.468          74.250          
  clk_out2_zsys_clk_wiz_1_0              {0.000 1.347}        2.694           371.250         
  clkfbout_zsys_clk_wiz_1_0              {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    -0.264       -0.486                      6                18475        0.011        0.000                      0                18451        0.625        0.000                       0                  7387  
clk_fpga_2                                     0.635        0.000                      0                  224        0.171        0.000                      0                  224        0.264        0.000                       0                   109  
clk_fpga_3                                    77.317        0.000                      0                   45        0.037        0.000                      0                   45       39.375        0.000                       0                    30  
csi_clk                                                                                                                                                                                    4.095        0.000                       0                     9  
  pclk                                        11.175        0.000                      0                  817        0.054        0.000                      0                  817       11.520        0.000                       0                   419  
zsys_i/video_out/clk_wiz_1/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_zsys_clk_wiz_1_0                    2.077        0.000                      0                 4603        0.026        0.000                      0                 4603        5.754        0.000                       0                  2132  
  clk_out2_zsys_clk_wiz_1_0                                                                                                                                                                0.538        0.000                       0                    10  
  clkfbout_zsys_clk_wiz_1_0                                                                                                                                                               47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                       clk_fpga_0                      23.548        0.000                      0                   14                                                                        
clk_out1_zsys_clk_wiz_1_0  clk_fpga_0                      11.889        0.000                      0                   44                                                                        
clk_fpga_0                 pclk                             4.920        0.000                      0                   14                                                                        
clk_fpga_0                 clk_out1_zsys_clk_wiz_1_0        4.540        0.000                      0                   52                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_fpga_0                 clk_fpga_0                       0.713        0.000                      0                  351        0.244        0.000                      0                  351  
**async_default**          clk_fpga_0                 clk_out1_zsys_clk_wiz_1_0       -3.686      -87.767                     24                   24        0.077        0.000                      0                   24  
**async_default**          clk_out1_zsys_clk_wiz_1_0  clk_out1_zsys_clk_wiz_1_0       10.617        0.000                      0                    4        0.471        0.000                      0                    4  
**async_default**          pclk                       pclk                            22.322        0.000                      0                   64        0.417        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.264ns,  Total Violation       -0.486ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 3.075ns (47.890%)  route 3.346ns (52.110%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 8.929 - 6.250 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.659     2.967    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X20Y21         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     3.485 f  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/Q
                         net (fo=4, routed)           0.684     4.169    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[3]
    SLICE_X19Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.293 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.293    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_6
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.843 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.843    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.989     5.946    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X18Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.070 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.070    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.620 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.620    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.848    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.161 f  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=1, routed)           0.597     7.758    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X19Y23         LUT4 (Prop_lut4_I3_O)        0.306     8.064 f  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=3, routed)           0.732     8.797    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.921 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.343     9.264    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sm_ld_dre_cmd_reg_1
    SLICE_X21Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.388 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.388    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_46
    SLICE_X21Y21         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.487     8.929    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X21Y21         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.265     9.195    
                         clock uncertainty           -0.100     9.095    
    SLICE_X21Y21         FDRE (Setup_fdre_C_D)        0.029     9.124    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.952ns (16.263%)  route 4.902ns (83.737%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.932 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.155     4.593    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.717 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14/O
                         net (fo=1, routed)           0.553     5.270    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_8/O
                         net (fo=66, routed)          1.404     6.799    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp1_in
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_2/O
                         net (fo=1, routed)           0.783     7.706    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[13]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_1/O
                         net (fo=32, routed)          1.006     8.836    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_5[0]
    SLICE_X28Y51         FDSE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.490     8.932    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y51         FDSE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][14]/C
                         clock pessimism              0.116     9.048    
                         clock uncertainty           -0.100     8.947    
    SLICE_X28Y51         FDSE (Setup_fdse_C_CE)      -0.169     8.778    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][14]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.952ns (16.263%)  route 4.902ns (83.737%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.932 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.155     4.593    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.717 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14/O
                         net (fo=1, routed)           0.553     5.270    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_8/O
                         net (fo=66, routed)          1.404     6.799    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp1_in
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_2/O
                         net (fo=1, routed)           0.783     7.706    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[13]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_1/O
                         net (fo=32, routed)          1.006     8.836    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_5[0]
    SLICE_X28Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.490     8.932    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/C
                         clock pessimism              0.116     9.048    
                         clock uncertainty           -0.100     8.947    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.778    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.952ns (16.263%)  route 4.902ns (83.737%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.932 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.155     4.593    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.717 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14/O
                         net (fo=1, routed)           0.553     5.270    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_8/O
                         net (fo=66, routed)          1.404     6.799    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp1_in
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_2/O
                         net (fo=1, routed)           0.783     7.706    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[13]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_1/O
                         net (fo=32, routed)          1.006     8.836    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_5[0]
    SLICE_X28Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.490     8.932    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][25]/C
                         clock pessimism              0.116     9.048    
                         clock uncertainty           -0.100     8.947    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.169     8.778    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][25]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.105ns (19.267%)  route 4.630ns (80.733%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 8.934 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.038     4.476    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9/O
                         net (fo=1, routed)           0.525     5.126    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.250 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_6/O
                         net (fo=39, routed)          0.522     5.771    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.895 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3/O
                         net (fo=30, routed)          0.676     6.571    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.695 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[4][31]_i_2/O
                         net (fo=1, routed)           0.799     7.494    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[4]
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.153     7.647 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[4][31]_i_1/O
                         net (fo=32, routed)          1.070     8.717    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_8[0]
    SLICE_X32Y32         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.492     8.934    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y32         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][10]/C
                         clock pessimism              0.230     9.165    
                         clock uncertainty           -0.100     9.065    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.372     8.693    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][10]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.105ns (19.267%)  route 4.630ns (80.733%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 8.934 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.038     4.476    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9/O
                         net (fo=1, routed)           0.525     5.126    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.250 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_6/O
                         net (fo=39, routed)          0.522     5.771    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.895 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3/O
                         net (fo=30, routed)          0.676     6.571    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.695 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[4][31]_i_2/O
                         net (fo=1, routed)           0.799     7.494    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[4]
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.153     7.647 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[4][31]_i_1/O
                         net (fo=32, routed)          1.070     8.717    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_8[0]
    SLICE_X32Y32         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.492     8.934    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y32         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][13]/C
                         clock pessimism              0.230     9.165    
                         clock uncertainty           -0.100     9.065    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.372     8.693    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][13]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.100ns (19.545%)  route 4.528ns (80.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.009 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.038     4.476    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9/O
                         net (fo=1, routed)           0.525     5.126    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.250 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_6/O
                         net (fo=39, routed)          0.522     5.771    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.895 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3/O
                         net (fo=30, routed)          0.852     6.747    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]
    SLICE_X33Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.871 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_2/O
                         net (fo=1, routed)           0.667     7.538    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[9]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.148     7.686 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_1/O
                         net (fo=32, routed)          0.924     8.610    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_18[0]
    SLICE_X41Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.567     9.009    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X41Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][15]/C
                         clock pessimism              0.116     9.125    
                         clock uncertainty           -0.100     9.024    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.409     8.615    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][15]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.100ns (19.545%)  route 4.528ns (80.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.009 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.038     4.476    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9/O
                         net (fo=1, routed)           0.525     5.126    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_9_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.250 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_6/O
                         net (fo=39, routed)          0.522     5.771    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.895 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_3/O
                         net (fo=30, routed)          0.852     6.747    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]
    SLICE_X33Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.871 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_2/O
                         net (fo=1, routed)           0.667     7.538    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[9]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.148     7.686 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[9][31]_i_1/O
                         net (fo=32, routed)          0.924     8.610    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_18[0]
    SLICE_X41Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.567     9.009    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X41Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][29]/C
                         clock pessimism              0.116     9.125    
                         clock uncertainty           -0.100     9.024    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.409     8.615    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][29]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.952ns (16.238%)  route 4.911ns (83.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 8.942 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.155     4.593    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.717 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14/O
                         net (fo=1, routed)           0.553     5.270    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_8/O
                         net (fo=66, routed)          1.404     6.799    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp1_in
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_2/O
                         net (fo=1, routed)           0.783     7.706    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[13]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_1/O
                         net (fo=32, routed)          1.015     8.845    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_5[0]
    SLICE_X31Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.500     8.942    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/C
                         clock pessimism              0.230     9.173    
                         clock uncertainty           -0.100     9.073    
    SLICE_X31Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.868    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.952ns (16.238%)  route 4.911ns (83.762%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 8.942 - 6.250 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.674     2.982    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X27Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=301, routed)         1.155     4.593    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.717 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14/O
                         net (fo=1, routed)           0.553     5.270    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_14_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_8/O
                         net (fo=66, routed)          1.404     6.799    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp1_in
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_2/O
                         net (fo=1, routed)           0.783     7.706    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[13]
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[13][31]_i_1/O
                         net (fo=32, routed)          1.015     8.845    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_5[0]
    SLICE_X31Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.500     8.942    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][21]/C
                         clock pessimism              0.230     9.173    
                         clock uncertainty           -0.100     9.073    
    SLICE_X31Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.868    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][21]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.604%)  route 0.147ns (39.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.582     0.923    zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.147     1.198    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.296 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.296    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X1Y49          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.852     1.222    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.604%)  route 0.224ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.552     0.893    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y19         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=1, routed)           0.224     1.258    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_strb_reg_out_reg[1]_2[4]
    SLICE_X18Y17         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.823     1.193    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X18Y17         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.075     1.234    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.827%)  route 0.301ns (70.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.550     0.891    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X23Y22         FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[37]/Q
                         net (fo=1, routed)           0.301     1.320    zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][22]
    SLICE_X20Y13         SRL16E                                       r  zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.825     1.195    zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X20Y13         SRL16E                                       r  zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.291    zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.046 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.207     1.253    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[0]
    SLICE_X23Y1          FDCE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.829     1.199    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y1          FDCE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Hold_fdce_C_D)         0.057     1.222    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.461%)  route 0.197ns (54.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.556     0.897    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X24Y35         FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]/Q
                         net (fo=2, routed)           0.197     1.257    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31][30]
    SLICE_X20Y32         FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.822     1.192    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X20Y32         FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.064     1.222    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_raw_unpack_0/U0/pixel_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/width_gen[9].depth_gen[0].SRLC32E_1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.557     0.898    zsys_i/video_in/axis_raw_unpack_0/U0/axis_aclk
    SLICE_X33Y17         FDRE                                         r  zsys_i/video_in/axis_raw_unpack_0/U0/pixel_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axis_raw_unpack_0/U0/pixel_a_reg[9]/Q
                         net (fo=1, routed)           0.113     1.151    zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/data_in[9]
    SLICE_X34Y16         SRLC32E                                      r  zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/width_gen[9].depth_gen[0].SRLC32E_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.825     1.195    zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/axis_aclk
    SLICE_X34Y16         SRLC32E                                      r  zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/width_gen[9].depth_gen[0].SRLC32E_1/CLK
                         clock pessimism             -0.262     0.933    
    SLICE_X34Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.116    zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/width_gen[9].depth_gen[0].SRLC32E_1
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.557     0.898    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X13Y20         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.257    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/ADDRD0
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.823     1.193    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/WCLK
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA/CLK
                         clock pessimism             -0.282     0.911    
    SLICE_X12Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.221    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.557     0.898    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X13Y20         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.257    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/ADDRD0
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.823     1.193    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/WCLK
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA_D1/CLK
                         clock pessimism             -0.282     0.911    
    SLICE_X12Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.221    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.557     0.898    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X13Y20         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.257    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/ADDRD0
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.823     1.193    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/WCLK
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB/CLK
                         clock pessimism             -0.282     0.911    
    SLICE_X12Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.221    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.557     0.898    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X13Y20         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.257    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/ADDRD0
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.823     1.193    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/WCLK
    SLICE_X12Y20         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB_D1/CLK
                         clock pessimism             -0.282     0.911    
    SLICE_X12Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.221    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         6.250       1.251      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         6.250       2.250      XADC_X0Y0        zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X1Y5      zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y4      zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y4      zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y0      zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.626      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y45     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y45     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y45     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y45     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y45     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X12Y7      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.976     6.879    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X41Y21         FDRE (Setup_fdre_C_R)       -0.429     7.514    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.976     6.879    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X41Y21         FDRE (Setup_fdre_C_R)       -0.429     7.514    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.976     6.879    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X41Y21         FDRE (Setup_fdre_C_R)       -0.429     7.514    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.614%)  route 3.003ns (78.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.976     6.879    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X41Y21         FDRE (Setup_fdre_C_R)       -0.429     7.514    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.682%)  route 2.991ns (78.318%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 7.753 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.964     6.867    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.561     7.753    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.269     8.022    
                         clock uncertainty           -0.083     7.939    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429     7.510    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.682%)  route 2.991ns (78.318%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 7.753 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.964     6.867    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.561     7.753    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.269     8.022    
                         clock uncertainty           -0.083     7.939    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429     7.510    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.682%)  route 2.991ns (78.318%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 7.753 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.964     6.867    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.561     7.753    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
                         clock pessimism              0.269     8.022    
                         clock uncertainty           -0.083     7.939    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429     7.510    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.980     6.883    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
                         clock pessimism              0.292     8.048    
                         clock uncertainty           -0.083     7.965    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429     7.536    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.980     6.883    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
                         clock pessimism              0.292     8.048    
                         clock uncertainty           -0.083     7.965    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429     7.536    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.740     3.048    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.867     4.371    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/acc_cnt[9]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.495 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.585     5.080    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.204 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.575     5.779    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          0.980     6.883    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
                         clock pessimism              0.292     8.048    
                         clock uncertainty           -0.083     7.965    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429     7.536    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  0.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.585     0.925    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[4]/Q
                         net (fo=2, routed)           0.119     1.186    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[4]
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.852     1.222    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[4]/C
                         clock pessimism             -0.283     0.939    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.076     1.015    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.113     1.177    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X42Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.850     1.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.063     1.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.072     1.159    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly[1]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.204 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     1.204    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.849     1.219    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.283     0.936    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.092     1.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.659%)  route 0.127ns (47.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.586     0.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.127     1.194    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.852     1.222    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism             -0.282     0.940    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.075     1.015    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/Q
                         net (fo=3, routed)           0.094     1.181    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly[3]
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000     1.226    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.849     1.219    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism             -0.283     0.936    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.092     1.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.584     0.924    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y19         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.122     1.188    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.852     1.222    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism             -0.282     0.940    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.047     0.987    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.477%)  route 0.128ns (47.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.586     0.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.128     1.195    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.852     1.222    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y18         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism             -0.282     0.940    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.047     0.987    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.061%)  route 0.107ns (33.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.107     1.194    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly[0]
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.239 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     1.239    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/_inferred__4/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.849     1.219    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.283     0.936    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.092     1.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.725%)  route 0.148ns (51.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=7, routed)           0.148     1.210    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.848     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism             -0.282     0.936    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.063     0.998    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.216%)  route 0.164ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.583     0.924    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.164     1.229    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X42Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.850     1.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.075     1.013    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X0Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X22Y47     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X22Y47     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y19     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y19     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y19     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y19     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y19     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y47     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y47     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack       77.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.317ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.740ns (30.614%)  route 1.677ns (69.386%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.673     2.981    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.154     4.554    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X20Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.875 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.523     5.398    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.264    84.206    
                         clock uncertainty           -1.220    82.986    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.271    82.715    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.715    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 77.317    

Slack (MET) :             77.319ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.746ns (31.061%)  route 1.656ns (68.939%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.673     2.981    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.146     4.546    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X20Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     4.873 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.509     5.383    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.264    84.206    
                         clock uncertainty           -1.220    82.986    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.285    82.701    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.701    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 77.319    

Slack (MET) :             77.402ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.718ns (29.922%)  route 1.682ns (70.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 83.938 - 81.250 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.669     2.977    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X23Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.883     4.279    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.299     4.578 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.799     5.377    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.496    83.938    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.265    84.203    
                         clock uncertainty           -1.220    82.983    
    SLICE_X22Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.778    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.778    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                 77.402    

Slack (MET) :             77.453ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.718ns (29.051%)  route 1.754ns (70.949%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.673     2.981    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.154     4.554    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X20Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.853 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.599     5.453    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.264    84.206    
                         clock uncertainty           -1.220    82.986    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.081    82.905    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.905    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 77.453    

Slack (MET) :             77.569ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.718ns (30.184%)  route 1.661ns (69.816%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.673     2.981    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.146     4.546    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X20Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.845 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.514     5.360    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.264    84.206    
                         clock uncertainty           -1.220    82.986    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)       -0.058    82.928    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.928    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 77.569    

Slack (MET) :             77.577ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.718ns (34.303%)  route 1.375ns (65.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.669     2.977    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X23Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.883     4.279    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.299     4.578 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.493     5.070    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.130    84.071    
                         clock uncertainty           -1.220    82.852    
    SLICE_X21Y46         FDRE (Setup_fdre_C_CE)      -0.205    82.647    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.647    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 77.577    

Slack (MET) :             77.577ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.718ns (34.303%)  route 1.375ns (65.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.669     2.977    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X23Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.883     4.279    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.299     4.578 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.493     5.070    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.130    84.071    
                         clock uncertainty           -1.220    82.852    
    SLICE_X21Y46         FDRE (Setup_fdre_C_CE)      -0.205    82.647    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.647    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 77.577    

Slack (MET) :             77.577ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.718ns (34.303%)  route 1.375ns (65.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.669     2.977    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X23Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.883     4.279    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.299     4.578 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.493     5.070    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.130    84.071    
                         clock uncertainty           -1.220    82.852    
    SLICE_X21Y46         FDRE (Setup_fdre_C_CE)      -0.205    82.647    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.647    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 77.577    

Slack (MET) :             77.577ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.718ns (34.303%)  route 1.375ns (65.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 83.941 - 81.250 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.669     2.977    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X23Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.883     4.279    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X23Y45         LUT3 (Prop_lut3_I2_O)        0.299     4.578 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.493     5.070    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.499    83.941    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.130    84.071    
                         clock uncertainty           -1.220    82.852    
    SLICE_X21Y46         FDRE (Setup_fdre_C_CE)      -0.205    82.647    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.647    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 77.577    

Slack (MET) :             77.657ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_fpga_3 rise@81.250ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.747ns (38.180%)  route 1.210ns (61.820%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 83.938 - 81.250 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      1.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.438ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.673     2.981    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.674     4.074    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X20Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.402 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.535     4.938    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     81.250    81.250 r  
    PS7_X0Y0             PS7                          0.000    81.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101    82.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    82.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          1.496    83.938    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.130    84.068    
                         clock uncertainty           -1.220    82.849    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.254    82.595    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.595    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                 77.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.561     0.902    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/Q
                         net (fo=1, routed)           0.056     1.098    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.062    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.560     0.901    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X20Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.259     1.324    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y47         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X20Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.227    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.561     0.902    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[3]/Q
                         net (fo=1, routed)           0.112     1.155    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB1
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=29, routed)          0.831     1.201    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.039    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         81.250      79.095     BUFGCTRL_X0Y5  zsys_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         81.250      80.250     SLICE_X20Y49   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         81.250      80.250     SLICE_X20Y49   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X22Y49   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X20Y46   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X20Y46   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X20Y46   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X21Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X21Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         81.250      80.250     SLICE_X21Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.625      39.375     SLICE_X20Y47   zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi_clk
  To Clock:  csi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { csi_c_clk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         6.250       4.095      BUFGCTRL_X0Y6  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         6.250       4.095      BUFGCTRL_X0Y6  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     BUFMRCE/I       n/a            2.155         6.250       4.095      BUFMRCE_X0Y0   zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         6.250       4.584      BUFIO_X0Y1     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         6.250       4.584      BUFR_X0Y1      zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       11.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.175ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.240ns  (logic 0.459ns (37.021%)  route 0.781ns (62.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.344ns = ( 35.344 - 25.000 ) 
    Source Clock Delay      (SCD):    12.003ns = ( 24.503 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.753    24.503    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    24.962 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/Q
                         net (fo=1, routed)           0.781    25.743    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[3]
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.575    35.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/C
                         clock pessimism              1.637    36.981    
                         clock uncertainty           -0.035    36.946    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)       -0.028    36.918    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -25.743    
  -------------------------------------------------------------------
                         slack                                 11.175    

Slack (MET) :             11.286ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.664%)  route 0.617ns (57.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.343ns = ( 35.343 - 25.000 ) 
    Source Clock Delay      (SCD):    12.002ns = ( 24.502 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.752    24.502    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.459    24.961 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.617    25.578    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[6]
    SLICE_X41Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.574    35.343    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.637    36.980    
                         clock uncertainty           -0.035    36.945    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)       -0.081    36.864    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -25.578    
  -------------------------------------------------------------------
                         slack                                 11.286    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.085ns  (logic 0.459ns (42.285%)  route 0.626ns (57.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.343ns = ( 35.343 - 25.000 ) 
    Source Clock Delay      (SCD):    12.002ns = ( 24.502 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.752    24.502    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.459    24.961 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.626    25.588    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[0]
    SLICE_X41Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.574    35.343    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.637    36.980    
                         clock uncertainty           -0.035    36.945    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)       -0.067    36.878    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                         -25.588    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.302ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        0.921ns  (logic 0.422ns (45.826%)  route 0.499ns (54.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns = ( 35.340 - 25.000 ) 
    Source Clock Delay      (SCD):    11.999ns = ( 24.499 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.749    24.499    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.422    24.921 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.499    25.420    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[8]
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.571    35.340    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.637    36.977    
                         clock uncertainty           -0.035    36.942    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.220    36.722    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                         -25.420    
  -------------------------------------------------------------------
                         slack                                 11.302    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        0.917ns  (logic 0.422ns (46.026%)  route 0.495ns (53.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns = ( 35.340 - 25.000 ) 
    Source Clock Delay      (SCD):    11.999ns = ( 24.499 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.749    24.499    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.422    24.921 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.495    25.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[9]
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.571    35.340    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.637    36.977    
                         clock uncertainty           -0.035    36.942    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.218    36.724    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -25.416    
  -------------------------------------------------------------------
                         slack                                 11.308    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.083ns  (logic 0.459ns (42.382%)  route 0.624ns (57.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.344ns = ( 35.344 - 25.000 ) 
    Source Clock Delay      (SCD):    12.003ns = ( 24.503 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.753    24.503    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    24.962 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.624    25.586    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[4]
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.575    35.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.637    36.981    
                         clock uncertainty           -0.035    36.946    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)       -0.028    36.918    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -25.586    
  -------------------------------------------------------------------
                         slack                                 11.332    

Slack (MET) :             11.351ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.046ns  (logic 0.459ns (43.874%)  route 0.587ns (56.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns = ( 35.340 - 25.000 ) 
    Source Clock Delay      (SCD):    11.999ns = ( 24.499 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.749    24.499    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    24.958 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.587    25.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[10]
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.571    35.340    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.637    36.977    
                         clock uncertainty           -0.035    36.942    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.045    36.897    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                 11.351    

Slack (MET) :             11.356ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.071ns  (logic 0.459ns (42.857%)  route 0.612ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns = ( 35.340 - 25.000 ) 
    Source Clock Delay      (SCD):    11.999ns = ( 24.499 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.749    24.499    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    24.958 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.612    25.570    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[12]
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.571    35.340    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.637    36.977    
                         clock uncertainty           -0.035    36.942    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.016    36.926    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                         -25.570    
  -------------------------------------------------------------------
                         slack                                 11.356    

Slack (MET) :             11.363ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        1.036ns  (logic 0.459ns (44.297%)  route 0.577ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.344ns = ( 35.344 - 25.000 ) 
    Source Clock Delay      (SCD):    12.003ns = ( 24.503 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.753    24.503    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    24.962 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.577    25.540    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[2]
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.575    35.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.637    36.981    
                         clock uncertainty           -0.035    36.946    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)       -0.043    36.903    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -25.540    
  -------------------------------------------------------------------
                         slack                                 11.363    

Slack (MET) :             11.441ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pclk rise@25.000ns - pclk fall@12.500ns)
  Data Path Delay:        0.954ns  (logic 0.459ns (48.089%)  route 0.495ns (51.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.344ns = ( 35.344 - 25.000 ) 
    Source Clock Delay      (SCD):    12.003ns = ( 24.503 - 12.500 ) 
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      12.500    12.500 f  
    N11                                               0.000    12.500 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    12.500    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    13.446 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    13.446    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    14.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965    16.227    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.351 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577    16.927    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    17.028 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280    19.308    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    19.411 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    20.804    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    21.835 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    22.649    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    22.750 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.753    24.503    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.459    24.962 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.495    25.458    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[1]
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.575    35.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.637    36.981    
                         clock uncertainty           -0.035    36.946    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)       -0.047    36.899    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         36.899    
                         arrival time                         -25.458    
  -------------------------------------------------------------------
                         slack                                 11.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.488%)  route 0.256ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    1.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.559     3.606    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X35Y13         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     3.747 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[9]/Q
                         net (fo=4, routed)           0.256     4.003    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X2Y4          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.859     5.146    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.492     3.653    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.949    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.037%)  route 0.273ns (65.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.152ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    1.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.559     3.606    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X35Y13         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     3.747 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           0.273     4.020    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.865     5.152    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.492     3.659    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.955    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.743%)  route 0.277ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.152ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    1.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.559     3.606    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X35Y13         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     3.747 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/Q
                         net (fo=4, routed)           0.277     4.024    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.865     5.152    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.492     3.659    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.955    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    1.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.562     3.609    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     3.750 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.172     3.922    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X2Y1          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.873     5.160    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y1          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.492     3.667    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.850    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.554%)  route 0.306ns (68.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.586     3.633    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X36Y13         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     3.774 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/Q
                         net (fo=4, routed)           0.306     4.080    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB36_X2Y4          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.859     5.146    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.472     3.673    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.969    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.969    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.961%)  route 0.346ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X33Y10         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     3.749 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tlast_reg/Q
                         net (fo=5, routed)           0.346     4.095    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DIADI[0]
    RAMB36_X2Y0          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.874     5.161    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y0          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.472     3.688    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.984    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.984    
                         arrival time                           4.095    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.078%)  route 0.344ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.152ns
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    1.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.560     3.607    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X33Y12         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     3.748 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/Q
                         net (fo=4, routed)           0.344     4.092    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.865     5.152    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.472     3.679    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.975    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.975    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    1.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.562     3.609    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.141     3.750 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     3.806    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -1.507     3.609    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.076     3.685    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    1.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.562     3.609    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     3.750 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     3.806    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -1.507     3.609    
    SLICE_X29Y8          FDCE (Hold_fdce_C_D)         0.076     3.685    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    1.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.584     3.631    zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X37Y17         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     3.772 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     3.828    zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff[0]
    SLICE_X37Y17         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.851     5.137    zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X37Y17         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/C
                         clock pessimism             -1.506     3.631    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.075     3.706    zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y0    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y2    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y4  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y16   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y16   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y16   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X38Y16   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X30Y10   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y12   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1
  To Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/video_out/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.642ns (6.051%)  route 9.968ns (93.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.941 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.601    12.278    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y75         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.473    14.941    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y75         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/C
                         clock pessimism              0.014    14.955    
                         clock uncertainty           -0.170    14.784    
    SLICE_X33Y75         FDSE (Setup_fdse_C_S)       -0.429    14.355    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.642ns (6.051%)  route 9.968ns (93.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.941 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.601    12.278    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.473    14.941    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24]/C
                         clock pessimism              0.014    14.955    
                         clock uncertainty           -0.170    14.784    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429    14.355    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDSE (Setup_fdse_C_S)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.642ns (6.076%)  route 9.925ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.943 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.557    12.235    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X33Y76         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.475    14.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y76         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/C
                         clock pessimism              0.014    14.957    
                         clock uncertainty           -0.170    14.786    
    SLICE_X33Y76         FDSE (Setup_fdse_C_S)       -0.429    14.357    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 0.642ns (6.127%)  route 9.836ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.944 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.469    12.146    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y72         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.476    14.944    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y72         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]/C
                         clock pessimism              0.014    14.958    
                         clock uncertainty           -0.170    14.787    
    SLICE_X35Y72         FDSE (Setup_fdse_C_S)       -0.429    14.358    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 0.642ns (6.127%)  route 9.836ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.944 - 13.468 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.668     1.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X8Y60          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=58, routed)          2.367     4.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X4Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.677 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         7.469    12.146    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.476    14.944    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/C
                         clock pessimism              0.014    14.958    
                         clock uncertainty           -0.170    14.787    
    SLICE_X35Y72         FDRE (Setup_fdre_C_R)       -0.429    14.358    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  2.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.098%)  route 0.220ns (60.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.555     0.555    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][11]/Q
                         net (fo=1, routed)           0.220     0.915    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][11]
    SLICE_X22Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.819     0.819    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[11]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.075     0.889    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.378%)  route 0.200ns (58.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.545     0.545    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y75         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26]/Q
                         net (fo=1, routed)           0.200     0.885    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[25][22]
    SLICE_X24Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.811     0.811    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X24Y75         FDRE (Hold_fdre_C_D)         0.053     0.859    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.251ns (63.476%)  route 0.144ns (36.524%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.554     0.554    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X21Y64         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1]/Q
                         net (fo=1, routed)           0.144     0.839    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9[1]
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3/O
                         net (fo=1, routed)           0.000     0.884    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0
    SLICE_X23Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.949 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0
    SLICE_X23Y64         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X23Y64         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.105     0.922    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.555     0.555    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][11]/Q
                         net (fo=1, routed)           0.227     0.923    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/D[11]
    SLICE_X24Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.819     0.819    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.076     0.890    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.535%)  route 0.180ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.551     0.551    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][21]/Q
                         net (fo=1, routed)           0.180     0.859    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][16]
    SLICE_X22Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.814     0.814    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[5]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X22Y77         FDRE (Hold_fdre_C_D)         0.016     0.825    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.397%)  route 0.226ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.549     0.549    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y76         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDSE (Prop_fdse_C_Q)         0.141     0.690 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/Q
                         net (fo=1, routed)           0.226     0.916    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][22]
    SLICE_X24Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.811     0.811    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X24Y75         FDRE (Hold_fdre_C_D)         0.075     0.881    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.982%)  route 0.230ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.548     0.548    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y78         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19]/Q
                         net (fo=2, routed)           0.230     0.919    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1075]
    SLICE_X25Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.814     0.814    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.072     0.881    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.652%)  route 0.233ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.557     0.557    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X15Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0]/Q
                         net (fo=1, routed)           0.233     0.931    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][28][0]
    SLICE_X23Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X23Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y63         FDRE (Hold_fdre_C_D)         0.070     0.887    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.227%)  route 0.182ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.548     0.548    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y78         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22]/Q
                         net (fo=2, routed)           0.182     0.858    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1078]
    SLICE_X24Y78         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.815     0.815    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y78         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X24Y78         FDRE (Hold_fdre_C_D)        -0.001     0.809    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.774%)  route 0.249ns (57.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.555     0.555    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y62         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/Q
                         net (fo=2, routed)           0.249     0.945    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_status_regs_int_reg[1][4]
    SLICE_X20Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][4]_i_1/O
                         net (fo=1, routed)           0.000     0.990    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[4]
    SLICE_X20Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.824     0.824    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X20Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.121     0.940    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X1Y0      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y17     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X12Y57     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X12Y57     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X12Y57     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X12Y57     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X12Y57     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y62     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y3    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y17     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zsys_clk_wiz_1_0
  To Clock:  clkfbout_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.548ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.548ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.182ns  (logic 0.419ns (35.434%)  route 0.763ns (64.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.763     1.182    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X26Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X26Y7          FDCE (Setup_fdce_C_D)       -0.270    24.730    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 23.548    

Slack (MET) :             23.720ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.527%)  route 0.641ns (60.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.641     1.060    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X28Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)       -0.220    24.780    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.780    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 23.720    

Slack (MET) :             23.730ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.621%)  route 0.756ns (62.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.756     1.212    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X28Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)       -0.058    24.942    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                 23.730    

Slack (MET) :             23.771ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.326%)  route 0.595ns (58.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.014    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)       -0.215    24.785    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 23.771    

Slack (MET) :             23.777ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.979%)  route 0.534ns (56.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.534     0.953    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X25Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X25Y8          FDCE (Setup_fdce_C_D)       -0.270    24.730    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 23.777    

Slack (MET) :             23.809ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.921ns  (logic 0.478ns (51.882%)  route 0.443ns (48.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.443     0.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[13]
    SLICE_X29Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X29Y9          FDCE (Setup_fdce_C_D)       -0.270    24.730    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 23.809    

Slack (MET) :             23.823ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.203%)  route 0.488ns (53.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.488     0.907    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X29Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X29Y7          FDCE (Setup_fdce_C_D)       -0.270    24.730    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 23.823    

Slack (MET) :             23.824ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.120%)  route 0.627ns (57.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.627     1.083    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X27Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X27Y8          FDCE (Setup_fdce_C_D)       -0.093    24.907    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 23.824    

Slack (MET) :             23.856ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X27Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X27Y8          FDCE (Setup_fdce_C_D)       -0.095    24.905    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 23.856    

Slack (MET) :             23.877ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.291%)  route 0.574ns (55.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.574     1.030    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X26Y7          FDCE (Setup_fdce_C_D)       -0.093    24.907    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 23.877    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.889ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.889ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.532ns  (logic 0.518ns (33.808%)  route 1.014ns (66.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           1.014     1.532    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X20Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X20Y59         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                 11.889    

Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.885%)  route 1.070ns (70.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.070     1.526    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X16Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 11.895    

Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.505ns  (logic 0.456ns (30.296%)  route 1.049ns (69.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           1.049     1.505    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X20Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X20Y57         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.917ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.458ns  (logic 0.456ns (31.275%)  route 1.002ns (68.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           1.002     1.458    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X18Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y57         FDRE (Setup_fdre_C_D)       -0.093    13.375    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 11.917    

Slack (MET) :             11.919ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.456ns  (logic 0.456ns (31.319%)  route 1.000ns (68.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.000     1.456    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X22Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)       -0.093    13.375    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 11.919    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.456ns  (logic 0.518ns (35.577%)  route 0.938ns (64.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X16Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.938     1.456    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X16Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X16Y58         FDRE (Setup_fdre_C_D)       -0.043    13.425    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.708%)  route 0.933ns (64.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.933     1.451    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X12Y62         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                 11.970    

Slack (MET) :             11.997ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.149%)  route 0.920ns (66.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.920     1.376    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X14Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                 11.997    

Slack (MET) :             12.007ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.418ns  (logic 0.518ns (36.523%)  route 0.900ns (63.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           0.900     1.418    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X16Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.043    13.425    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                 12.007    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.775%)  route 0.894ns (66.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.894     1.350    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X21Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X21Y56         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 12.023    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.840%)  route 0.638ns (57.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.638     1.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X30Y8          FDCE (Setup_fdce_C_D)       -0.214     6.036    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.055ns  (logic 0.478ns (45.323%)  route 0.577ns (54.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.577     1.055    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X29Y8          FDCE (Setup_fdce_C_D)       -0.265     5.985    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.875%)  route 0.582ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.582     1.001    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X29Y8          FDCE (Setup_fdce_C_D)       -0.266     5.984    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.184%)  route 0.598ns (58.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y6          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.598     1.017    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y6          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X32Y6          FDCE (Setup_fdce_C_D)       -0.217     6.033    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.377%)  route 0.649ns (55.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.649     1.167    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X30Y8          FDCE (Setup_fdce_C_D)       -0.045     6.205    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.205    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.102%)  route 0.495ns (50.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.495     0.973    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X30Y8          FDCE (Setup_fdce_C_D)       -0.222     6.028    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.028    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.147%)  route 0.629ns (54.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.629     1.147    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X30Y8          FDCE (Setup_fdce_C_D)       -0.047     6.203    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.428%)  route 0.574ns (52.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.574     1.092    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)       -0.093     6.157    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.559     1.077    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)       -0.093     6.157    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.694%)  route 0.612ns (57.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y6          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.612     1.068    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)       -0.095     6.155    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  5.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.601ns  (logic 0.456ns (28.482%)  route 1.145ns (71.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/Q
                         net (fo=1, routed)           1.145     1.601    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][26]
    SLICE_X5Y63          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.109     6.141    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.381%)  route 0.797ns (63.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           0.797     1.253    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][28]
    SLICE_X11Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.105     6.145    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.558%)  route 0.758ns (62.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.758     1.214    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][8]
    SLICE_X10Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)       -0.028     6.222    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.112ns  (logic 0.456ns (41.026%)  route 0.656ns (58.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.656     1.112    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][37]
    SLICE_X13Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.580%)  route 0.641ns (58.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           0.641     1.097    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][17]
    SLICE_X1Y65          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.179%)  route 0.629ns (54.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           0.629     1.147    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][6]
    SLICE_X24Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)       -0.043     6.207    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.571     1.089    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][24]
    SLICE_X11Y61         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)       -0.093     6.157    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.988%)  route 0.630ns (58.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.630     1.086    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X14Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.069%)  route 0.628ns (57.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.628     1.084    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][20]
    SLICE_X22Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X22Y58         FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.016%)  route 0.629ns (57.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2                                       0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.629     1.085    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X23Y0          FDCE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X23Y0          FDCE (Setup_fdce_C_D)       -0.093     6.157    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  5.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.642ns (13.292%)  route 4.188ns (86.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 8.916 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.936     7.813    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.474     8.916    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.116     9.032    
                         clock uncertainty           -0.100     8.931    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405     8.526    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.642ns (13.292%)  route 4.188ns (86.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 8.916 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.936     7.813    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.474     8.916    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.116     9.032    
                         clock uncertainty           -0.100     8.931    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405     8.526    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.327%)  route 4.175ns (86.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 8.918 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.923     7.800    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.476     8.918    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.116     9.034    
                         clock uncertainty           -0.100     8.933    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.528    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.327%)  route 4.175ns (86.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 8.918 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.923     7.800    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.476     8.918    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.116     9.034    
                         clock uncertainty           -0.100     8.933    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.528    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.327%)  route 4.175ns (86.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 8.918 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.923     7.800    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.476     8.918    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.116     9.034    
                         clock uncertainty           -0.100     8.933    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.528    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.642ns (13.327%)  route 4.175ns (86.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 8.918 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.923     7.800    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.476     8.918    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.116     9.034    
                         clock uncertainty           -0.100     8.933    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.528    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.642ns (13.339%)  route 4.171ns (86.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.924 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.919     7.796    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.482     8.924    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.116     9.040    
                         clock uncertainty           -0.100     8.939    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.534    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.642ns (13.339%)  route 4.171ns (86.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.924 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.919     7.796    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.482     8.924    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism              0.116     9.040    
                         clock uncertainty           -0.100     8.939    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.534    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.642ns (13.710%)  route 4.041ns (86.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 8.922 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.789     7.666    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.480     8.922    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.116     9.038    
                         clock uncertainty           -0.100     8.937    
    SLICE_X13Y75         FDCE (Recov_fdce_C_CLR)     -0.405     8.532    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.642ns (13.710%)  route 4.041ns (86.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 8.922 - 6.250 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675     2.983    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y1          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=62, routed)          3.252     6.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.877 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          0.789     7.666    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X12Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.351    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.442 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.480     8.922    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X12Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.116     9.038    
                         clock uncertainty           -0.100     8.937    
    SLICE_X12Y75         FDCE (Recov_fdce_C_CLR)     -0.319     8.618    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.495%)  route 0.233ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.560     0.901    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y5          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDPE (Prop_fdpe_C_Q)         0.128     1.029 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.233     1.261    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X21Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.830     1.200    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDPE (Remov_fdpe_C_PRE)     -0.149     1.017    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.495%)  route 0.233ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.560     0.901    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y5          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDPE (Prop_fdpe_C_Q)         0.128     1.029 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.233     1.261    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X21Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.830     1.200    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDPE (Remov_fdpe_C_PRE)     -0.149     1.017    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.585     0.926    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y5           FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.195    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y4           FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.853     1.223    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y4           FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X28Y12         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y12         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X28Y12         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X28Y12         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X28Y12         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X28Y12         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.559     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X29Y13         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y12         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.827     1.197    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X28Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.916    
    SLICE_X28Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.656%)  route 0.160ns (49.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.584     0.925    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y1           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.164     1.089 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.160     1.248    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y1           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.854     1.224    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y1           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :           24  Failing Endpoints,  Worst Slack       -3.686ns,  Total Violation      -87.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[13]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[13]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[17]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[17]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[19]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[19]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[20]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[20]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[4]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[4]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.981%)  route 0.848ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.848  3048.037    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X33Y1          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X33Y1          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[8]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[8]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.036    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.061%)  route 0.845ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.845  3048.033    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[10]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X35Y2          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[10]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.033    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.061%)  route 0.845ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.845  3048.033    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[12]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X35Y2          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[12]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.033    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.061%)  route 0.845ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.845  3048.033    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[14]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X35Y2          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[14]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.033    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_zsys_clk_wiz_1_0 rise@3043.771ns - clk_fpga_0 rise@3043.750ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.061%)  route 0.845ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 3045.273 - 3043.771 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 3046.733 - 3043.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3043.750  3043.750 r  
    PS7_X0Y0             PS7                          0.000  3043.750 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  3044.957    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3045.058 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        1.675  3046.733    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456  3047.189 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.845  3048.033    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                   3043.771  3043.771 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3043.771 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487  3045.259    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177  3042.081 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3043.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  3043.771 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.501  3045.273    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[15]/C
                         clock pessimism              0.000  3045.273    
                         clock uncertainty           -0.518  3044.755    
    SLICE_X35Y2          FDCE (Recov_fdce_C_CLR)     -0.405  3044.350    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[15]
  -------------------------------------------------------------------
                         required time                       3044.350    
                         arrival time                       -3048.033    
  -------------------------------------------------------------------
                         slack                                 -3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.737%)  route 0.290ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.290     1.335    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y0          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y0          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[11]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.259    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.737%)  route 0.290ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.290     1.335    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y0          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y0          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[18]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.259    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.737%)  route 0.290ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.290     1.335    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y0          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y0          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.259    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.737%)  route 0.290ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.290     1.335    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X35Y0          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X35Y0          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[9]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.259    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[16]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[21]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[22]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[23]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7391, routed)        0.564     0.905    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y2          FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=24, routed)          0.338     1.383    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/peripheral_aresetn[0]_repN_alias
    SLICE_X34Y2          FDCE                                         f  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.833     0.833    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Clock
    SLICE_X34Y2          FDCE                                         r  zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[6]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.518     1.351    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.284    zsys_i/video_out/test_LineBufPassThrough_0/inst/unit_IPM/Digit2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.617ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.580ns (25.587%)  route 1.687ns (74.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.669     1.669    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDPE (Prop_fdpe_C_Q)         0.456     2.125 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.950     3.075    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X25Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.199 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.737     3.936    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y3          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.499    14.967    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y3          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115    15.082    
                         clock uncertainty           -0.170    14.912    
    SLICE_X29Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    14.553    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                 10.617    

Slack (MET) :             10.617ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.580ns (25.587%)  route 1.687ns (74.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.669     1.669    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDPE (Prop_fdpe_C_Q)         0.456     2.125 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.950     3.075    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X25Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.199 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.737     3.936    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y3          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.499    14.967    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y3          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115    15.082    
                         clock uncertainty           -0.170    14.912    
    SLICE_X29Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    14.553    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                 10.617    

Slack (MET) :             10.775ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.508%)  route 1.528ns (72.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 14.967 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.669     1.669    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDPE (Prop_fdpe_C_Q)         0.456     2.125 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.950     3.075    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X25Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.199 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.578     3.777    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X26Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.499    14.967    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115    15.082    
                         clock uncertainty           -0.170    14.912    
    SLICE_X26Y4          FDPE (Recov_fdpe_C_PRE)     -0.359    14.553    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                 10.775    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.468ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.904%)  route 0.686ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 14.963 - 13.468 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.333ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.669     1.669    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y6          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.686     2.774    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.468 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         1.487    14.955    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        1.495    14.963    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.149    15.112    
                         clock uncertainty           -0.170    14.942    
    SLICE_X23Y4          FDPE (Recov_fdpe_C_PRE)     -0.534    14.408    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 11.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.824%)  route 0.210ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.560     0.560    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y6          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDPE (Prop_fdpe_C_Q)         0.128     0.688 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.210     0.898    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.828     0.828    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.252     0.576    
    SLICE_X23Y4          FDPE (Remov_fdpe_C_PRE)     -0.149     0.427    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.227ns (32.012%)  route 0.482ns (67.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.560     0.560    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y4          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     0.688 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.217     0.904    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y4          LUT2 (Prop_lut2_I1_O)        0.099     1.003 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.265     1.269    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X26Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.831     0.831    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.233     0.598    
    SLICE_X26Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     0.503    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.775%)  route 0.535ns (70.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.560     0.560    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y4          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     0.688 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.217     0.904    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y4          LUT2 (Prop_lut2_I1_O)        0.099     1.003 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     1.322    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y3          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.831     0.831    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y3          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.233     0.598    
    SLICE_X29Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     0.503    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.227ns (29.775%)  route 0.535ns (70.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.560     0.560    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y4          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     0.688 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.217     0.904    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y4          LUT2 (Prop_lut2_I1_O)        0.099     1.003 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     1.322    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y3          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=109, routed)         0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2130, routed)        0.831     0.831    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y3          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.233     0.598    
    SLICE_X29Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     0.503    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.819    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       22.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.322ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.518ns (22.849%)  route 1.749ns (77.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.268ns = ( 35.268 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.749    14.188    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y7          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.499    35.268    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X34Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/C
                         clock pessimism              1.596    36.864    
                         clock uncertainty           -0.035    36.829    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    36.510    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                 22.322    

Slack (MET) :             22.322ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.518ns (22.849%)  route 1.749ns (77.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.268ns = ( 35.268 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.749    14.188    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y7          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.499    35.268    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X34Y7          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
                         clock pessimism              1.596    36.864    
                         clock uncertainty           -0.035    36.829    
    SLICE_X34Y7          FDCE (Recov_fdce_C_CLR)     -0.319    36.510    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                 22.322    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.642ns (30.785%)  route 1.443ns (69.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.922ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.672    11.922    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDPE (Prop_fdpe_C_Q)         0.518    12.440 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.813    13.253    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/in0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.377 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    14.008    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X32Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X32Y11         FDPE (Recov_fdpe_C_PRE)     -0.361    36.466    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.642ns (30.785%)  route 1.443ns (69.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.922ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.672    11.922    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDPE (Prop_fdpe_C_Q)         0.518    12.440 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.813    13.253    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/in0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.377 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    14.008    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X32Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X32Y11         FDPE (Recov_fdpe_C_PRE)     -0.361    36.466    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.642ns (30.785%)  route 1.443ns (69.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.922ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.672    11.922    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDPE (Prop_fdpe_C_Q)         0.518    12.440 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.813    13.253    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/in0[0]
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.124    13.377 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    14.008    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X32Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X32Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X32Y11         FDPE (Recov_fdpe_C_PRE)     -0.361    36.466    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.961%)  route 1.271ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.271    13.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X27Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X27Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.422    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.961%)  route 1.271ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.271    13.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X27Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X27Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.422    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.961%)  route 1.271ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.271    13.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X27Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X27Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.422    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.518ns (28.961%)  route 1.271ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.266ns = ( 35.266 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.271    13.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.497    35.266    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X27Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              1.596    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X27Y9          FDCE (Recov_fdce_C_CLR)     -0.405    36.422    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.747ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pclk rise@25.000ns - pclk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.518ns (28.760%)  route 1.283ns (71.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.269ns = ( 35.269 - 25.000 ) 
    Source Clock Delay      (SCD):    11.921ns
    Clock Pessimism Removal (CPR):    1.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.965     3.727    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.851 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.577     4.427    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.528 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.280     6.808    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.911 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393     8.304    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     9.335 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    10.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    10.250 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.671    11.921    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518    12.439 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         1.283    13.722    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X32Y6          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      25.000    25.000 r  
    N11                                               0.000    25.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    25.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    25.902 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    25.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    26.658 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.888    28.546    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.637 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.056    30.694    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    30.791 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    32.028    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    32.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    33.678    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.769 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         1.500    35.269    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X32Y6          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              1.596    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X32Y6          FDCE (Recov_fdce_C_CLR)     -0.361    36.469    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.469    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                 22.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.984%)  route 0.221ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X31Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDPE (Prop_fdpe_C_Q)         0.141     3.749 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.221     3.970    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y10         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.829     5.115    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -1.491     3.624    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     3.553    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.984%)  route 0.221ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X31Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDPE (Prop_fdpe_C_Q)         0.141     3.749 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.221     3.970    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y10         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.829     5.115    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -1.491     3.624    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     3.553    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.984%)  route 0.221ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X31Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDPE (Prop_fdpe_C_Q)         0.141     3.749 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.221     3.970    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y10         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.829     5.115    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -1.491     3.624    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     3.553    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.984%)  route 0.221ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X31Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDPE (Prop_fdpe_C_Q)         0.141     3.749 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.221     3.970    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y10         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.829     5.115    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y10         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -1.491     3.624    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     3.553    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.178%)  route 0.255ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.255     4.027    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X30Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X30Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.178%)  route 0.255ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.255     4.027    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X30Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X30Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.178%)  route 0.255ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.255     4.027    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X30Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.178%)  route 0.255ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.255     4.027    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X30Y9          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X30Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.533%)  route 0.262ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.262     4.034    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X30Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y8          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.533%)  route 0.262ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    1.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N11                                               0.000     0.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.618 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.627     1.245    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.271 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.747     2.017    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     2.050 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.506    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.776 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245     3.021    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.047 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.561     3.608    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X28Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.164     3.772 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=100, routed)         0.262     4.034    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X30Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    N11                                               0.000     0.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.934     1.648    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.238     1.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.971 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.030     3.001    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y0         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     3.036 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509     3.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.976 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281     4.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.286 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=415, routed)         0.830     5.116    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X30Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -1.491     3.625    
    SLICE_X30Y8          FDCE (Remov_fdce_C_CLR)     -0.067     3.558    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.476    





