#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  5 00:12:51 2023
# Process ID: 16916
# Current directory: D:/Git/LAB2_Grayscale/Lab2_JSTK2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3280 D:\Git\LAB2_Grayscale\Lab2_JSTK2\Lab2_JSTK2.xpr
# Log file: D:/Git/LAB2_Grayscale/Lab2_JSTK2/vivado.log
# Journal file: D:/Git/LAB2_Grayscale/Lab2_JSTK2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/Lab2_JSTK2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 921.906 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 921.906 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/sim_scripts -ip_user_files_dir D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files -ipstatic_source_dir D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.cache/compile_simlib/modelsim} {questa=D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.cache/compile_simlib/questa} {riviera=D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.cache/compile_simlib/riviera} {activehdl=D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PulseWidthModulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PulseWidthModulator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_PulseWidthModulator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/jstk_uart_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jstk_uart_bridge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/digilent_jstk2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digilent_jstk2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4Stream_UART_v1_0_M00_AXIS_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4Stream_UART_v1_0_S00_AXIS_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/UART_Engine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Engine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/UART_Manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Manager'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4Stream_UART_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_AXI4Stream_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipi_axis_lw_spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi4stream_spi_master_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_jstk_uart_bridge_0_0/sim/design_1_jstk_uart_bridge_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_jstk_uart_bridge_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/ip/design_1_digilent_jstk2_0_0/sim/design_1_digilent_jstk2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_digilent_jstk2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sim_1/new/tb_jstk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PulseWidthModulator'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 921.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim'
"xelab -wto 620906f25f04426887607f668621ea38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PulseWidthModulator_behav xil_defaultlib.tb_PulseWidthModulator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 620906f25f04426887607f668621ea38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PulseWidthModulator_behav xil_defaultlib.tb_PulseWidthModulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4Stream_UART_v1_0_S00_AXIS_TX [axi4stream_uart_v1_0_s00_axis_tx...]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture rtl of entity xil_defaultlib.UART_Engine [\UART_Engine(baud_rate=115200,cl...]
Compiling architecture behavioral of entity xil_defaultlib.UART_Manager [\UART_Manager(uart_baud_rate=115...]
Compiling architecture implementation of entity xil_defaultlib.AXI4Stream_UART_v1_0_M00_AXIS_RX [axi4stream_uart_v1_0_m00_axis_rx...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4Stream_UART_v1_0 [axi4stream_uart_v1_0_default]
Compiling architecture design_1_axi4stream_uart_0_0_arch of entity xil_defaultlib.design_1_AXI4Stream_UART_0_0 [design_1_axi4stream_uart_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.lw_spi_master [\lw_spi_master(c_clkfreq=1000000...]
Compiling architecture behavioral of entity xil_defaultlib.axis_lw_spi_master [\axis_lw_spi_master(c_sclkfreq=6...]
Compiling architecture behavioral of entity xil_defaultlib.ipi_axis_lw_spi_master [\ipi_axis_lw_spi_master(c_sclkfr...]
Compiling architecture design_1_axi4stream_spi_master_0_0_arch of entity xil_defaultlib.design_1_axi4stream_spi_master_0_0 [design_1_axi4stream_spi_master_0...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.digilent_jstk2 [digilent_jstk2_default]
Compiling architecture design_1_digilent_jstk2_0_0_arch of entity xil_defaultlib.design_1_digilent_jstk2_0_0 [design_1_digilent_jstk2_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.jstk_uart_bridge [jstk_uart_bridge_default]
Compiling architecture design_1_jstk_uart_bridge_0_0_arch of entity xil_defaultlib.design_1_jstk_uart_bridge_0_0 [design_1_jstk_uart_bridge_0_0_de...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pulsewidthmodulator
Built simulation snapshot tb_PulseWidthModulator_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 921.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PulseWidthModulator_behav -key {Behavioral:sim_1:Functional:tb_PulseWidthModulator} -tclbatch {tb_PulseWidthModulator.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//AXI4Stream_UART_0/M00_AXIS_RX
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//AXI4Stream_UART_0/S00_AXIS_TX
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//axi4stream_spi_master_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//axi4stream_spi_master_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//digilent_jstk2_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//digilent_jstk2_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//jstk_uart_bridge_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /tb_PulseWidthModulator/dut_design/design_1_i//jstk_uart_bridge_0/s_axis
Time resolution is 1 ps
source tb_PulseWidthModulator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 929.672 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 929.672 ; gain = 7.766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PulseWidthModulator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:26 . Memory (MB): peak = 929.672 ; gain = 7.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:jstk_uart_bridge:1.0 - jstk_uart_bridge_0
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Successfully read diagram <design_1> from block design file <D:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.738 ; gain = 88.691
archive_project D:/Git/LAB2_Grayscale/Lab2_JSTK2.xpr.zip -temp_dir D:/Git/LAB2_Grayscale/Lab2_JSTK2/.Xil/Vivado-16916-LAPTOP-4VVKQOQK -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/.Xil/Vivado-16916-LAPTOP-4VVKQOQK' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/LAB2_Grayscale/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_jstk_uart_bridge_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_UART_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_jstk_uart_bridge_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_UART_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_jstk_uart_bridge_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_jstk_uart_bridge_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Git/LAB2_Grayscale/Lab2_JSTK2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1039.746 ; gain = 14.176
open_project D:/Git/LAB2_Grayscale/LAB2/LAB2.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/LAB2' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Git/LAB2_Grayscale/my_repo'; using path 'D:/VivadoProjects/my_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/my_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.215 ; gain = 39.469
update_compile_order -fileset sources_1
archive_project D:/Git/LAB2_Grayscale/LAB2.xpr.zip -temp_dir D:/Git/LAB2_Grayscale/Lab2_JSTK2/.Xil/Vivado-16916-LAPTOP-4VVKQOQK -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Git/LAB2_Grayscale/Lab2_JSTK2/.Xil/Vivado-16916-LAPTOP-4VVKQOQK' for archiving project
INFO: [Project 1-313] Project file moved from 'D:/VivadoProjects/LAB2' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Git/LAB2_Grayscale/my_repo'; using path 'D:/VivadoProjects/my_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/my_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/my_repo'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_UART_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_divisor_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_UART_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_divisor_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_divisor_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_divisor_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Git/LAB2_Grayscale/LAB2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1085.590 ; gain = 6.375
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 00:23:31 2023...
