#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 17 12:30:11 2023
# Process ID: 39760
# Current directory: C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/tools/xilinx/uplane-reuse16/uplane-reuse16.runs/synth_1
# Command line: vivado.exe -log myproject.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myproject.tcl
# Log file: C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/tools/xilinx/uplane-reuse16/uplane-reuse16.runs/synth_1/myproject.vds
# Journal file: C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/tools/xilinx/uplane-reuse16/uplane-reuse16.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source myproject.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.059 ; gain = 0.000
Command: synth_design -top myproject -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32952
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state11 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom' (2#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx' (3#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:39]
	Parameter DataWidth bound to: 58 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:6]
	Parameter DWIDTH bound to: 58 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' (4#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V' (5#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_83_3_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_83_3_1_1' (6#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_32_16_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_32_16_1_1' (7#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_42_16_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_42_16_1_1' (8#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_164_16_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_164_16_1_1' (9#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_16s_26_3_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_16s_26_3_1_DSP48_0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_16s_26_3_1_DSP48_0' (10#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_16s_26_3_1' (11#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_10s_26_3_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_10s_26_3_1_DSP48_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_10s_26_3_1_DSP48_1' (12#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_10s_26_3_1' (13#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d99_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 99 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d99_A' (14#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (15#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (16#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (17#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1995]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' (18#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' (19#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 99 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 99 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom' (20#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb' (21#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_shiftReg' (22#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A' (23#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2610]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' (24#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state12 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:39]
	Parameter DataWidth bound to: 2554 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:6]
	Parameter DWIDTH bound to: 2554 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom' (25#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V' (26#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_164_5_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_164_5_1_1' (27#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_1287_16_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_1287_16_1_1' (28#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_shiftReg' (29#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A' (30#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:51724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:51792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:51794]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' (31#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_32u_relu_config6_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2124]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_32u_relu_config6_s' (32#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 23 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 23 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom' (33#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud' (34#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_shiftReg' (35#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A' (36#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4786]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' (37#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state13 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:39]
	Parameter DataWidth bound to: 18426 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:6]
	Parameter DWIDTH bound to: 18426 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom' (38#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V' (39#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_325_9_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter din4_WIDTH bound to: 9 - type: integer 
	Parameter din5_WIDTH bound to: 9 - type: integer 
	Parameter din6_WIDTH bound to: 9 - type: integer 
	Parameter din7_WIDTH bound to: 9 - type: integer 
	Parameter din8_WIDTH bound to: 9 - type: integer 
	Parameter din9_WIDTH bound to: 9 - type: integer 
	Parameter din10_WIDTH bound to: 9 - type: integer 
	Parameter din11_WIDTH bound to: 9 - type: integer 
	Parameter din12_WIDTH bound to: 9 - type: integer 
	Parameter din13_WIDTH bound to: 9 - type: integer 
	Parameter din14_WIDTH bound to: 9 - type: integer 
	Parameter din15_WIDTH bound to: 9 - type: integer 
	Parameter din16_WIDTH bound to: 9 - type: integer 
	Parameter din17_WIDTH bound to: 9 - type: integer 
	Parameter din18_WIDTH bound to: 9 - type: integer 
	Parameter din19_WIDTH bound to: 9 - type: integer 
	Parameter din20_WIDTH bound to: 9 - type: integer 
	Parameter din21_WIDTH bound to: 9 - type: integer 
	Parameter din22_WIDTH bound to: 9 - type: integer 
	Parameter din23_WIDTH bound to: 9 - type: integer 
	Parameter din24_WIDTH bound to: 9 - type: integer 
	Parameter din25_WIDTH bound to: 9 - type: integer 
	Parameter din26_WIDTH bound to: 9 - type: integer 
	Parameter din27_WIDTH bound to: 9 - type: integer 
	Parameter din28_WIDTH bound to: 9 - type: integer 
	Parameter din29_WIDTH bound to: 9 - type: integer 
	Parameter din30_WIDTH bound to: 9 - type: integer 
	Parameter din31_WIDTH bound to: 9 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_325_9_1_1' (40#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_shiftReg' (41#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A' (42#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:42]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' (43#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_64u_relu_config9_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_64u_relu_config9_s' (44#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' (45#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' (46#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:39]
	Parameter DataWidth bound to: 58 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:6]
	Parameter DWIDTH bound to: 58 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' (47#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V' (48#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_646_16_1_1' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_646_16_1_1' (49#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' (50#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' (51#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom.dat' is read successfully [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom' (52#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe' (53#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' (54#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d99_A_x' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 99 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d99_A_x' (55#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_x' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_x_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_x_shiftReg' (56#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_x' (57#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_x' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_x_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_x_shiftReg' (58#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_x' (59#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_x' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_x_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_x_shiftReg' (60#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_x' (61#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_x' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_x_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_x_shiftReg' (62#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_x' (63#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (64#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (65#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' (66#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' (67#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_shiftReg' (68#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0' (69#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (70#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0' (71#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_shiftReg' (72#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0' (73#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' (74#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0' (75#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_shiftReg' (76#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0' (77#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_shiftReg' (78#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0' (79#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_shiftReg' (80#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg' (81#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_shiftReg' (82#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi' (83#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_shiftReg' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_shiftReg' (84#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j' (85#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (86#1) [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:41 ; elapsed = 00:02:07 . Memory (MB): peak = 1585.742 ; gain = 553.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:02:15 . Memory (MB): peak = 1585.742 ; gain = 553.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:02:15 . Memory (MB): peak = 1585.742 ; gain = 553.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:03:10 . Memory (MB): peak = 1656.488 ; gain = 624.430
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U146'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U151'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U156'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U161'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U166'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U171'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U176'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U181'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U186'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U191'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U196'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U201'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U206'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U211'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U216'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U221'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U226'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U231'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U236'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U241'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U246'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U251'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U256'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U261'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U266'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U271'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U276'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U281'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U286'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U291'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U296'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U147'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U152'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U157'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U162'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U167'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U172'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U177'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U182'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U187'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U192'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U197'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U202'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U207'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U212'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U217'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U222'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U227'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U232'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U237'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U242'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U247'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U252'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U257'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U262'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U267'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U272'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U277'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U282'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U287'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U292'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U297'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U148'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U153'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U158'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U163'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U168'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U173'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U178'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U183'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U188'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U193'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U198'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U203'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U208'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U213'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U218'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U223'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U228'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U233'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U238'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U243'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U248'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U253'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U258'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U263'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U268'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U273'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U278'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U283'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U288'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U293'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U298'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U149'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U154'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U159'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U164'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U169'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U174'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U179'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 294   
	   3 Input   16 Bit       Adders := 513   
	   2 Input   13 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 155   
	   2 Input    6 Bit       Adders := 146   
	   2 Input    5 Bit       Adders := 99    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 417   
	   2 Input    2 Bit       Adders := 76    
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	            18426 Bit    Registers := 1     
	             2554 Bit    Registers := 1     
	               58 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1320  
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 5408  
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 120   
	                6 Bit    Registers := 148   
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 424   
	                2 Bit    Registers := 84    
	                1 Bit    Registers := 2020  
+---RAMs : 
	               1K Bit	(99 X 16 bit)          RAMs := 35    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  17 Input 18426 Bit        Muxes := 1     
	  17 Input 2554 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1828  
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 31    
	   2 Input    7 Bit        Muxes := 70    
	   2 Input    6 Bit        Muxes := 50    
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 162   
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 109   
	   2 Input    3 Bit        Muxes := 11    
	   4 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 467   
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4271  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_769_reg_77009_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_766_reg_64261_reg is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: register mul_ln1118_769_reg_77009_reg is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_769_reg_77009_reg.
DSP Report: Generating DSP mul_ln1118_768_reg_77004_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_765_reg_64256_reg is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: register mul_ln1118_768_reg_77004_reg is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_768_reg_77004_reg.
DSP Report: Generating DSP mul_ln1118_841_reg_77369_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_838_reg_64621_reg is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: register mul_ln1118_841_reg_77369_reg is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_841_reg_77369_reg.
DSP Report: Generating DSP mul_ln1118_840_reg_77364_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_837_reg_64616_reg is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: register mul_ln1118_840_reg_77364_reg is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_840_reg_77364_reg.
DSP Report: Generating DSP mul_ln1118_843_reg_77379_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_840_reg_64631_reg is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: register mul_ln1118_843_reg_77379_reg is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_843_reg_77379_reg.
DSP Report: Generating DSP mul_ln1118_842_reg_77374_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_839_reg_64626_reg is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: register mul_ln1118_842_reg_77374_reg is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_842_reg_77374_reg.
DSP Report: Generating DSP mul_ln1118_661_reg_76469_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_658_reg_63721_reg is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: register mul_ln1118_661_reg_76469_reg is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_661_reg_76469_reg.
DSP Report: Generating DSP mul_ln1118_660_reg_76464_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_657_reg_63716_reg is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: register mul_ln1118_660_reg_76464_reg is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_660_reg_76464_reg.
DSP Report: Generating DSP mul_ln1118_663_reg_76479_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_660_reg_63731_reg is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: register mul_ln1118_663_reg_76479_reg is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_663_reg_76479_reg.
DSP Report: Generating DSP mul_ln1118_662_reg_76474_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_659_reg_63726_reg is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: register mul_ln1118_662_reg_76474_reg is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_662_reg_76474_reg.
DSP Report: Generating DSP mul_ln1118_751_reg_76919_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_748_reg_64171_reg is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: register mul_ln1118_751_reg_76919_reg is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_751_reg_76919_reg.
DSP Report: Generating DSP mul_ln1118_750_reg_76914_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_747_reg_64166_reg is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: register mul_ln1118_750_reg_76914_reg is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_750_reg_76914_reg.
DSP Report: Generating DSP mul_ln1118_753_reg_76929_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_750_reg_64181_reg is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: register mul_ln1118_753_reg_76929_reg is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_753_reg_76929_reg.
DSP Report: Generating DSP mul_ln1118_752_reg_76924_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_749_reg_64176_reg is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: register mul_ln1118_752_reg_76924_reg is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_752_reg_76924_reg.
DSP Report: Generating DSP mul_ln1118_643_reg_76379_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_640_reg_63631_reg is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: register mul_ln1118_643_reg_76379_reg is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_643_reg_76379_reg.
DSP Report: Generating DSP mul_ln1118_642_reg_76374_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_639_reg_63626_reg is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: register mul_ln1118_642_reg_76374_reg is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_642_reg_76374_reg.
DSP Report: Generating DSP mul_ln1118_645_reg_76389_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_642_reg_63641_reg is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: register mul_ln1118_645_reg_76389_reg is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_645_reg_76389_reg.
DSP Report: Generating DSP mul_ln1118_644_reg_76384_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_641_reg_63636_reg is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: register mul_ln1118_644_reg_76384_reg is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_644_reg_76384_reg.
DSP Report: Generating DSP mul_ln1118_517_reg_75749_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_514_reg_63001_reg is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: register mul_ln1118_517_reg_75749_reg is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_517_reg_75749_reg.
DSP Report: Generating DSP mul_ln1118_516_reg_75744_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_513_reg_62996_reg is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: register mul_ln1118_516_reg_75744_reg is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_516_reg_75744_reg.
DSP Report: Generating DSP mul_ln1118_519_reg_75759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_516_reg_63011_reg is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: register mul_ln1118_519_reg_75759_reg is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_519_reg_75759_reg.
DSP Report: Generating DSP mul_ln1118_518_reg_75754_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_515_reg_63006_reg is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: register mul_ln1118_518_reg_75754_reg is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_518_reg_75754_reg.
DSP Report: Generating DSP mul_ln1118_213_reg_74229_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_210_reg_61481_reg is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: register mul_ln1118_213_reg_74229_reg is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_213_reg_74229_reg.
DSP Report: Generating DSP mul_ln1118_212_reg_74224_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_209_reg_61476_reg is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: register mul_ln1118_212_reg_74224_reg is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_212_reg_74224_reg.
DSP Report: Generating DSP mul_ln1118_913_reg_77729_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_910_reg_64981_reg is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: register mul_ln1118_913_reg_77729_reg is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_913_reg_77729_reg.
DSP Report: Generating DSP mul_ln1118_912_reg_77724_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_909_reg_64976_reg is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: register mul_ln1118_912_reg_77724_reg is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_912_reg_77724_reg.
DSP Report: Generating DSP mul_ln1118_915_reg_77739_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_912_reg_64991_reg is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: register mul_ln1118_915_reg_77739_reg is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_915_reg_77739_reg.
DSP Report: Generating DSP mul_ln1118_914_reg_77734_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_911_reg_64986_reg is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: register mul_ln1118_914_reg_77734_reg is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_914_reg_77734_reg.
DSP Report: Generating DSP mul_ln1118_283_reg_74579_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_280_reg_61831_reg is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: register mul_ln1118_283_reg_74579_reg is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_283_reg_74579_reg.
DSP Report: Generating DSP mul_ln1118_282_reg_74574_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_279_reg_61826_reg is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: register mul_ln1118_282_reg_74574_reg is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_282_reg_74574_reg.
DSP Report: Generating DSP mul_ln1118_285_reg_74589_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_282_reg_61841_reg is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: register mul_ln1118_285_reg_74589_reg is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_285_reg_74589_reg.
DSP Report: Generating DSP mul_ln1118_284_reg_74584_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_281_reg_61836_reg is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: register mul_ln1118_284_reg_74584_reg is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_284_reg_74584_reg.
DSP Report: Generating DSP mul_ln1118_319_reg_74759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_316_reg_62011_reg is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: register mul_ln1118_319_reg_74759_reg is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_319_reg_74759_reg.
DSP Report: Generating DSP mul_ln1118_318_reg_74754_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_315_reg_62006_reg is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: register mul_ln1118_318_reg_74754_reg is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_318_reg_74754_reg.
DSP Report: Generating DSP mul_ln1118_321_reg_74769_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_318_reg_62021_reg is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: register mul_ln1118_321_reg_74769_reg is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_321_reg_74769_reg.
DSP Report: Generating DSP mul_ln1118_320_reg_74764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_317_reg_62016_reg is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: register mul_ln1118_320_reg_74764_reg is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_320_reg_74764_reg.
DSP Report: Generating DSP mul_ln1118_942_reg_77874_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_939_reg_65126_reg is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: register mul_ln1118_942_reg_77874_reg is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_942_reg_77874_reg.
DSP Report: Generating DSP mul_ln1118_941_reg_77869_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_938_reg_65121_reg is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: register mul_ln1118_941_reg_77869_reg is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_941_reg_77869_reg.
DSP Report: Generating DSP mul_ln1118_944_reg_77884_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_941_reg_65136_reg is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: register mul_ln1118_944_reg_77884_reg is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_944_reg_77884_reg.
DSP Report: Generating DSP mul_ln1118_943_reg_77879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_940_reg_65131_reg is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: register mul_ln1118_943_reg_77879_reg is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_943_reg_77879_reg.
DSP Report: Generating DSP mul_ln1118_947_reg_77899_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_944_reg_65151_reg is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: register mul_ln1118_947_reg_77899_reg is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_947_reg_77899_reg.
DSP Report: Generating DSP mul_ln1118_945_reg_77889_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_942_reg_65141_reg is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: register mul_ln1118_945_reg_77889_reg is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_945_reg_77889_reg.
DSP Report: Generating DSP mul_ln1118_946_reg_77894_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_943_reg_65146_reg is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: register mul_ln1118_946_reg_77894_reg is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_946_reg_77894_reg.
DSP Report: Generating DSP mul_ln1118_276_reg_74544_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_273_reg_61796_reg is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: register mul_ln1118_276_reg_74544_reg is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_276_reg_74544_reg.
DSP Report: Generating DSP mul_ln1118_275_reg_74539_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_272_reg_61791_reg is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: register mul_ln1118_275_reg_74539_reg is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_275_reg_74539_reg.
DSP Report: Generating DSP mul_ln1118_278_reg_74554_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_275_reg_61806_reg is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: register mul_ln1118_278_reg_74554_reg is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_278_reg_74554_reg.
DSP Report: Generating DSP mul_ln1118_277_reg_74549_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_274_reg_61801_reg is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: register mul_ln1118_277_reg_74549_reg is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_277_reg_74549_reg.
DSP Report: Generating DSP mul_ln1118_281_reg_74569_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_278_reg_61821_reg is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: register mul_ln1118_281_reg_74569_reg is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_281_reg_74569_reg.
DSP Report: Generating DSP mul_ln1118_279_reg_74559_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_276_reg_61811_reg is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: register mul_ln1118_279_reg_74559_reg is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_279_reg_74559_reg.
DSP Report: Generating DSP mul_ln1118_280_reg_74564_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_277_reg_61816_reg is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: register mul_ln1118_280_reg_74564_reg is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_280_reg_74564_reg.
DSP Report: Generating DSP mul_ln1118_263_reg_74479_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_260_reg_61731_reg is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: register mul_ln1118_263_reg_74479_reg is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_263_reg_74479_reg.
DSP Report: Generating DSP mul_ln1118_261_reg_74469_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_258_reg_61721_reg is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: register mul_ln1118_261_reg_74469_reg is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_261_reg_74469_reg.
DSP Report: Generating DSP mul_ln1118_262_reg_74474_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_259_reg_61726_reg is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: register mul_ln1118_262_reg_74474_reg is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_262_reg_74474_reg.
DSP Report: Generating DSP mul_ln1118_497_reg_75649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_494_reg_62901_reg is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: register mul_ln1118_497_reg_75649_reg is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_497_reg_75649_reg.
DSP Report: Generating DSP mul_ln1118_495_reg_75639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_492_reg_62891_reg is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: register mul_ln1118_495_reg_75639_reg is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_495_reg_75639_reg.
DSP Report: Generating DSP mul_ln1118_496_reg_75644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_493_reg_62896_reg is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: register mul_ln1118_496_reg_75644_reg is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_496_reg_75644_reg.
DSP Report: Generating DSP mul_ln1118_978_reg_78054_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_975_reg_65306_reg is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: register mul_ln1118_978_reg_78054_reg is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_978_reg_78054_reg.
DSP Report: Generating DSP mul_ln1118_977_reg_78049_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_974_reg_65301_reg is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: register mul_ln1118_977_reg_78049_reg is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_977_reg_78049_reg.
DSP Report: Generating DSP mul_ln1118_980_reg_78064_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_977_reg_65316_reg is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: register mul_ln1118_980_reg_78064_reg is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_980_reg_78064_reg.
DSP Report: Generating DSP mul_ln1118_979_reg_78059_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_976_reg_65311_reg is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: register mul_ln1118_979_reg_78059_reg is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_979_reg_78059_reg.
DSP Report: Generating DSP mul_ln1118_983_reg_78079_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_980_reg_65331_reg is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: register mul_ln1118_983_reg_78079_reg is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_983_reg_78079_reg.
DSP Report: Generating DSP mul_ln1118_981_reg_78069_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_978_reg_65321_reg is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: register mul_ln1118_981_reg_78069_reg is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_981_reg_78069_reg.
DSP Report: Generating DSP mul_ln1118_982_reg_78074_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_979_reg_65326_reg is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: register mul_ln1118_982_reg_78074_reg is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_982_reg_78074_reg.
DSP Report: Generating DSP mul_ln1118_191_reg_74119_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_188_reg_61371_reg is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: register mul_ln1118_191_reg_74119_reg is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_191_reg_74119_reg.
DSP Report: Generating DSP mul_ln1118_189_reg_74109_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_186_reg_61361_reg is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: register mul_ln1118_189_reg_74109_reg is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_189_reg_74109_reg.
DSP Report: Generating DSP mul_ln1118_190_reg_74114_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_187_reg_61366_reg is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: register mul_ln1118_190_reg_74114_reg is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_190_reg_74114_reg.
DSP Report: Generating DSP mul_ln1118_551_reg_75919_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_548_reg_63171_reg is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: register mul_ln1118_551_reg_75919_reg is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_551_reg_75919_reg.
DSP Report: Generating DSP mul_ln1118_549_reg_75909_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_546_reg_63161_reg is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: register mul_ln1118_549_reg_75909_reg is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_549_reg_75909_reg.
DSP Report: Generating DSP mul_ln1118_550_reg_75914_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_547_reg_63166_reg is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: register mul_ln1118_550_reg_75914_reg is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_550_reg_75914_reg.
DSP Report: Generating DSP mul_ln1118_582_reg_76074_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_579_reg_63326_reg is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: register mul_ln1118_582_reg_76074_reg is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_582_reg_76074_reg.
DSP Report: Generating DSP mul_ln1118_581_reg_76069_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_578_reg_63321_reg is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: register mul_ln1118_581_reg_76069_reg is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_581_reg_76069_reg.
DSP Report: Generating DSP mul_ln1118_584_reg_76084_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_581_reg_63336_reg is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: register mul_ln1118_584_reg_76084_reg is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_584_reg_76084_reg.
DSP Report: Generating DSP mul_ln1118_583_reg_76079_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_580_reg_63331_reg is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: register mul_ln1118_583_reg_76079_reg is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_583_reg_76079_reg.
DSP Report: Generating DSP mul_ln1118_587_reg_76099_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_584_reg_63351_reg is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: register mul_ln1118_587_reg_76099_reg is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_587_reg_76099_reg.
DSP Report: Generating DSP mul_ln1118_585_reg_76089_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_582_reg_63341_reg is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: register mul_ln1118_585_reg_76089_reg is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_585_reg_76089_reg.
DSP Report: Generating DSP mul_ln1118_586_reg_76094_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_583_reg_63346_reg is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: register mul_ln1118_586_reg_76094_reg is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_586_reg_76094_reg.
DSP Report: Generating DSP mul_ln1118_834_reg_77334_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_831_reg_64586_reg is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: register mul_ln1118_834_reg_77334_reg is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_834_reg_77334_reg.
DSP Report: Generating DSP mul_ln1118_833_reg_77329_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_830_reg_64581_reg is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: register mul_ln1118_833_reg_77329_reg is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_833_reg_77329_reg.
DSP Report: Generating DSP mul_ln1118_836_reg_77344_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_833_reg_64596_reg is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: register mul_ln1118_836_reg_77344_reg is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_836_reg_77344_reg.
DSP Report: Generating DSP mul_ln1118_835_reg_77339_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_832_reg_64591_reg is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: register mul_ln1118_835_reg_77339_reg is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_835_reg_77339_reg.
DSP Report: Generating DSP mul_ln1118_839_reg_77359_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_836_reg_64611_reg is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: register mul_ln1118_839_reg_77359_reg is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_839_reg_77359_reg.
DSP Report: Generating DSP mul_ln1118_837_reg_77349_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_834_reg_64601_reg is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: register mul_ln1118_837_reg_77349_reg is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_837_reg_77349_reg.
DSP Report: Generating DSP mul_ln1118_838_reg_77354_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_835_reg_64606_reg is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: register mul_ln1118_838_reg_77354_reg is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_838_reg_77354_reg.
DSP Report: Generating DSP mul_ln1118_389_reg_75109_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_386_reg_62361_reg is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: register mul_ln1118_389_reg_75109_reg is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_389_reg_75109_reg.
DSP Report: Generating DSP mul_ln1118_387_reg_75099_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_384_reg_62351_reg is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: register mul_ln1118_387_reg_75099_reg is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_387_reg_75099_reg.
DSP Report: Generating DSP mul_ln1118_388_reg_75104_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_385_reg_62356_reg is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: register mul_ln1118_388_reg_75104_reg is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_388_reg_75104_reg.
DSP Report: Generating DSP mul_ln1118_1310_reg_57226_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1307_reg_54811_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: register phi_ln76_155_reg_54806_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: register mul_ln1118_1310_reg_57226_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1310_reg_57226_reg.
DSP Report: Generating DSP mul_ln1118_1309_reg_57221_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1306_reg_54801_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: register phi_ln76_154_reg_54796_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: register mul_ln1118_1309_reg_57221_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1309_reg_57221_reg.
DSP Report: Generating DSP mul_ln1118_1313_reg_57241_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U459/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: register phi_ln76_158_reg_54836_reg is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: register mul_ln1118_1313_reg_57241_reg is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U459/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U459/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1313_reg_57241_reg.
DSP Report: Generating DSP mul_ln1118_1311_reg_57231_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1308_reg_54821_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: register phi_ln76_156_reg_54816_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: register mul_ln1118_1311_reg_57231_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1311_reg_57231_reg.
DSP Report: Generating DSP mul_ln1118_1312_reg_57236_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1309_reg_54831_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: register phi_ln76_157_reg_54826_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: register mul_ln1118_1312_reg_57236_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1312_reg_57236_reg.
DSP Report: Generating DSP mul_ln1118_1155_reg_56451_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1152_reg_53261_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: register phi_ln76_155_reg_54806_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: register mul_ln1118_1155_reg_56451_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1155_reg_56451_reg.
DSP Report: Generating DSP mul_ln1118_reg_56446_reg, operation Mode is: (A''*B'')'.
DSP Report: register phi_ln_reg_53246_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: register trunc_ln76_reg_53251_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: register mul_ln1118_reg_56446_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_56446_reg.
DSP Report: Generating DSP mul_ln1118_1158_reg_56466_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1155_reg_53291_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: register phi_ln76_158_reg_54836_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: register mul_ln1118_1158_reg_56466_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1158_reg_56466_reg.
DSP Report: Generating DSP mul_ln1118_1156_reg_56456_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1153_reg_53271_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: register phi_ln76_156_reg_54816_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: register mul_ln1118_1156_reg_56456_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1156_reg_56456_reg.
DSP Report: Generating DSP mul_ln1118_1157_reg_56461_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1154_reg_53281_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: register phi_ln76_157_reg_54826_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: register mul_ln1118_1157_reg_56461_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1157_reg_56461_reg.
DSP Report: Generating DSP mul_ln1118_1305_reg_57201_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1302_reg_54761_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: register phi_ln76_155_reg_54806_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: register mul_ln1118_1305_reg_57201_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1305_reg_57201_reg.
DSP Report: Generating DSP mul_ln1118_1304_reg_57196_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1301_reg_54751_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: register phi_ln76_154_reg_54796_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: register mul_ln1118_1304_reg_57196_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1304_reg_57196_reg.
DSP Report: Generating DSP mul_ln1118_1308_reg_57216_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1305_reg_54791_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: register phi_ln76_158_reg_54836_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: register mul_ln1118_1308_reg_57216_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1308_reg_57216_reg.
DSP Report: Generating DSP mul_ln1118_1306_reg_57206_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1303_reg_54771_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: register phi_ln76_156_reg_54816_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: register mul_ln1118_1306_reg_57206_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1306_reg_57206_reg.
DSP Report: Generating DSP mul_ln1118_1307_reg_57211_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1304_reg_54781_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: register phi_ln76_157_reg_54826_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: register mul_ln1118_1307_reg_57211_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1307_reg_57211_reg.
DSP Report: Generating DSP mul_ln1118_1300_reg_57176_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1297_reg_54711_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: register phi_ln76_155_reg_54806_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: register mul_ln1118_1300_reg_57176_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1300_reg_57176_reg.
DSP Report: Generating DSP mul_ln1118_1299_reg_57171_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1296_reg_54701_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: register phi_ln76_154_reg_54796_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: register mul_ln1118_1299_reg_57171_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1299_reg_57171_reg.
DSP Report: Generating DSP mul_ln1118_1303_reg_57191_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1300_reg_54741_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: register phi_ln76_158_reg_54836_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: register mul_ln1118_1303_reg_57191_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1303_reg_57191_reg.
DSP Report: Generating DSP mul_ln1118_1301_reg_57181_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1298_reg_54721_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: register phi_ln76_156_reg_54816_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: register mul_ln1118_1301_reg_57181_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1301_reg_57181_reg.
DSP Report: Generating DSP mul_ln1118_1302_reg_57186_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1299_reg_54731_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: register phi_ln76_157_reg_54826_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: register mul_ln1118_1302_reg_57186_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1302_reg_57186_reg.
INFO: [Synth 8-3886] merging instance 'i_iw_reg_32520_reg[0]' (FDE) to 'trunc_ln32_reg_32515_reg[0]'
DSP Report: Generating DSP mul_ln1118_1185_reg_56601_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1182_reg_53561_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: register mul_ln1118_1185_reg_56601_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1185_reg_56601_reg.
DSP Report: Generating DSP mul_ln1118_1184_reg_56596_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1181_reg_53551_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: register mul_ln1118_1184_reg_56596_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1184_reg_56596_reg.
DSP Report: Generating DSP mul_ln1118_1188_reg_56616_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1185_reg_53591_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: register mul_ln1118_1188_reg_56616_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1188_reg_56616_reg.
DSP Report: Generating DSP mul_ln1118_1186_reg_56606_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1183_reg_53571_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: register mul_ln1118_1186_reg_56606_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1186_reg_56606_reg.
DSP Report: Generating DSP mul_ln1118_1187_reg_56611_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1184_reg_53581_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: register mul_ln1118_1187_reg_56611_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1187_reg_56611_reg.
DSP Report: Generating DSP mul_ln1118_1190_reg_56626_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1187_reg_53611_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: register mul_ln1118_1190_reg_56626_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1190_reg_56626_reg.
DSP Report: Generating DSP mul_ln1118_1189_reg_56621_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1186_reg_53601_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: register mul_ln1118_1189_reg_56621_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1189_reg_56621_reg.
DSP Report: Generating DSP mul_ln1118_1193_reg_56641_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1190_reg_53641_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: register mul_ln1118_1193_reg_56641_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1193_reg_56641_reg.
DSP Report: Generating DSP mul_ln1118_1191_reg_56631_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1188_reg_53621_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: register mul_ln1118_1191_reg_56631_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1191_reg_56631_reg.
DSP Report: Generating DSP mul_ln1118_1192_reg_56636_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1189_reg_53631_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: register mul_ln1118_1192_reg_56636_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1192_reg_56636_reg.
DSP Report: Generating DSP mul_ln1118_1195_reg_56651_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1192_reg_53661_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: register mul_ln1118_1195_reg_56651_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1195_reg_56651_reg.
DSP Report: Generating DSP mul_ln1118_1194_reg_56646_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1191_reg_53651_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: register mul_ln1118_1194_reg_56646_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1194_reg_56646_reg.
DSP Report: Generating DSP mul_ln1118_1198_reg_56666_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1195_reg_53691_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: register mul_ln1118_1198_reg_56666_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1198_reg_56666_reg.
DSP Report: Generating DSP mul_ln1118_1196_reg_56656_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1193_reg_53671_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: register mul_ln1118_1196_reg_56656_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1196_reg_56656_reg.
DSP Report: Generating DSP mul_ln1118_1197_reg_56661_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1194_reg_53681_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: register mul_ln1118_1197_reg_56661_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1197_reg_56661_reg.
DSP Report: Generating DSP mul_ln1118_1200_reg_56676_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1197_reg_53711_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: register mul_ln1118_1200_reg_56676_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1200_reg_56676_reg.
DSP Report: Generating DSP mul_ln1118_1199_reg_56671_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1196_reg_53701_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: register mul_ln1118_1199_reg_56671_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1199_reg_56671_reg.
DSP Report: Generating DSP mul_ln1118_1203_reg_56691_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1200_reg_53741_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: register mul_ln1118_1203_reg_56691_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1203_reg_56691_reg.
DSP Report: Generating DSP mul_ln1118_1201_reg_56681_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1198_reg_53721_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: register mul_ln1118_1201_reg_56681_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1201_reg_56681_reg.
DSP Report: Generating DSP mul_ln1118_1202_reg_56686_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1199_reg_53731_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: register mul_ln1118_1202_reg_56686_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1202_reg_56686_reg.
DSP Report: Generating DSP mul_ln1118_1180_reg_56576_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1177_reg_53511_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: register mul_ln1118_1180_reg_56576_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1180_reg_56576_reg.
DSP Report: Generating DSP mul_ln1118_1179_reg_56571_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1176_reg_53501_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: register mul_ln1118_1179_reg_56571_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1179_reg_56571_reg.
DSP Report: Generating DSP mul_ln1118_1183_reg_56591_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1180_reg_53541_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: register mul_ln1118_1183_reg_56591_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1183_reg_56591_reg.
DSP Report: Generating DSP mul_ln1118_1181_reg_56581_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1178_reg_53521_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: register mul_ln1118_1181_reg_56581_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1181_reg_56581_reg.
DSP Report: Generating DSP mul_ln1118_1182_reg_56586_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1179_reg_53531_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: register mul_ln1118_1182_reg_56586_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1182_reg_56586_reg.
DSP Report: Generating DSP mul_ln1118_1205_reg_56701_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1202_reg_53761_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: register mul_ln1118_1205_reg_56701_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1205_reg_56701_reg.
DSP Report: Generating DSP mul_ln1118_1204_reg_56696_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1201_reg_53751_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: register mul_ln1118_1204_reg_56696_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1204_reg_56696_reg.
DSP Report: Generating DSP mul_ln1118_1208_reg_56716_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1205_reg_53791_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: register mul_ln1118_1208_reg_56716_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1208_reg_56716_reg.
DSP Report: Generating DSP mul_ln1118_1206_reg_56706_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1203_reg_53771_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: register mul_ln1118_1206_reg_56706_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1206_reg_56706_reg.
DSP Report: Generating DSP mul_ln1118_1207_reg_56711_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1204_reg_53781_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: register mul_ln1118_1207_reg_56711_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1207_reg_56711_reg.
DSP Report: Generating DSP mul_ln1118_1210_reg_56726_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1207_reg_53811_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: register mul_ln1118_1210_reg_56726_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1210_reg_56726_reg.
DSP Report: Generating DSP mul_ln1118_1209_reg_56721_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1206_reg_53801_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: register mul_ln1118_1209_reg_56721_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1209_reg_56721_reg.
DSP Report: Generating DSP mul_ln1118_1213_reg_56741_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1210_reg_53841_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: register mul_ln1118_1213_reg_56741_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1213_reg_56741_reg.
DSP Report: Generating DSP mul_ln1118_1211_reg_56731_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1208_reg_53821_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: register mul_ln1118_1211_reg_56731_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1211_reg_56731_reg.
DSP Report: Generating DSP mul_ln1118_1212_reg_56736_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1209_reg_53831_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: register mul_ln1118_1212_reg_56736_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1212_reg_56736_reg.
DSP Report: Generating DSP mul_ln1118_1215_reg_56751_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1212_reg_53861_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: register mul_ln1118_1215_reg_56751_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1215_reg_56751_reg.
DSP Report: Generating DSP mul_ln1118_1214_reg_56746_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1211_reg_53851_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: register mul_ln1118_1214_reg_56746_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1214_reg_56746_reg.
DSP Report: Generating DSP mul_ln1118_1218_reg_56766_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1215_reg_53891_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: register mul_ln1118_1218_reg_56766_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1218_reg_56766_reg.
DSP Report: Generating DSP mul_ln1118_1216_reg_56756_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1213_reg_53871_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: register mul_ln1118_1216_reg_56756_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1216_reg_56756_reg.
DSP Report: Generating DSP mul_ln1118_1217_reg_56761_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1214_reg_53881_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: register mul_ln1118_1217_reg_56761_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1217_reg_56761_reg.
DSP Report: Generating DSP mul_ln1118_1220_reg_56776_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1217_reg_53911_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: register mul_ln1118_1220_reg_56776_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1220_reg_56776_reg.
DSP Report: Generating DSP mul_ln1118_1219_reg_56771_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1216_reg_53901_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: register mul_ln1118_1219_reg_56771_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1219_reg_56771_reg.
DSP Report: Generating DSP mul_ln1118_1223_reg_56791_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1220_reg_53941_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: register mul_ln1118_1223_reg_56791_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1223_reg_56791_reg.
DSP Report: Generating DSP mul_ln1118_1221_reg_56781_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1218_reg_53921_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: register mul_ln1118_1221_reg_56781_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1221_reg_56781_reg.
DSP Report: Generating DSP mul_ln1118_1222_reg_56786_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1219_reg_53931_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: register mul_ln1118_1222_reg_56786_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1222_reg_56786_reg.
DSP Report: Generating DSP mul_ln1118_1225_reg_56801_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1222_reg_53961_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: register mul_ln1118_1225_reg_56801_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1225_reg_56801_reg.
DSP Report: Generating DSP mul_ln1118_1224_reg_56796_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1221_reg_53951_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: register mul_ln1118_1224_reg_56796_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1224_reg_56796_reg.
DSP Report: Generating DSP mul_ln1118_1228_reg_56816_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1225_reg_53991_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: register mul_ln1118_1228_reg_56816_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1228_reg_56816_reg.
DSP Report: Generating DSP mul_ln1118_1226_reg_56806_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1223_reg_53971_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: register mul_ln1118_1226_reg_56806_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1226_reg_56806_reg.
DSP Report: Generating DSP mul_ln1118_1227_reg_56811_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1224_reg_53981_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: register mul_ln1118_1227_reg_56811_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1227_reg_56811_reg.
DSP Report: Generating DSP mul_ln1118_1230_reg_56826_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1227_reg_54011_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: register mul_ln1118_1230_reg_56826_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1230_reg_56826_reg.
DSP Report: Generating DSP mul_ln1118_1229_reg_56821_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1226_reg_54001_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: register mul_ln1118_1229_reg_56821_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1229_reg_56821_reg.
DSP Report: Generating DSP mul_ln1118_1233_reg_56841_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1230_reg_54041_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: register mul_ln1118_1233_reg_56841_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1233_reg_56841_reg.
DSP Report: Generating DSP mul_ln1118_1231_reg_56831_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1228_reg_54021_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: register mul_ln1118_1231_reg_56831_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1231_reg_56831_reg.
DSP Report: Generating DSP mul_ln1118_1232_reg_56836_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1229_reg_54031_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: register mul_ln1118_1232_reg_56836_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1232_reg_56836_reg.
DSP Report: Generating DSP mul_ln1118_1235_reg_56851_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1232_reg_54061_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: register mul_ln1118_1235_reg_56851_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1235_reg_56851_reg.
DSP Report: Generating DSP mul_ln1118_1234_reg_56846_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1231_reg_54051_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: register mul_ln1118_1234_reg_56846_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1234_reg_56846_reg.
DSP Report: Generating DSP mul_ln1118_1238_reg_56866_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1235_reg_54091_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: register mul_ln1118_1238_reg_56866_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1238_reg_56866_reg.
DSP Report: Generating DSP mul_ln1118_1236_reg_56856_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1233_reg_54071_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: register mul_ln1118_1236_reg_56856_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1236_reg_56856_reg.
DSP Report: Generating DSP mul_ln1118_1237_reg_56861_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1234_reg_54081_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: register mul_ln1118_1237_reg_56861_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1237_reg_56861_reg.
DSP Report: Generating DSP mul_ln1118_1240_reg_56876_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1237_reg_54111_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: register mul_ln1118_1240_reg_56876_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1240_reg_56876_reg.
DSP Report: Generating DSP mul_ln1118_1239_reg_56871_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1236_reg_54101_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: register mul_ln1118_1239_reg_56871_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1239_reg_56871_reg.
DSP Report: Generating DSP mul_ln1118_1243_reg_56891_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1240_reg_54141_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: register mul_ln1118_1243_reg_56891_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1243_reg_56891_reg.
DSP Report: Generating DSP mul_ln1118_1241_reg_56881_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1238_reg_54121_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: register mul_ln1118_1241_reg_56881_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1241_reg_56881_reg.
DSP Report: Generating DSP mul_ln1118_1242_reg_56886_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1239_reg_54131_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: register mul_ln1118_1242_reg_56886_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1242_reg_56886_reg.
DSP Report: Generating DSP mul_ln1118_1245_reg_56901_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1242_reg_54161_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: register mul_ln1118_1245_reg_56901_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1245_reg_56901_reg.
DSP Report: Generating DSP mul_ln1118_1244_reg_56896_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1241_reg_54151_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: register mul_ln1118_1244_reg_56896_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1244_reg_56896_reg.
DSP Report: Generating DSP mul_ln1118_1248_reg_56916_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1245_reg_54191_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: register mul_ln1118_1248_reg_56916_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1248_reg_56916_reg.
DSP Report: Generating DSP mul_ln1118_1246_reg_56906_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1243_reg_54171_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: register mul_ln1118_1246_reg_56906_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1246_reg_56906_reg.
DSP Report: Generating DSP mul_ln1118_1247_reg_56911_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1244_reg_54181_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: register mul_ln1118_1247_reg_56911_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1247_reg_56911_reg.
DSP Report: Generating DSP mul_ln1118_1250_reg_56926_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1247_reg_54211_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: register mul_ln1118_1250_reg_56926_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1250_reg_56926_reg.
DSP Report: Generating DSP mul_ln1118_1249_reg_56921_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1246_reg_54201_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: register mul_ln1118_1249_reg_56921_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1249_reg_56921_reg.
DSP Report: Generating DSP mul_ln1118_1253_reg_56941_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1250_reg_54241_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: register mul_ln1118_1253_reg_56941_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1253_reg_56941_reg.
DSP Report: Generating DSP mul_ln1118_1251_reg_56931_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1248_reg_54221_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: register mul_ln1118_1251_reg_56931_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1251_reg_56931_reg.
DSP Report: Generating DSP mul_ln1118_1252_reg_56936_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1249_reg_54231_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: register mul_ln1118_1252_reg_56936_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1252_reg_56936_reg.
DSP Report: Generating DSP mul_ln1118_1255_reg_56951_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1252_reg_54261_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: register mul_ln1118_1255_reg_56951_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1255_reg_56951_reg.
DSP Report: Generating DSP mul_ln1118_1254_reg_56946_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1251_reg_54251_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: register mul_ln1118_1254_reg_56946_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1254_reg_56946_reg.
DSP Report: Generating DSP mul_ln1118_1258_reg_56966_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1255_reg_54291_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: register mul_ln1118_1258_reg_56966_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1258_reg_56966_reg.
DSP Report: Generating DSP mul_ln1118_1256_reg_56956_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1253_reg_54271_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: register mul_ln1118_1256_reg_56956_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1256_reg_56956_reg.
DSP Report: Generating DSP mul_ln1118_1257_reg_56961_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1254_reg_54281_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: register mul_ln1118_1257_reg_56961_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1257_reg_56961_reg.
DSP Report: Generating DSP mul_ln1118_1175_reg_56551_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1172_reg_53461_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: register mul_ln1118_1175_reg_56551_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1175_reg_56551_reg.
DSP Report: Generating DSP mul_ln1118_1174_reg_56546_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1171_reg_53451_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: register mul_ln1118_1174_reg_56546_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1174_reg_56546_reg.
DSP Report: Generating DSP mul_ln1118_1178_reg_56566_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1175_reg_53491_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: register mul_ln1118_1178_reg_56566_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1178_reg_56566_reg.
DSP Report: Generating DSP mul_ln1118_1176_reg_56556_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1173_reg_53471_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: register mul_ln1118_1176_reg_56556_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1176_reg_56556_reg.
DSP Report: Generating DSP mul_ln1118_1177_reg_56561_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1174_reg_53481_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: register mul_ln1118_1177_reg_56561_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1177_reg_56561_reg.
DSP Report: Generating DSP mul_ln1118_1260_reg_56976_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1257_reg_54311_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: register mul_ln1118_1260_reg_56976_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1260_reg_56976_reg.
DSP Report: Generating DSP mul_ln1118_1259_reg_56971_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1256_reg_54301_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: register mul_ln1118_1259_reg_56971_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1259_reg_56971_reg.
DSP Report: Generating DSP mul_ln1118_1263_reg_56991_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1260_reg_54341_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: register mul_ln1118_1263_reg_56991_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1263_reg_56991_reg.
DSP Report: Generating DSP mul_ln1118_1261_reg_56981_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1258_reg_54321_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: register mul_ln1118_1261_reg_56981_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1261_reg_56981_reg.
DSP Report: Generating DSP mul_ln1118_1262_reg_56986_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1259_reg_54331_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: register mul_ln1118_1262_reg_56986_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1262_reg_56986_reg.
DSP Report: Generating DSP mul_ln1118_1265_reg_57001_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1262_reg_54361_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: register mul_ln1118_1265_reg_57001_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1265_reg_57001_reg.
DSP Report: Generating DSP mul_ln1118_1264_reg_56996_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1261_reg_54351_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: register mul_ln1118_1264_reg_56996_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1264_reg_56996_reg.
DSP Report: Generating DSP mul_ln1118_1268_reg_57016_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1265_reg_54391_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: register mul_ln1118_1268_reg_57016_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1268_reg_57016_reg.
DSP Report: Generating DSP mul_ln1118_1266_reg_57006_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1263_reg_54371_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: register mul_ln1118_1266_reg_57006_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1266_reg_57006_reg.
DSP Report: Generating DSP mul_ln1118_1267_reg_57011_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1264_reg_54381_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: register mul_ln1118_1267_reg_57011_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1267_reg_57011_reg.
DSP Report: Generating DSP mul_ln1118_1270_reg_57026_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1267_reg_54411_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: register mul_ln1118_1270_reg_57026_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1270_reg_57026_reg.
DSP Report: Generating DSP mul_ln1118_1269_reg_57021_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1266_reg_54401_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: register mul_ln1118_1269_reg_57021_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1269_reg_57021_reg.
DSP Report: Generating DSP mul_ln1118_1273_reg_57041_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1270_reg_54441_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: register mul_ln1118_1273_reg_57041_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1273_reg_57041_reg.
DSP Report: Generating DSP mul_ln1118_1271_reg_57031_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1268_reg_54421_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: register mul_ln1118_1271_reg_57031_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1271_reg_57031_reg.
DSP Report: Generating DSP mul_ln1118_1272_reg_57036_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1269_reg_54431_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: register mul_ln1118_1272_reg_57036_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1272_reg_57036_reg.
DSP Report: Generating DSP mul_ln1118_1275_reg_57051_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1272_reg_54461_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: register mul_ln1118_1275_reg_57051_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1275_reg_57051_reg.
DSP Report: Generating DSP mul_ln1118_1274_reg_57046_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1271_reg_54451_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: register mul_ln1118_1274_reg_57046_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1274_reg_57046_reg.
DSP Report: Generating DSP mul_ln1118_1278_reg_57066_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1275_reg_54491_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: register mul_ln1118_1278_reg_57066_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1278_reg_57066_reg.
DSP Report: Generating DSP mul_ln1118_1276_reg_57056_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1273_reg_54471_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: register mul_ln1118_1276_reg_57056_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1276_reg_57056_reg.
DSP Report: Generating DSP mul_ln1118_1277_reg_57061_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1274_reg_54481_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: register mul_ln1118_1277_reg_57061_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1277_reg_57061_reg.
DSP Report: Generating DSP mul_ln1118_1280_reg_57076_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1277_reg_54511_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: register mul_ln1118_1280_reg_57076_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1280_reg_57076_reg.
DSP Report: Generating DSP mul_ln1118_1279_reg_57071_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1276_reg_54501_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: register mul_ln1118_1279_reg_57071_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1279_reg_57071_reg.
DSP Report: Generating DSP mul_ln1118_1283_reg_57091_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1280_reg_54541_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: register mul_ln1118_1283_reg_57091_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1283_reg_57091_reg.
DSP Report: Generating DSP mul_ln1118_1281_reg_57081_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1278_reg_54521_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: register mul_ln1118_1281_reg_57081_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1281_reg_57081_reg.
DSP Report: Generating DSP mul_ln1118_1282_reg_57086_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1279_reg_54531_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: register mul_ln1118_1282_reg_57086_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1282_reg_57086_reg.
DSP Report: Generating DSP mul_ln1118_1285_reg_57101_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1282_reg_54561_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: register mul_ln1118_1285_reg_57101_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1285_reg_57101_reg.
DSP Report: Generating DSP mul_ln1118_1284_reg_57096_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1281_reg_54551_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: register mul_ln1118_1284_reg_57096_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1284_reg_57096_reg.
DSP Report: Generating DSP mul_ln1118_1288_reg_57116_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1285_reg_54591_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: register mul_ln1118_1288_reg_57116_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1288_reg_57116_reg.
DSP Report: Generating DSP mul_ln1118_1286_reg_57106_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1283_reg_54571_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: register mul_ln1118_1286_reg_57106_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1286_reg_57106_reg.
DSP Report: Generating DSP mul_ln1118_1287_reg_57111_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1284_reg_54581_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: register mul_ln1118_1287_reg_57111_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1287_reg_57111_reg.
DSP Report: Generating DSP mul_ln1118_1290_reg_57126_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1287_reg_54611_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: register mul_ln1118_1290_reg_57126_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1290_reg_57126_reg.
DSP Report: Generating DSP mul_ln1118_1289_reg_57121_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1286_reg_54601_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: register mul_ln1118_1289_reg_57121_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1289_reg_57121_reg.
DSP Report: Generating DSP mul_ln1118_1293_reg_57141_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1290_reg_54641_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: register mul_ln1118_1293_reg_57141_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1293_reg_57141_reg.
DSP Report: Generating DSP mul_ln1118_1291_reg_57131_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1288_reg_54621_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: register mul_ln1118_1291_reg_57131_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1291_reg_57131_reg.
DSP Report: Generating DSP mul_ln1118_1292_reg_57136_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1289_reg_54631_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: register mul_ln1118_1292_reg_57136_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1292_reg_57136_reg.
DSP Report: Generating DSP mul_ln1118_1295_reg_57151_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1292_reg_54661_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: register mul_ln1118_1295_reg_57151_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1295_reg_57151_reg.
DSP Report: Generating DSP mul_ln1118_1294_reg_57146_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1291_reg_54651_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: register mul_ln1118_1294_reg_57146_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1294_reg_57146_reg.
DSP Report: Generating DSP mul_ln1118_1298_reg_57166_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1295_reg_54691_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: register mul_ln1118_1298_reg_57166_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1298_reg_57166_reg.
DSP Report: Generating DSP mul_ln1118_1296_reg_57156_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1293_reg_54671_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: register mul_ln1118_1296_reg_57156_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1296_reg_57156_reg.
DSP Report: Generating DSP mul_ln1118_1297_reg_57161_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1294_reg_54681_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: register mul_ln1118_1297_reg_57161_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1297_reg_57161_reg.
DSP Report: Generating DSP mul_ln1118_1170_reg_56526_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: register mul_ln1118_1170_reg_56526_reg is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1170_reg_56526_reg.
DSP Report: Generating DSP mul_ln1118_1169_reg_56521_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: register mul_ln1118_1169_reg_56521_reg is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1169_reg_56521_reg.
DSP Report: Generating DSP mul_ln1118_1173_reg_56541_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: register mul_ln1118_1173_reg_56541_reg is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1173_reg_56541_reg.
DSP Report: Generating DSP mul_ln1118_1171_reg_56531_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: register mul_ln1118_1171_reg_56531_reg is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1171_reg_56531_reg.
DSP Report: Generating DSP mul_ln1118_1172_reg_56536_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: register mul_ln1118_1172_reg_56536_reg is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1172_reg_56536_reg.
DSP Report: Generating DSP mul_ln1118_1165_reg_56501_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: register mul_ln1118_1165_reg_56501_reg is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1165_reg_56501_reg.
DSP Report: Generating DSP mul_ln1118_1164_reg_56496_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: register mul_ln1118_1164_reg_56496_reg is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1164_reg_56496_reg.
DSP Report: Generating DSP mul_ln1118_1168_reg_56516_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: register mul_ln1118_1168_reg_56516_reg is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1168_reg_56516_reg.
DSP Report: Generating DSP mul_ln1118_1166_reg_56506_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: register mul_ln1118_1166_reg_56506_reg is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1166_reg_56506_reg.
DSP Report: Generating DSP mul_ln1118_1167_reg_56511_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: register mul_ln1118_1167_reg_56511_reg is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1167_reg_56511_reg.
DSP Report: Generating DSP mul_ln1118_1160_reg_56476_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: register phi_ln76_5_reg_53306_reg is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: register mul_ln1118_1160_reg_56476_reg is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1160_reg_56476_reg.
DSP Report: Generating DSP mul_ln1118_1159_reg_56471_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: register phi_ln76_4_reg_53296_reg is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: register mul_ln1118_1159_reg_56471_reg is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1159_reg_56471_reg.
DSP Report: Generating DSP mul_ln1118_1163_reg_56491_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: register phi_ln76_8_reg_53336_reg is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: register mul_ln1118_1163_reg_56491_reg is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1163_reg_56491_reg.
DSP Report: Generating DSP mul_ln1118_1161_reg_56481_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: register phi_ln76_6_reg_53316_reg is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: register mul_ln1118_1161_reg_56481_reg is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1161_reg_56481_reg.
DSP Report: Generating DSP mul_ln1118_1162_reg_56486_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
DSP Report: register phi_ln76_7_reg_53326_reg is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
DSP Report: register mul_ln1118_1162_reg_56486_reg is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1162_reg_56486_reg.
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/src/hdl/uplane-reuse16/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_391_reg_75119_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_388_reg_62371_reg is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: register mul_ln1118_391_reg_75119_reg is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_391_reg_75119_reg.
DSP Report: Generating DSP mul_ln1118_390_reg_75114_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_387_reg_62366_reg is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: register mul_ln1118_390_reg_75114_reg is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_390_reg_75114_reg.
DSP Report: Generating DSP mul_ln1118_393_reg_75129_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_390_reg_62381_reg is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: register mul_ln1118_393_reg_75129_reg is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_393_reg_75129_reg.
DSP Report: Generating DSP mul_ln1118_392_reg_75124_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_389_reg_62376_reg is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: register mul_ln1118_392_reg_75124_reg is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_392_reg_75124_reg.
DSP Report: Generating DSP mul_ln1118_395_reg_75139_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_392_reg_62391_reg is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: register mul_ln1118_395_reg_75139_reg is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_395_reg_75139_reg.
DSP Report: Generating DSP mul_ln1118_394_reg_75134_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_391_reg_62386_reg is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: register mul_ln1118_394_reg_75134_reg is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_394_reg_75134_reg.
DSP Report: Generating DSP mul_ln1118_398_reg_75154_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_395_reg_62406_reg is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: register mul_ln1118_398_reg_75154_reg is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_398_reg_75154_reg.
DSP Report: Generating DSP mul_ln1118_396_reg_75144_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_393_reg_62396_reg is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: register mul_ln1118_396_reg_75144_reg is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_396_reg_75144_reg.
DSP Report: Generating DSP mul_ln1118_397_reg_75149_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_394_reg_62401_reg is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: register mul_ln1118_397_reg_75149_reg is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_397_reg_75149_reg.
DSP Report: Generating DSP mul_ln1118_373_reg_75029_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_370_reg_62281_reg is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: register mul_ln1118_373_reg_75029_reg is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_373_reg_75029_reg.
DSP Report: Generating DSP mul_ln1118_372_reg_75024_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_369_reg_62276_reg is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: register mul_ln1118_372_reg_75024_reg is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_372_reg_75024_reg.
DSP Report: Generating DSP mul_ln1118_375_reg_75039_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_372_reg_62291_reg is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: register mul_ln1118_375_reg_75039_reg is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_375_reg_75039_reg.
DSP Report: Generating DSP mul_ln1118_374_reg_75034_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_371_reg_62286_reg is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: register mul_ln1118_374_reg_75034_reg is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_374_reg_75034_reg.
DSP Report: Generating DSP mul_ln1118_377_reg_75049_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_374_reg_62301_reg is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: register mul_ln1118_377_reg_75049_reg is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_377_reg_75049_reg.
DSP Report: Generating DSP mul_ln1118_376_reg_75044_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_373_reg_62296_reg is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: register mul_ln1118_376_reg_75044_reg is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_376_reg_75044_reg.
DSP Report: Generating DSP mul_ln1118_380_reg_75064_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_377_reg_62316_reg is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: register mul_ln1118_380_reg_75064_reg is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_380_reg_75064_reg.
DSP Report: Generating DSP mul_ln1118_378_reg_75054_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_375_reg_62306_reg is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: register mul_ln1118_378_reg_75054_reg is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_378_reg_75054_reg.
DSP Report: Generating DSP mul_ln1118_379_reg_75059_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_376_reg_62311_reg is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: register mul_ln1118_379_reg_75059_reg is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_379_reg_75059_reg.
DSP Report: Generating DSP mul_ln1118_1003_reg_78179_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1000_reg_65431_reg is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: register mul_ln1118_1003_reg_78179_reg is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1003_reg_78179_reg.
DSP Report: Generating DSP mul_ln1118_1002_reg_78174_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_999_reg_65426_reg is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: register mul_ln1118_1002_reg_78174_reg is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1002_reg_78174_reg.
DSP Report: Generating DSP mul_ln1118_1005_reg_78189_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1002_reg_65441_reg is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: register mul_ln1118_1005_reg_78189_reg is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1005_reg_78189_reg.
DSP Report: Generating DSP mul_ln1118_1004_reg_78184_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1001_reg_65436_reg is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: register mul_ln1118_1004_reg_78184_reg is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1004_reg_78184_reg.
DSP Report: Generating DSP mul_ln1118_1007_reg_78199_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1004_reg_65451_reg is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: register mul_ln1118_1007_reg_78199_reg is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1007_reg_78199_reg.
DSP Report: Generating DSP mul_ln1118_1006_reg_78194_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1003_reg_65446_reg is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: register mul_ln1118_1006_reg_78194_reg is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1006_reg_78194_reg.
DSP Report: Generating DSP mul_ln1118_1010_reg_78214_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1007_reg_65466_reg is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: register mul_ln1118_1010_reg_78214_reg is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1010_reg_78214_reg.
DSP Report: Generating DSP mul_ln1118_1008_reg_78204_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1005_reg_65456_reg is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: register mul_ln1118_1008_reg_78204_reg is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1008_reg_78204_reg.
DSP Report: Generating DSP mul_ln1118_1009_reg_78209_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1006_reg_65461_reg is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: register mul_ln1118_1009_reg_78209_reg is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1009_reg_78209_reg.
DSP Report: Generating DSP mul_ln1118_985_reg_78089_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_982_reg_65341_reg is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: register mul_ln1118_985_reg_78089_reg is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_985_reg_78089_reg.
DSP Report: Generating DSP mul_ln1118_984_reg_78084_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_981_reg_65336_reg is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: register mul_ln1118_984_reg_78084_reg is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_984_reg_78084_reg.
DSP Report: Generating DSP mul_ln1118_987_reg_78099_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_984_reg_65351_reg is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: register mul_ln1118_987_reg_78099_reg is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_987_reg_78099_reg.
DSP Report: Generating DSP mul_ln1118_986_reg_78094_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_983_reg_65346_reg is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: register mul_ln1118_986_reg_78094_reg is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_986_reg_78094_reg.
DSP Report: Generating DSP mul_ln1118_989_reg_78109_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_986_reg_65361_reg is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: register mul_ln1118_989_reg_78109_reg is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_989_reg_78109_reg.
DSP Report: Generating DSP mul_ln1118_988_reg_78104_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_985_reg_65356_reg is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: register mul_ln1118_988_reg_78104_reg is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_988_reg_78104_reg.
DSP Report: Generating DSP mul_ln1118_992_reg_78124_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_989_reg_65376_reg is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: register mul_ln1118_992_reg_78124_reg is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_992_reg_78124_reg.
DSP Report: Generating DSP mul_ln1118_990_reg_78114_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_987_reg_65366_reg is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: register mul_ln1118_990_reg_78114_reg is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_990_reg_78114_reg.
DSP Report: Generating DSP mul_ln1118_991_reg_78119_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_988_reg_65371_reg is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: register mul_ln1118_991_reg_78119_reg is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_991_reg_78119_reg.
DSP Report: Generating DSP mul_ln1118_427_reg_75299_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_424_reg_62551_reg is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: register mul_ln1118_427_reg_75299_reg is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_427_reg_75299_reg.
DSP Report: Generating DSP mul_ln1118_426_reg_75294_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_423_reg_62546_reg is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: register mul_ln1118_426_reg_75294_reg is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_426_reg_75294_reg.
DSP Report: Generating DSP mul_ln1118_429_reg_75309_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_426_reg_62561_reg is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: register mul_ln1118_429_reg_75309_reg is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_429_reg_75309_reg.
DSP Report: Generating DSP mul_ln1118_428_reg_75304_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_425_reg_62556_reg is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: register mul_ln1118_428_reg_75304_reg is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_428_reg_75304_reg.
DSP Report: Generating DSP mul_ln1118_431_reg_75319_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_428_reg_62571_reg is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: register mul_ln1118_431_reg_75319_reg is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_431_reg_75319_reg.
DSP Report: Generating DSP mul_ln1118_430_reg_75314_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_427_reg_62566_reg is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: register mul_ln1118_430_reg_75314_reg is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_430_reg_75314_reg.
DSP Report: Generating DSP mul_ln1118_434_reg_75334_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_431_reg_62586_reg is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: register mul_ln1118_434_reg_75334_reg is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_434_reg_75334_reg.
DSP Report: Generating DSP mul_ln1118_432_reg_75324_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_429_reg_62576_reg is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: register mul_ln1118_432_reg_75324_reg is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_432_reg_75324_reg.
DSP Report: Generating DSP mul_ln1118_433_reg_75329_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_430_reg_62581_reg is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: register mul_ln1118_433_reg_75329_reg is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_433_reg_75329_reg.
DSP Report: Generating DSP mul_ln1118_445_reg_75389_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_442_reg_62641_reg is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: register mul_ln1118_445_reg_75389_reg is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_445_reg_75389_reg.
DSP Report: Generating DSP mul_ln1118_444_reg_75384_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_441_reg_62636_reg is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: register mul_ln1118_444_reg_75384_reg is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_444_reg_75384_reg.
DSP Report: Generating DSP mul_ln1118_447_reg_75399_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_444_reg_62651_reg is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: register mul_ln1118_447_reg_75399_reg is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_447_reg_75399_reg.
DSP Report: Generating DSP mul_ln1118_446_reg_75394_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_443_reg_62646_reg is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: register mul_ln1118_446_reg_75394_reg is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_446_reg_75394_reg.
DSP Report: Generating DSP mul_ln1118_449_reg_75409_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_446_reg_62661_reg is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: register mul_ln1118_449_reg_75409_reg is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_449_reg_75409_reg.
DSP Report: Generating DSP mul_ln1118_448_reg_75404_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_445_reg_62656_reg is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: register mul_ln1118_448_reg_75404_reg is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_448_reg_75404_reg.
DSP Report: Generating DSP mul_ln1118_452_reg_75424_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_449_reg_62676_reg is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: register mul_ln1118_452_reg_75424_reg is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_452_reg_75424_reg.
DSP Report: Generating DSP mul_ln1118_450_reg_75414_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_447_reg_62666_reg is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: register mul_ln1118_450_reg_75414_reg is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_450_reg_75414_reg.
DSP Report: Generating DSP mul_ln1118_451_reg_75419_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_448_reg_62671_reg is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: register mul_ln1118_451_reg_75419_reg is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_451_reg_75419_reg.
DSP Report: Generating DSP mul_ln1118_323_reg_74779_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_320_reg_62031_reg is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: register mul_ln1118_323_reg_74779_reg is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_323_reg_74779_reg.
DSP Report: Generating DSP mul_ln1118_322_reg_74774_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_319_reg_62026_reg is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: register mul_ln1118_322_reg_74774_reg is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_322_reg_74774_reg.
DSP Report: Generating DSP mul_ln1118_326_reg_74794_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_323_reg_62046_reg is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: register mul_ln1118_326_reg_74794_reg is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_326_reg_74794_reg.
DSP Report: Generating DSP mul_ln1118_324_reg_74784_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_321_reg_62036_reg is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: register mul_ln1118_324_reg_74784_reg is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_324_reg_74784_reg.
DSP Report: Generating DSP mul_ln1118_325_reg_74789_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_322_reg_62041_reg is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: register mul_ln1118_325_reg_74789_reg is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_325_reg_74789_reg.
DSP Report: Generating DSP mul_ln1118_301_reg_74669_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_298_reg_61921_reg is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: register mul_ln1118_301_reg_74669_reg is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_301_reg_74669_reg.
DSP Report: Generating DSP mul_ln1118_300_reg_74664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_297_reg_61916_reg is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: register mul_ln1118_300_reg_74664_reg is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_300_reg_74664_reg.
DSP Report: Generating DSP mul_ln1118_303_reg_74679_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_300_reg_61931_reg is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: register mul_ln1118_303_reg_74679_reg is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_303_reg_74679_reg.
DSP Report: Generating DSP mul_ln1118_302_reg_74674_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_299_reg_61926_reg is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: register mul_ln1118_302_reg_74674_reg is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_302_reg_74674_reg.
DSP Report: Generating DSP mul_ln1118_305_reg_74689_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_302_reg_61941_reg is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: register mul_ln1118_305_reg_74689_reg is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_305_reg_74689_reg.
DSP Report: Generating DSP mul_ln1118_304_reg_74684_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_301_reg_61936_reg is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: register mul_ln1118_304_reg_74684_reg is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_304_reg_74684_reg.
DSP Report: Generating DSP mul_ln1118_308_reg_74704_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_305_reg_61956_reg is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: register mul_ln1118_308_reg_74704_reg is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_308_reg_74704_reg.
DSP Report: Generating DSP mul_ln1118_306_reg_74694_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_303_reg_61946_reg is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: register mul_ln1118_306_reg_74694_reg is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_306_reg_74694_reg.
DSP Report: Generating DSP mul_ln1118_307_reg_74699_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_304_reg_61951_reg is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: register mul_ln1118_307_reg_74699_reg is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_307_reg_74699_reg.
DSP Report: Generating DSP mul_ln1118_949_reg_77909_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_946_reg_65161_reg is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: register mul_ln1118_949_reg_77909_reg is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_949_reg_77909_reg.
DSP Report: Generating DSP mul_ln1118_948_reg_77904_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_945_reg_65156_reg is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: register mul_ln1118_948_reg_77904_reg is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_948_reg_77904_reg.
DSP Report: Generating DSP mul_ln1118_951_reg_77919_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_948_reg_65171_reg is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: register mul_ln1118_951_reg_77919_reg is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_951_reg_77919_reg.
DSP Report: Generating DSP mul_ln1118_950_reg_77914_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_947_reg_65166_reg is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: register mul_ln1118_950_reg_77914_reg is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_950_reg_77914_reg.
DSP Report: Generating DSP mul_ln1118_953_reg_77929_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_950_reg_65181_reg is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: register mul_ln1118_953_reg_77929_reg is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_953_reg_77929_reg.
DSP Report: Generating DSP mul_ln1118_952_reg_77924_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_949_reg_65176_reg is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: register mul_ln1118_952_reg_77924_reg is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_952_reg_77924_reg.
DSP Report: Generating DSP mul_ln1118_956_reg_77944_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_953_reg_65196_reg is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: register mul_ln1118_956_reg_77944_reg is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_956_reg_77944_reg.
DSP Report: Generating DSP mul_ln1118_954_reg_77934_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_951_reg_65186_reg is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: register mul_ln1118_954_reg_77934_reg is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_954_reg_77934_reg.
DSP Report: Generating DSP mul_ln1118_955_reg_77939_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_952_reg_65191_reg is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: register mul_ln1118_955_reg_77939_reg is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_955_reg_77939_reg.
DSP Report: Generating DSP mul_ln1118_287_reg_74599_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_284_reg_61851_reg is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: register mul_ln1118_287_reg_74599_reg is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_287_reg_74599_reg.
DSP Report: Generating DSP mul_ln1118_286_reg_74594_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_283_reg_61846_reg is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: register mul_ln1118_286_reg_74594_reg is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_286_reg_74594_reg.
DSP Report: Generating DSP mul_ln1118_290_reg_74614_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_287_reg_61866_reg is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: register mul_ln1118_290_reg_74614_reg is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_290_reg_74614_reg.
DSP Report: Generating DSP mul_ln1118_288_reg_74604_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_285_reg_61856_reg is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: register mul_ln1118_288_reg_74604_reg is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_288_reg_74604_reg.
DSP Report: Generating DSP mul_ln1118_289_reg_74609_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_286_reg_61861_reg is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: register mul_ln1118_289_reg_74609_reg is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_289_reg_74609_reg.
DSP Report: Generating DSP mul_ln1118_481_reg_75569_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_478_reg_62821_reg is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: register mul_ln1118_481_reg_75569_reg is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_481_reg_75569_reg.
DSP Report: Generating DSP mul_ln1118_480_reg_75564_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_477_reg_62816_reg is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: register mul_ln1118_480_reg_75564_reg is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_480_reg_75564_reg.
DSP Report: Generating DSP mul_ln1118_483_reg_75579_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_480_reg_62831_reg is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: register mul_ln1118_483_reg_75579_reg is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_483_reg_75579_reg.
DSP Report: Generating DSP mul_ln1118_482_reg_75574_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_479_reg_62826_reg is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: register mul_ln1118_482_reg_75574_reg is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_482_reg_75574_reg.
DSP Report: Generating DSP mul_ln1118_485_reg_75589_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_482_reg_62841_reg is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: register mul_ln1118_485_reg_75589_reg is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_485_reg_75589_reg.
DSP Report: Generating DSP mul_ln1118_484_reg_75584_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_481_reg_62836_reg is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: register mul_ln1118_484_reg_75584_reg is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_484_reg_75584_reg.
DSP Report: Generating DSP mul_ln1118_488_reg_75604_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_485_reg_62856_reg is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: register mul_ln1118_488_reg_75604_reg is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_488_reg_75604_reg.
DSP Report: Generating DSP mul_ln1118_486_reg_75594_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_483_reg_62846_reg is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: register mul_ln1118_486_reg_75594_reg is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_486_reg_75594_reg.
DSP Report: Generating DSP mul_ln1118_487_reg_75599_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_484_reg_62851_reg is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: register mul_ln1118_487_reg_75599_reg is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_487_reg_75599_reg.
DSP Report: Generating DSP mul_ln1118_499_reg_75659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_496_reg_62911_reg is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: register mul_ln1118_499_reg_75659_reg is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_499_reg_75659_reg.
DSP Report: Generating DSP mul_ln1118_498_reg_75654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_495_reg_62906_reg is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: register mul_ln1118_498_reg_75654_reg is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_498_reg_75654_reg.
DSP Report: Generating DSP mul_ln1118_501_reg_75669_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_498_reg_62921_reg is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: register mul_ln1118_501_reg_75669_reg is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_501_reg_75669_reg.
DSP Report: Generating DSP mul_ln1118_500_reg_75664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_497_reg_62916_reg is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: register mul_ln1118_500_reg_75664_reg is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_500_reg_75664_reg.
DSP Report: Generating DSP mul_ln1118_503_reg_75679_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_500_reg_62931_reg is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: register mul_ln1118_503_reg_75679_reg is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_503_reg_75679_reg.
DSP Report: Generating DSP mul_ln1118_502_reg_75674_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_499_reg_62926_reg is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: register mul_ln1118_502_reg_75674_reg is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_502_reg_75674_reg.
DSP Report: Generating DSP mul_ln1118_506_reg_75694_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_503_reg_62946_reg is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: register mul_ln1118_506_reg_75694_reg is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_506_reg_75694_reg.
DSP Report: Generating DSP mul_ln1118_504_reg_75684_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_501_reg_62936_reg is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: register mul_ln1118_504_reg_75684_reg is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_504_reg_75684_reg.
DSP Report: Generating DSP mul_ln1118_505_reg_75689_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_502_reg_62941_reg is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: register mul_ln1118_505_reg_75689_reg is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_505_reg_75689_reg.
DSP Report: Generating DSP mul_ln1118_211_reg_74219_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_208_reg_61471_reg is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: register mul_ln1118_211_reg_74219_reg is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_211_reg_74219_reg.
DSP Report: Generating DSP mul_ln1118_210_reg_74214_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_207_reg_61466_reg is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: register mul_ln1118_210_reg_74214_reg is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_210_reg_74214_reg.
DSP Report: Generating DSP mul_ln1118_215_reg_74239_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_212_reg_61491_reg is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: register mul_ln1118_215_reg_74239_reg is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_215_reg_74239_reg.
DSP Report: Generating DSP mul_ln1118_214_reg_74234_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_211_reg_61486_reg is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: register mul_ln1118_214_reg_74234_reg is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_214_reg_74234_reg.
DSP Report: Generating DSP mul_ln1118_218_reg_74254_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_215_reg_61506_reg is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: register mul_ln1118_218_reg_74254_reg is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_218_reg_74254_reg.
DSP Report: Generating DSP mul_ln1118_216_reg_74244_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_213_reg_61496_reg is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: register mul_ln1118_216_reg_74244_reg is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_216_reg_74244_reg.
DSP Report: Generating DSP mul_ln1118_217_reg_74249_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_214_reg_61501_reg is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: register mul_ln1118_217_reg_74249_reg is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_217_reg_74249_reg.
DSP Report: Generating DSP mul_ln1118_917_reg_77749_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_914_reg_65001_reg is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: register mul_ln1118_917_reg_77749_reg is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_917_reg_77749_reg.
DSP Report: Generating DSP mul_ln1118_916_reg_77744_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_913_reg_64996_reg is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: register mul_ln1118_916_reg_77744_reg is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_916_reg_77744_reg.
DSP Report: Generating DSP mul_ln1118_920_reg_77764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_917_reg_65016_reg is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: register mul_ln1118_920_reg_77764_reg is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_920_reg_77764_reg.
DSP Report: Generating DSP mul_ln1118_918_reg_77754_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_915_reg_65006_reg is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: register mul_ln1118_918_reg_77754_reg is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_918_reg_77754_reg.
DSP Report: Generating DSP mul_ln1118_919_reg_77759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_916_reg_65011_reg is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: register mul_ln1118_919_reg_77759_reg is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_919_reg_77759_reg.
DSP Report: Generating DSP mul_ln1118_895_reg_77639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_892_reg_64891_reg is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: register mul_ln1118_895_reg_77639_reg is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_895_reg_77639_reg.
DSP Report: Generating DSP mul_ln1118_894_reg_77634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_891_reg_64886_reg is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: register mul_ln1118_894_reg_77634_reg is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_894_reg_77634_reg.
DSP Report: Generating DSP mul_ln1118_897_reg_77649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_894_reg_64901_reg is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: register mul_ln1118_897_reg_77649_reg is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_897_reg_77649_reg.
DSP Report: Generating DSP mul_ln1118_896_reg_77644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_893_reg_64896_reg is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: register mul_ln1118_896_reg_77644_reg is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_896_reg_77644_reg.
DSP Report: Generating DSP mul_ln1118_899_reg_77659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_896_reg_64911_reg is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: register mul_ln1118_899_reg_77659_reg is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_899_reg_77659_reg.
DSP Report: Generating DSP mul_ln1118_898_reg_77654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_895_reg_64906_reg is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: register mul_ln1118_898_reg_77654_reg is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_898_reg_77654_reg.
DSP Report: Generating DSP mul_ln1118_902_reg_77674_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_899_reg_64926_reg is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: register mul_ln1118_902_reg_77674_reg is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_902_reg_77674_reg.
DSP Report: Generating DSP mul_ln1118_900_reg_77664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_897_reg_64916_reg is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: register mul_ln1118_900_reg_77664_reg is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_900_reg_77664_reg.
DSP Report: Generating DSP mul_ln1118_901_reg_77669_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_898_reg_64921_reg is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: register mul_ln1118_901_reg_77669_reg is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_901_reg_77669_reg.
DSP Report: Generating DSP mul_ln1118_521_reg_75769_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_518_reg_63021_reg is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: register mul_ln1118_521_reg_75769_reg is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_521_reg_75769_reg.
DSP Report: Generating DSP mul_ln1118_520_reg_75764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_517_reg_63016_reg is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: register mul_ln1118_520_reg_75764_reg is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_520_reg_75764_reg.
DSP Report: Generating DSP mul_ln1118_524_reg_75784_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_521_reg_63036_reg is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: register mul_ln1118_524_reg_75784_reg is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_524_reg_75784_reg.
DSP Report: Generating DSP mul_ln1118_522_reg_75774_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_519_reg_63026_reg is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: register mul_ln1118_522_reg_75774_reg is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_522_reg_75774_reg.
DSP Report: Generating DSP mul_ln1118_523_reg_75779_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_520_reg_63031_reg is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: register mul_ln1118_523_reg_75779_reg is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_523_reg_75779_reg.
DSP Report: Generating DSP mul_ln1118_553_reg_75929_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_550_reg_63181_reg is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: register mul_ln1118_553_reg_75929_reg is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_553_reg_75929_reg.
DSP Report: Generating DSP mul_ln1118_552_reg_75924_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_549_reg_63176_reg is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: register mul_ln1118_552_reg_75924_reg is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_552_reg_75924_reg.
DSP Report: Generating DSP mul_ln1118_555_reg_75939_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_552_reg_63191_reg is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: register mul_ln1118_555_reg_75939_reg is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_555_reg_75939_reg.
DSP Report: Generating DSP mul_ln1118_554_reg_75934_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_551_reg_63186_reg is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: register mul_ln1118_554_reg_75934_reg is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_554_reg_75934_reg.
DSP Report: Generating DSP mul_ln1118_557_reg_75949_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_554_reg_63201_reg is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: register mul_ln1118_557_reg_75949_reg is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_557_reg_75949_reg.
DSP Report: Generating DSP mul_ln1118_556_reg_75944_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_553_reg_63196_reg is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: register mul_ln1118_556_reg_75944_reg is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_556_reg_75944_reg.
DSP Report: Generating DSP mul_ln1118_560_reg_75964_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_557_reg_63216_reg is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: register mul_ln1118_560_reg_75964_reg is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_560_reg_75964_reg.
DSP Report: Generating DSP mul_ln1118_558_reg_75954_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_555_reg_63206_reg is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: register mul_ln1118_558_reg_75954_reg is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_558_reg_75954_reg.
DSP Report: Generating DSP mul_ln1118_559_reg_75959_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_556_reg_63211_reg is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: register mul_ln1118_559_reg_75959_reg is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_559_reg_75959_reg.
DSP Report: Generating DSP mul_ln1118_589_reg_76109_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_586_reg_63361_reg is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: register mul_ln1118_589_reg_76109_reg is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_589_reg_76109_reg.
DSP Report: Generating DSP mul_ln1118_588_reg_76104_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_585_reg_63356_reg is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: register mul_ln1118_588_reg_76104_reg is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_588_reg_76104_reg.
DSP Report: Generating DSP mul_ln1118_591_reg_76119_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_588_reg_63371_reg is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: register mul_ln1118_591_reg_76119_reg is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_591_reg_76119_reg.
DSP Report: Generating DSP mul_ln1118_590_reg_76114_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_587_reg_63366_reg is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: register mul_ln1118_590_reg_76114_reg is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_590_reg_76114_reg.
DSP Report: Generating DSP mul_ln1118_593_reg_76129_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_590_reg_63381_reg is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: register mul_ln1118_593_reg_76129_reg is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_593_reg_76129_reg.
DSP Report: Generating DSP mul_ln1118_592_reg_76124_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_589_reg_63376_reg is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: register mul_ln1118_592_reg_76124_reg is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_592_reg_76124_reg.
DSP Report: Generating DSP mul_ln1118_596_reg_76144_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_593_reg_63396_reg is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: register mul_ln1118_596_reg_76144_reg is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_596_reg_76144_reg.
DSP Report: Generating DSP mul_ln1118_594_reg_76134_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_591_reg_63386_reg is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: register mul_ln1118_594_reg_76134_reg is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_594_reg_76134_reg.
DSP Report: Generating DSP mul_ln1118_595_reg_76139_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_592_reg_63391_reg is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: register mul_ln1118_595_reg_76139_reg is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_595_reg_76139_reg.
DSP Report: Generating DSP mul_ln1118_647_reg_76399_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_644_reg_63651_reg is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: register mul_ln1118_647_reg_76399_reg is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_647_reg_76399_reg.
DSP Report: Generating DSP mul_ln1118_646_reg_76394_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_643_reg_63646_reg is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: register mul_ln1118_646_reg_76394_reg is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_646_reg_76394_reg.
DSP Report: Generating DSP mul_ln1118_650_reg_76414_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_647_reg_63666_reg is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: register mul_ln1118_650_reg_76414_reg is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_650_reg_76414_reg.
DSP Report: Generating DSP mul_ln1118_648_reg_76404_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_645_reg_63656_reg is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: register mul_ln1118_648_reg_76404_reg is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_648_reg_76404_reg.
DSP Report: Generating DSP mul_ln1118_649_reg_76409_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_646_reg_63661_reg is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: register mul_ln1118_649_reg_76409_reg is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_649_reg_76409_reg.
DSP Report: Generating DSP mul_ln1118_859_reg_77459_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_856_reg_64711_reg is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: register mul_ln1118_859_reg_77459_reg is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_859_reg_77459_reg.
DSP Report: Generating DSP mul_ln1118_858_reg_77454_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_855_reg_64706_reg is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: register mul_ln1118_858_reg_77454_reg is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_858_reg_77454_reg.
DSP Report: Generating DSP mul_ln1118_861_reg_77469_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_858_reg_64721_reg is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: register mul_ln1118_861_reg_77469_reg is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_861_reg_77469_reg.
DSP Report: Generating DSP mul_ln1118_860_reg_77464_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_857_reg_64716_reg is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: register mul_ln1118_860_reg_77464_reg is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_860_reg_77464_reg.
DSP Report: Generating DSP mul_ln1118_863_reg_77479_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_860_reg_64731_reg is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: register mul_ln1118_863_reg_77479_reg is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_863_reg_77479_reg.
DSP Report: Generating DSP mul_ln1118_862_reg_77474_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_859_reg_64726_reg is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: register mul_ln1118_862_reg_77474_reg is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_862_reg_77474_reg.
DSP Report: Generating DSP mul_ln1118_755_reg_76939_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_752_reg_64191_reg is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: register mul_ln1118_755_reg_76939_reg is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_755_reg_76939_reg.
DSP Report: Generating DSP mul_ln1118_754_reg_76934_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_751_reg_64186_reg is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: register mul_ln1118_754_reg_76934_reg is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_754_reg_76934_reg.
DSP Report: Generating DSP mul_ln1118_758_reg_76954_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_755_reg_64206_reg is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: register mul_ln1118_758_reg_76954_reg is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_758_reg_76954_reg.
DSP Report: Generating DSP mul_ln1118_756_reg_76944_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_753_reg_64196_reg is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: register mul_ln1118_756_reg_76944_reg is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_756_reg_76944_reg.
DSP Report: Generating DSP mul_ln1118_757_reg_76949_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_754_reg_64201_reg is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: register mul_ln1118_757_reg_76949_reg is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_757_reg_76949_reg.
DSP Report: Generating DSP mul_ln1118_715_reg_76739_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_712_reg_63991_reg is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: register mul_ln1118_715_reg_76739_reg is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_715_reg_76739_reg.
DSP Report: Generating DSP mul_ln1118_714_reg_76734_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_711_reg_63986_reg is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: register mul_ln1118_714_reg_76734_reg is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_714_reg_76734_reg.
DSP Report: Generating DSP mul_ln1118_717_reg_76749_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_714_reg_64001_reg is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: register mul_ln1118_717_reg_76749_reg is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_717_reg_76749_reg.
DSP Report: Generating DSP mul_ln1118_716_reg_76744_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_713_reg_63996_reg is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: register mul_ln1118_716_reg_76744_reg is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_716_reg_76744_reg.
DSP Report: Generating DSP mul_ln1118_719_reg_76759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_716_reg_64011_reg is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: register mul_ln1118_719_reg_76759_reg is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_719_reg_76759_reg.
DSP Report: Generating DSP mul_ln1118_718_reg_76754_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_715_reg_64006_reg is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: register mul_ln1118_718_reg_76754_reg is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_718_reg_76754_reg.
DSP Report: Generating DSP mul_ln1118_722_reg_76774_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_719_reg_64026_reg is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: register mul_ln1118_722_reg_76774_reg is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_722_reg_76774_reg.
DSP Report: Generating DSP mul_ln1118_720_reg_76764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_717_reg_64016_reg is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: register mul_ln1118_720_reg_76764_reg is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_720_reg_76764_reg.
DSP Report: Generating DSP mul_ln1118_721_reg_76769_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_718_reg_64021_reg is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: register mul_ln1118_721_reg_76769_reg is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_721_reg_76769_reg.
DSP Report: Generating DSP mul_ln1118_665_reg_76489_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_662_reg_63741_reg is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: register mul_ln1118_665_reg_76489_reg is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_665_reg_76489_reg.
DSP Report: Generating DSP mul_ln1118_664_reg_76484_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_661_reg_63736_reg is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: register mul_ln1118_664_reg_76484_reg is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_664_reg_76484_reg.
DSP Report: Generating DSP mul_ln1118_668_reg_76504_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_665_reg_63756_reg is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: register mul_ln1118_668_reg_76504_reg is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_668_reg_76504_reg.
DSP Report: Generating DSP mul_ln1118_666_reg_76494_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_663_reg_63746_reg is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: register mul_ln1118_666_reg_76494_reg is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_666_reg_76494_reg.
DSP Report: Generating DSP mul_ln1118_667_reg_76499_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_664_reg_63751_reg is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: register mul_ln1118_667_reg_76499_reg is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_667_reg_76499_reg.
DSP Report: Generating DSP mul_ln1118_845_reg_77389_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_842_reg_64641_reg is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: register mul_ln1118_845_reg_77389_reg is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_845_reg_77389_reg.
DSP Report: Generating DSP mul_ln1118_844_reg_77384_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_841_reg_64636_reg is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: register mul_ln1118_844_reg_77384_reg is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_844_reg_77384_reg.
DSP Report: Generating DSP mul_ln1118_848_reg_77404_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_845_reg_64656_reg is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: register mul_ln1118_848_reg_77404_reg is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_848_reg_77404_reg.
DSP Report: Generating DSP mul_ln1118_846_reg_77394_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_843_reg_64646_reg is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: register mul_ln1118_846_reg_77394_reg is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_846_reg_77394_reg.
DSP Report: Generating DSP mul_ln1118_847_reg_77399_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_844_reg_64651_reg is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: register mul_ln1118_847_reg_77399_reg is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_847_reg_77399_reg.
DSP Report: Generating DSP mul_ln1118_697_reg_76649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_694_reg_63901_reg is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: register mul_ln1118_697_reg_76649_reg is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_697_reg_76649_reg.
DSP Report: Generating DSP mul_ln1118_696_reg_76644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_693_reg_63896_reg is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: register mul_ln1118_696_reg_76644_reg is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_696_reg_76644_reg.
DSP Report: Generating DSP mul_ln1118_699_reg_76659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_696_reg_63911_reg is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: register mul_ln1118_699_reg_76659_reg is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_699_reg_76659_reg.
DSP Report: Generating DSP mul_ln1118_698_reg_76654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_695_reg_63906_reg is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: register mul_ln1118_698_reg_76654_reg is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_698_reg_76654_reg.
DSP Report: Generating DSP mul_ln1118_701_reg_76669_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_698_reg_63921_reg is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: register mul_ln1118_701_reg_76669_reg is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_701_reg_76669_reg.
DSP Report: Generating DSP mul_ln1118_700_reg_76664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_697_reg_63916_reg is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: register mul_ln1118_700_reg_76664_reg is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_700_reg_76664_reg.
DSP Report: Generating DSP mul_ln1118_704_reg_76684_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_701_reg_63936_reg is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: register mul_ln1118_704_reg_76684_reg is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_704_reg_76684_reg.
DSP Report: Generating DSP mul_ln1118_702_reg_76674_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_699_reg_63926_reg is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: register mul_ln1118_702_reg_76674_reg is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_702_reg_76674_reg.
DSP Report: Generating DSP mul_ln1118_703_reg_76679_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_700_reg_63931_reg is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: register mul_ln1118_703_reg_76679_reg is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_703_reg_76679_reg.
DSP Report: Generating DSP mul_ln1118_823_reg_77279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_820_reg_64531_reg is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: register mul_ln1118_823_reg_77279_reg is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_823_reg_77279_reg.
DSP Report: Generating DSP mul_ln1118_822_reg_77274_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_819_reg_64526_reg is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: register mul_ln1118_822_reg_77274_reg is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_822_reg_77274_reg.
DSP Report: Generating DSP mul_ln1118_825_reg_77289_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_822_reg_64541_reg is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: register mul_ln1118_825_reg_77289_reg is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_825_reg_77289_reg.
DSP Report: Generating DSP mul_ln1118_824_reg_77284_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_821_reg_64536_reg is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: register mul_ln1118_824_reg_77284_reg is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_824_reg_77284_reg.
DSP Report: Generating DSP mul_ln1118_827_reg_77299_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_824_reg_64551_reg is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: register mul_ln1118_827_reg_77299_reg is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_827_reg_77299_reg.
DSP Report: Generating DSP mul_ln1118_826_reg_77294_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_823_reg_64546_reg is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: register mul_ln1118_826_reg_77294_reg is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_826_reg_77294_reg.
DSP Report: Generating DSP mul_ln1118_830_reg_77314_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_827_reg_64566_reg is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: register mul_ln1118_830_reg_77314_reg is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_830_reg_77314_reg.
DSP Report: Generating DSP mul_ln1118_828_reg_77304_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_825_reg_64556_reg is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: register mul_ln1118_828_reg_77304_reg is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_828_reg_77304_reg.
DSP Report: Generating DSP mul_ln1118_829_reg_77309_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_826_reg_64561_reg is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: register mul_ln1118_829_reg_77309_reg is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_829_reg_77309_reg.
DSP Report: Generating DSP mul_ln1118_771_reg_77019_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_768_reg_64271_reg is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: register mul_ln1118_771_reg_77019_reg is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_771_reg_77019_reg.
DSP Report: Generating DSP mul_ln1118_770_reg_77014_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_767_reg_64266_reg is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: register mul_ln1118_770_reg_77014_reg is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_770_reg_77014_reg.
DSP Report: Generating DSP mul_ln1118_773_reg_77029_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_770_reg_64281_reg is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: register mul_ln1118_773_reg_77029_reg is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_773_reg_77029_reg.
DSP Report: Generating DSP mul_ln1118_772_reg_77024_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_769_reg_64276_reg is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: register mul_ln1118_772_reg_77024_reg is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_772_reg_77024_reg.
DSP Report: Generating DSP mul_ln1118_776_reg_77044_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_773_reg_64296_reg is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: register mul_ln1118_776_reg_77044_reg is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_776_reg_77044_reg.
DSP Report: Generating DSP mul_ln1118_774_reg_77034_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_771_reg_64286_reg is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: register mul_ln1118_774_reg_77034_reg is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_774_reg_77034_reg.
DSP Report: Generating DSP mul_ln1118_775_reg_77039_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_772_reg_64291_reg is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: register mul_ln1118_775_reg_77039_reg is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_775_reg_77039_reg.
DSP Report: Generating DSP mul_ln1118_742_reg_76874_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_739_reg_64126_reg is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: register mul_ln1118_742_reg_76874_reg is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_742_reg_76874_reg.
DSP Report: Generating DSP mul_ln1118_741_reg_76869_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_738_reg_64121_reg is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: register mul_ln1118_741_reg_76869_reg is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_741_reg_76869_reg.
DSP Report: Generating DSP mul_ln1118_744_reg_76884_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_741_reg_64136_reg is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: register mul_ln1118_744_reg_76884_reg is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_744_reg_76884_reg.
DSP Report: Generating DSP mul_ln1118_743_reg_76879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_740_reg_64131_reg is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: register mul_ln1118_743_reg_76879_reg is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_743_reg_76879_reg.
DSP Report: Generating DSP mul_ln1118_746_reg_76894_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_743_reg_64146_reg is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: register mul_ln1118_746_reg_76894_reg is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_746_reg_76894_reg.
DSP Report: Generating DSP mul_ln1118_745_reg_76889_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_742_reg_64141_reg is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: register mul_ln1118_745_reg_76889_reg is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_745_reg_76889_reg.
DSP Report: Generating DSP mul_ln1118_749_reg_76909_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_746_reg_64161_reg is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: register mul_ln1118_749_reg_76909_reg is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_749_reg_76909_reg.
DSP Report: Generating DSP mul_ln1118_747_reg_76899_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_744_reg_64151_reg is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: register mul_ln1118_747_reg_76899_reg is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_747_reg_76899_reg.
DSP Report: Generating DSP mul_ln1118_748_reg_76904_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_745_reg_64156_reg is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: register mul_ln1118_748_reg_76904_reg is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_748_reg_76904_reg.
DSP Report: Generating DSP mul_ln1118_706_reg_76694_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_703_reg_63946_reg is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: register mul_ln1118_706_reg_76694_reg is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_706_reg_76694_reg.
DSP Report: Generating DSP mul_ln1118_705_reg_76689_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_702_reg_63941_reg is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: register mul_ln1118_705_reg_76689_reg is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_705_reg_76689_reg.
DSP Report: Generating DSP mul_ln1118_708_reg_76704_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_705_reg_63956_reg is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: register mul_ln1118_708_reg_76704_reg is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_708_reg_76704_reg.
DSP Report: Generating DSP mul_ln1118_707_reg_76699_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_704_reg_63951_reg is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: register mul_ln1118_707_reg_76699_reg is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_707_reg_76699_reg.
DSP Report: Generating DSP mul_ln1118_710_reg_76714_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_707_reg_63966_reg is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: register mul_ln1118_710_reg_76714_reg is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_710_reg_76714_reg.
DSP Report: Generating DSP mul_ln1118_709_reg_76709_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_706_reg_63961_reg is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: register mul_ln1118_709_reg_76709_reg is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_709_reg_76709_reg.
DSP Report: Generating DSP mul_ln1118_713_reg_76729_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_710_reg_63981_reg is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: register mul_ln1118_713_reg_76729_reg is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_713_reg_76729_reg.
DSP Report: Generating DSP mul_ln1118_711_reg_76719_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_708_reg_63971_reg is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: register mul_ln1118_711_reg_76719_reg is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_711_reg_76719_reg.
DSP Report: Generating DSP mul_ln1118_712_reg_76724_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_709_reg_63976_reg is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: register mul_ln1118_712_reg_76724_reg is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_712_reg_76724_reg.
DSP Report: Generating DSP mul_ln1118_760_reg_76964_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_757_reg_64216_reg is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: register mul_ln1118_760_reg_76964_reg is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_760_reg_76964_reg.
DSP Report: Generating DSP mul_ln1118_759_reg_76959_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_756_reg_64211_reg is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: register mul_ln1118_759_reg_76959_reg is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_759_reg_76959_reg.
DSP Report: Generating DSP mul_ln1118_762_reg_76974_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_759_reg_64226_reg is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: register mul_ln1118_762_reg_76974_reg is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_762_reg_76974_reg.
DSP Report: Generating DSP mul_ln1118_761_reg_76969_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_758_reg_64221_reg is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: register mul_ln1118_761_reg_76969_reg is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_761_reg_76969_reg.
DSP Report: Generating DSP mul_ln1118_764_reg_76984_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_761_reg_64236_reg is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: register mul_ln1118_764_reg_76984_reg is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_764_reg_76984_reg.
DSP Report: Generating DSP mul_ln1118_763_reg_76979_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_760_reg_64231_reg is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: register mul_ln1118_763_reg_76979_reg is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_763_reg_76979_reg.
DSP Report: Generating DSP mul_ln1118_767_reg_76999_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_764_reg_64251_reg is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: register mul_ln1118_767_reg_76999_reg is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_767_reg_76999_reg.
DSP Report: Generating DSP mul_ln1118_765_reg_76989_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_762_reg_64241_reg is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: register mul_ln1118_765_reg_76989_reg is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_765_reg_76989_reg.
DSP Report: Generating DSP mul_ln1118_766_reg_76994_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_763_reg_64246_reg is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: register mul_ln1118_766_reg_76994_reg is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_766_reg_76994_reg.
DSP Report: Generating DSP mul_ln1118_821_reg_77269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_818_reg_64521_reg is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: register mul_ln1118_821_reg_77269_reg is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_821_reg_77269_reg.
DSP Report: Generating DSP mul_ln1118_819_reg_77259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_816_reg_64511_reg is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: register mul_ln1118_819_reg_77259_reg is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_819_reg_77259_reg.
DSP Report: Generating DSP mul_ln1118_820_reg_77264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_817_reg_64516_reg is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: register mul_ln1118_820_reg_77264_reg is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_820_reg_77264_reg.
DSP Report: Generating DSP mul_ln1118_814_reg_77234_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_811_reg_64486_reg is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: register mul_ln1118_814_reg_77234_reg is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_814_reg_77234_reg.
DSP Report: Generating DSP mul_ln1118_813_reg_77229_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_810_reg_64481_reg is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: register mul_ln1118_813_reg_77229_reg is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_813_reg_77229_reg.
DSP Report: Generating DSP mul_ln1118_816_reg_77244_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_813_reg_64496_reg is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: register mul_ln1118_816_reg_77244_reg is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_816_reg_77244_reg.
DSP Report: Generating DSP mul_ln1118_815_reg_77239_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_812_reg_64491_reg is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: register mul_ln1118_815_reg_77239_reg is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_815_reg_77239_reg.
DSP Report: Generating DSP mul_ln1118_832_reg_77324_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_829_reg_64576_reg is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: register mul_ln1118_832_reg_77324_reg is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_832_reg_77324_reg.
DSP Report: Generating DSP mul_ln1118_831_reg_77319_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_828_reg_64571_reg is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: register mul_ln1118_831_reg_77319_reg is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_831_reg_77319_reg.
DSP Report: Generating DSP mul_ln1118_418_reg_75254_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_415_reg_62506_reg is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: register mul_ln1118_418_reg_75254_reg is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_418_reg_75254_reg.
DSP Report: Generating DSP mul_ln1118_417_reg_75249_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_414_reg_62501_reg is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: register mul_ln1118_417_reg_75249_reg is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_417_reg_75249_reg.
DSP Report: Generating DSP mul_ln1118_420_reg_75264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_417_reg_62516_reg is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: register mul_ln1118_420_reg_75264_reg is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_420_reg_75264_reg.
DSP Report: Generating DSP mul_ln1118_419_reg_75259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_416_reg_62511_reg is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: register mul_ln1118_419_reg_75259_reg is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_419_reg_75259_reg.
DSP Report: Generating DSP mul_ln1118_422_reg_75274_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_419_reg_62526_reg is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: register mul_ln1118_422_reg_75274_reg is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_422_reg_75274_reg.
DSP Report: Generating DSP mul_ln1118_421_reg_75269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_418_reg_62521_reg is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: register mul_ln1118_421_reg_75269_reg is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_421_reg_75269_reg.
DSP Report: Generating DSP mul_ln1118_425_reg_75289_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_422_reg_62541_reg is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: register mul_ln1118_425_reg_75289_reg is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_425_reg_75289_reg.
DSP Report: Generating DSP mul_ln1118_423_reg_75279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_420_reg_62531_reg is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: register mul_ln1118_423_reg_75279_reg is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_423_reg_75279_reg.
DSP Report: Generating DSP mul_ln1118_424_reg_75284_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_421_reg_62536_reg is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: register mul_ln1118_424_reg_75284_reg is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_424_reg_75284_reg.
DSP Report: Generating DSP mul_ln1118_382_reg_75074_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_379_reg_62326_reg is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: register mul_ln1118_382_reg_75074_reg is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_382_reg_75074_reg.
DSP Report: Generating DSP mul_ln1118_381_reg_75069_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_378_reg_62321_reg is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: register mul_ln1118_381_reg_75069_reg is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_381_reg_75069_reg.
DSP Report: Generating DSP mul_ln1118_384_reg_75084_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_381_reg_62336_reg is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: register mul_ln1118_384_reg_75084_reg is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_384_reg_75084_reg.
DSP Report: Generating DSP mul_ln1118_383_reg_75079_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_380_reg_62331_reg is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: register mul_ln1118_383_reg_75079_reg is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_383_reg_75079_reg.
DSP Report: Generating DSP mul_ln1118_386_reg_75094_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_383_reg_62346_reg is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: register mul_ln1118_386_reg_75094_reg is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_386_reg_75094_reg.
DSP Report: Generating DSP mul_ln1118_385_reg_75089_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_382_reg_62341_reg is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: register mul_ln1118_385_reg_75089_reg is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_385_reg_75089_reg.
DSP Report: Generating DSP mul_ln1118_688_reg_76604_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_685_reg_63856_reg is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: register mul_ln1118_688_reg_76604_reg is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_688_reg_76604_reg.
DSP Report: Generating DSP mul_ln1118_687_reg_76599_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_684_reg_63851_reg is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: register mul_ln1118_687_reg_76599_reg is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_687_reg_76599_reg.
DSP Report: Generating DSP mul_ln1118_690_reg_76614_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_687_reg_63866_reg is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: register mul_ln1118_690_reg_76614_reg is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_690_reg_76614_reg.
DSP Report: Generating DSP mul_ln1118_689_reg_76609_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_686_reg_63861_reg is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: register mul_ln1118_689_reg_76609_reg is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_689_reg_76609_reg.
DSP Report: Generating DSP mul_ln1118_692_reg_76624_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_689_reg_63876_reg is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: register mul_ln1118_692_reg_76624_reg is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_692_reg_76624_reg.
DSP Report: Generating DSP mul_ln1118_691_reg_76619_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_688_reg_63871_reg is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: register mul_ln1118_691_reg_76619_reg is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_691_reg_76619_reg.
DSP Report: Generating DSP mul_ln1118_695_reg_76639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_692_reg_63891_reg is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: register mul_ln1118_695_reg_76639_reg is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_695_reg_76639_reg.
DSP Report: Generating DSP mul_ln1118_693_reg_76629_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_690_reg_63881_reg is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: register mul_ln1118_693_reg_76629_reg is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_693_reg_76629_reg.
DSP Report: Generating DSP mul_ln1118_694_reg_76634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_691_reg_63886_reg is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: register mul_ln1118_694_reg_76634_reg is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_694_reg_76634_reg.
DSP Report: Generating DSP mul_ln1118_652_reg_76424_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_649_reg_63676_reg is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: register mul_ln1118_652_reg_76424_reg is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_652_reg_76424_reg.
DSP Report: Generating DSP mul_ln1118_651_reg_76419_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_648_reg_63671_reg is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: register mul_ln1118_651_reg_76419_reg is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_651_reg_76419_reg.
DSP Report: Generating DSP mul_ln1118_654_reg_76434_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_651_reg_63686_reg is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: register mul_ln1118_654_reg_76434_reg is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_654_reg_76434_reg.
DSP Report: Generating DSP mul_ln1118_653_reg_76429_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_650_reg_63681_reg is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: register mul_ln1118_653_reg_76429_reg is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_653_reg_76429_reg.
DSP Report: Generating DSP mul_ln1118_656_reg_76444_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_653_reg_63696_reg is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: register mul_ln1118_656_reg_76444_reg is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_656_reg_76444_reg.
DSP Report: Generating DSP mul_ln1118_655_reg_76439_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_652_reg_63691_reg is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: register mul_ln1118_655_reg_76439_reg is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_655_reg_76439_reg.
DSP Report: Generating DSP mul_ln1118_659_reg_76459_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_656_reg_63711_reg is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: register mul_ln1118_659_reg_76459_reg is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_659_reg_76459_reg.
DSP Report: Generating DSP mul_ln1118_657_reg_76449_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_654_reg_63701_reg is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: register mul_ln1118_657_reg_76449_reg is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_657_reg_76449_reg.
DSP Report: Generating DSP mul_ln1118_658_reg_76454_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_655_reg_63706_reg is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: register mul_ln1118_658_reg_76454_reg is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_658_reg_76454_reg.
DSP Report: Generating DSP mul_ln1118_850_reg_77414_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_847_reg_64666_reg is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: register mul_ln1118_850_reg_77414_reg is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_850_reg_77414_reg.
DSP Report: Generating DSP mul_ln1118_849_reg_77409_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_846_reg_64661_reg is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: register mul_ln1118_849_reg_77409_reg is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_849_reg_77409_reg.
DSP Report: Generating DSP mul_ln1118_852_reg_77424_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_849_reg_64676_reg is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: register mul_ln1118_852_reg_77424_reg is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_852_reg_77424_reg.
DSP Report: Generating DSP mul_ln1118_851_reg_77419_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_848_reg_64671_reg is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: register mul_ln1118_851_reg_77419_reg is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_851_reg_77419_reg.
DSP Report: Generating DSP mul_ln1118_854_reg_77434_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_851_reg_64686_reg is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: register mul_ln1118_854_reg_77434_reg is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_854_reg_77434_reg.
DSP Report: Generating DSP mul_ln1118_853_reg_77429_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_850_reg_64681_reg is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: register mul_ln1118_853_reg_77429_reg is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_853_reg_77429_reg.
DSP Report: Generating DSP mul_ln1118_857_reg_77449_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_854_reg_64701_reg is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: register mul_ln1118_857_reg_77449_reg is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_857_reg_77449_reg.
DSP Report: Generating DSP mul_ln1118_855_reg_77439_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_852_reg_64691_reg is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: register mul_ln1118_855_reg_77439_reg is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_855_reg_77439_reg.
DSP Report: Generating DSP mul_ln1118_856_reg_77444_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_853_reg_64696_reg is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: register mul_ln1118_856_reg_77444_reg is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_856_reg_77444_reg.
DSP Report: Generating DSP mul_ln1118_634_reg_76334_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_631_reg_63586_reg is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: register mul_ln1118_634_reg_76334_reg is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_634_reg_76334_reg.
DSP Report: Generating DSP mul_ln1118_633_reg_76329_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_630_reg_63581_reg is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: register mul_ln1118_633_reg_76329_reg is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_633_reg_76329_reg.
DSP Report: Generating DSP mul_ln1118_636_reg_76344_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_633_reg_63596_reg is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: register mul_ln1118_636_reg_76344_reg is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_636_reg_76344_reg.
DSP Report: Generating DSP mul_ln1118_635_reg_76339_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_632_reg_63591_reg is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: register mul_ln1118_635_reg_76339_reg is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_635_reg_76339_reg.
DSP Report: Generating DSP mul_ln1118_638_reg_76354_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_635_reg_63606_reg is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: register mul_ln1118_638_reg_76354_reg is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_638_reg_76354_reg.
DSP Report: Generating DSP mul_ln1118_637_reg_76349_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_634_reg_63601_reg is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: register mul_ln1118_637_reg_76349_reg is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_637_reg_76349_reg.
DSP Report: Generating DSP mul_ln1118_641_reg_76369_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_638_reg_63621_reg is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: register mul_ln1118_641_reg_76369_reg is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_641_reg_76369_reg.
DSP Report: Generating DSP mul_ln1118_639_reg_76359_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_636_reg_63611_reg is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: register mul_ln1118_639_reg_76359_reg is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_639_reg_76359_reg.
DSP Report: Generating DSP mul_ln1118_640_reg_76364_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_637_reg_63616_reg is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: register mul_ln1118_640_reg_76364_reg is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_640_reg_76364_reg.
DSP Report: Generating DSP mul_ln1118_994_reg_78134_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_991_reg_65386_reg is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: register mul_ln1118_994_reg_78134_reg is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_994_reg_78134_reg.
DSP Report: Generating DSP mul_ln1118_993_reg_78129_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_990_reg_65381_reg is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: register mul_ln1118_993_reg_78129_reg is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_993_reg_78129_reg.
DSP Report: Generating DSP mul_ln1118_996_reg_78144_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_993_reg_65396_reg is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: register mul_ln1118_996_reg_78144_reg is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_996_reg_78144_reg.
DSP Report: Generating DSP mul_ln1118_995_reg_78139_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_992_reg_65391_reg is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: register mul_ln1118_995_reg_78139_reg is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_995_reg_78139_reg.
DSP Report: Generating DSP mul_ln1118_998_reg_78154_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_995_reg_65406_reg is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: register mul_ln1118_998_reg_78154_reg is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_998_reg_78154_reg.
DSP Report: Generating DSP mul_ln1118_997_reg_78149_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_994_reg_65401_reg is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: register mul_ln1118_997_reg_78149_reg is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_997_reg_78149_reg.
DSP Report: Generating DSP mul_ln1118_1001_reg_78169_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_998_reg_65421_reg is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: register mul_ln1118_1001_reg_78169_reg is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1001_reg_78169_reg.
DSP Report: Generating DSP mul_ln1118_999_reg_78159_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_996_reg_65411_reg is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: register mul_ln1118_999_reg_78159_reg is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_999_reg_78159_reg.
DSP Report: Generating DSP mul_ln1118_1000_reg_78164_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_997_reg_65416_reg is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: register mul_ln1118_1000_reg_78164_reg is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1000_reg_78164_reg.
DSP Report: Generating DSP mul_ln1118_364_reg_74984_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_361_reg_62236_reg is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: register mul_ln1118_364_reg_74984_reg is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_364_reg_74984_reg.
DSP Report: Generating DSP mul_ln1118_363_reg_74979_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_360_reg_62231_reg is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: register mul_ln1118_363_reg_74979_reg is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_363_reg_74979_reg.
DSP Report: Generating DSP mul_ln1118_366_reg_74994_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_363_reg_62246_reg is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: register mul_ln1118_366_reg_74994_reg is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_366_reg_74994_reg.
DSP Report: Generating DSP mul_ln1118_365_reg_74989_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_362_reg_62241_reg is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: register mul_ln1118_365_reg_74989_reg is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_365_reg_74989_reg.
DSP Report: Generating DSP mul_ln1118_368_reg_75004_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_365_reg_62256_reg is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: register mul_ln1118_368_reg_75004_reg is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_368_reg_75004_reg.
DSP Report: Generating DSP mul_ln1118_367_reg_74999_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_364_reg_62251_reg is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: register mul_ln1118_367_reg_74999_reg is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_367_reg_74999_reg.
DSP Report: Generating DSP mul_ln1118_371_reg_75019_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_368_reg_62271_reg is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: register mul_ln1118_371_reg_75019_reg is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_371_reg_75019_reg.
DSP Report: Generating DSP mul_ln1118_369_reg_75009_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_366_reg_62261_reg is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: register mul_ln1118_369_reg_75009_reg is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_369_reg_75009_reg.
DSP Report: Generating DSP mul_ln1118_370_reg_75014_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_367_reg_62266_reg is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: register mul_ln1118_370_reg_75014_reg is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_370_reg_75014_reg.
DSP Report: Generating DSP mul_ln1118_580_reg_76064_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_577_reg_63316_reg is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: register mul_ln1118_580_reg_76064_reg is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_580_reg_76064_reg.
DSP Report: Generating DSP mul_ln1118_579_reg_76059_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_576_reg_63311_reg is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: register mul_ln1118_579_reg_76059_reg is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_579_reg_76059_reg.
DSP Report: Generating DSP mul_ln1118_544_reg_75884_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_541_reg_63136_reg is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: register mul_ln1118_544_reg_75884_reg is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_544_reg_75884_reg.
DSP Report: Generating DSP mul_ln1118_543_reg_75879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_540_reg_63131_reg is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: register mul_ln1118_543_reg_75879_reg is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_543_reg_75879_reg.
DSP Report: Generating DSP mul_ln1118_546_reg_75894_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_543_reg_63146_reg is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: register mul_ln1118_546_reg_75894_reg is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_546_reg_75894_reg.
DSP Report: Generating DSP mul_ln1118_545_reg_75889_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_542_reg_63141_reg is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: register mul_ln1118_545_reg_75889_reg is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_545_reg_75889_reg.
DSP Report: Generating DSP mul_ln1118_548_reg_75904_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_545_reg_63156_reg is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: register mul_ln1118_548_reg_75904_reg is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_548_reg_75904_reg.
DSP Report: Generating DSP mul_ln1118_547_reg_75899_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_544_reg_63151_reg is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: register mul_ln1118_547_reg_75899_reg is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_547_reg_75899_reg.
DSP Report: Generating DSP mul_ln1118_508_reg_75704_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_505_reg_62956_reg is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: register mul_ln1118_508_reg_75704_reg is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_508_reg_75704_reg.
DSP Report: Generating DSP mul_ln1118_507_reg_75699_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_504_reg_62951_reg is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: register mul_ln1118_507_reg_75699_reg is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_507_reg_75699_reg.
DSP Report: Generating DSP mul_ln1118_510_reg_75714_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_507_reg_62966_reg is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: register mul_ln1118_510_reg_75714_reg is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_510_reg_75714_reg.
DSP Report: Generating DSP mul_ln1118_509_reg_75709_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_506_reg_62961_reg is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: register mul_ln1118_509_reg_75709_reg is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_509_reg_75709_reg.
DSP Report: Generating DSP mul_ln1118_512_reg_75724_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_509_reg_62976_reg is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: register mul_ln1118_512_reg_75724_reg is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_512_reg_75724_reg.
DSP Report: Generating DSP mul_ln1118_511_reg_75719_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_508_reg_62971_reg is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: register mul_ln1118_511_reg_75719_reg is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_511_reg_75719_reg.
DSP Report: Generating DSP mul_ln1118_515_reg_75739_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_512_reg_62991_reg is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: register mul_ln1118_515_reg_75739_reg is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_515_reg_75739_reg.
DSP Report: Generating DSP mul_ln1118_513_reg_75729_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_510_reg_62981_reg is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: register mul_ln1118_513_reg_75729_reg is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_513_reg_75729_reg.
DSP Report: Generating DSP mul_ln1118_514_reg_75734_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_511_reg_62986_reg is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: register mul_ln1118_514_reg_75734_reg is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_514_reg_75734_reg.
DSP Report: Generating DSP mul_ln1118_886_reg_77594_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_883_reg_64846_reg is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: register mul_ln1118_886_reg_77594_reg is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_886_reg_77594_reg.
DSP Report: Generating DSP mul_ln1118_885_reg_77589_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_882_reg_64841_reg is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: register mul_ln1118_885_reg_77589_reg is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_885_reg_77589_reg.
DSP Report: Generating DSP mul_ln1118_888_reg_77604_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_885_reg_64856_reg is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: register mul_ln1118_888_reg_77604_reg is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_888_reg_77604_reg.
DSP Report: Generating DSP mul_ln1118_887_reg_77599_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_884_reg_64851_reg is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: register mul_ln1118_887_reg_77599_reg is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_887_reg_77599_reg.
DSP Report: Generating DSP mul_ln1118_890_reg_77614_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_887_reg_64866_reg is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: register mul_ln1118_890_reg_77614_reg is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_890_reg_77614_reg.
DSP Report: Generating DSP mul_ln1118_889_reg_77609_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_886_reg_64861_reg is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: register mul_ln1118_889_reg_77609_reg is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_889_reg_77609_reg.
DSP Report: Generating DSP mul_ln1118_893_reg_77629_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_890_reg_64881_reg is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: register mul_ln1118_893_reg_77629_reg is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_893_reg_77629_reg.
DSP Report: Generating DSP mul_ln1118_891_reg_77619_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_888_reg_64871_reg is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: register mul_ln1118_891_reg_77619_reg is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_891_reg_77619_reg.
DSP Report: Generating DSP mul_ln1118_892_reg_77624_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_889_reg_64876_reg is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: register mul_ln1118_892_reg_77624_reg is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_892_reg_77624_reg.
DSP Report: Generating DSP mul_ln1118_184_reg_74084_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_181_reg_61336_reg is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: register mul_ln1118_184_reg_74084_reg is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_184_reg_74084_reg.
DSP Report: Generating DSP mul_ln1118_183_reg_74079_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_180_reg_61331_reg is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: register mul_ln1118_183_reg_74079_reg is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_183_reg_74079_reg.
DSP Report: Generating DSP mul_ln1118_186_reg_74094_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_183_reg_61346_reg is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: register mul_ln1118_186_reg_74094_reg is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_186_reg_74094_reg.
DSP Report: Generating DSP mul_ln1118_185_reg_74089_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_182_reg_61341_reg is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: register mul_ln1118_185_reg_74089_reg is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_185_reg_74089_reg.
DSP Report: Generating DSP mul_ln1118_188_reg_74104_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_185_reg_61356_reg is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: register mul_ln1118_188_reg_74104_reg is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_188_reg_74104_reg.
DSP Report: Generating DSP mul_ln1118_187_reg_74099_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_184_reg_61351_reg is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: register mul_ln1118_187_reg_74099_reg is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_187_reg_74099_reg.
DSP Report: Generating DSP mul_ln1118_202_reg_74174_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_199_reg_61426_reg is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: register mul_ln1118_202_reg_74174_reg is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_202_reg_74174_reg.
DSP Report: Generating DSP mul_ln1118_201_reg_74169_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_198_reg_61421_reg is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: register mul_ln1118_201_reg_74169_reg is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_201_reg_74169_reg.
DSP Report: Generating DSP mul_ln1118_204_reg_74184_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_201_reg_61436_reg is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: register mul_ln1118_204_reg_74184_reg is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_204_reg_74184_reg.
DSP Report: Generating DSP mul_ln1118_203_reg_74179_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_200_reg_61431_reg is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: register mul_ln1118_203_reg_74179_reg is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_203_reg_74179_reg.
DSP Report: Generating DSP mul_ln1118_206_reg_74194_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_203_reg_61446_reg is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: register mul_ln1118_206_reg_74194_reg is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_206_reg_74194_reg.
DSP Report: Generating DSP mul_ln1118_205_reg_74189_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_202_reg_61441_reg is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: register mul_ln1118_205_reg_74189_reg is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_205_reg_74189_reg.
DSP Report: Generating DSP mul_ln1118_209_reg_74209_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_206_reg_61461_reg is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: register mul_ln1118_209_reg_74209_reg is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_209_reg_74209_reg.
DSP Report: Generating DSP mul_ln1118_207_reg_74199_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_204_reg_61451_reg is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: register mul_ln1118_207_reg_74199_reg is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_207_reg_74199_reg.
DSP Report: Generating DSP mul_ln1118_208_reg_74204_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_205_reg_61456_reg is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: register mul_ln1118_208_reg_74204_reg is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_208_reg_74204_reg.
DSP Report: Generating DSP mul_ln1118_904_reg_77684_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_901_reg_64936_reg is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: register mul_ln1118_904_reg_77684_reg is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_904_reg_77684_reg.
DSP Report: Generating DSP mul_ln1118_903_reg_77679_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_900_reg_64931_reg is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: register mul_ln1118_903_reg_77679_reg is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_903_reg_77679_reg.
DSP Report: Generating DSP mul_ln1118_906_reg_77694_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_903_reg_64946_reg is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: register mul_ln1118_906_reg_77694_reg is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_906_reg_77694_reg.
DSP Report: Generating DSP mul_ln1118_905_reg_77689_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_902_reg_64941_reg is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: register mul_ln1118_905_reg_77689_reg is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_905_reg_77689_reg.
DSP Report: Generating DSP mul_ln1118_908_reg_77704_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_905_reg_64956_reg is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: register mul_ln1118_908_reg_77704_reg is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_908_reg_77704_reg.
DSP Report: Generating DSP mul_ln1118_907_reg_77699_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_904_reg_64951_reg is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: register mul_ln1118_907_reg_77699_reg is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_907_reg_77699_reg.
DSP Report: Generating DSP mul_ln1118_911_reg_77719_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_908_reg_64971_reg is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: register mul_ln1118_911_reg_77719_reg is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_911_reg_77719_reg.
DSP Report: Generating DSP mul_ln1118_909_reg_77709_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_906_reg_64961_reg is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: register mul_ln1118_909_reg_77709_reg is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_909_reg_77709_reg.
DSP Report: Generating DSP mul_ln1118_910_reg_77714_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_907_reg_64966_reg is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: register mul_ln1118_910_reg_77714_reg is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_910_reg_77714_reg.
DSP Report: Generating DSP mul_ln1118_940_reg_77864_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_937_reg_65116_reg is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: register mul_ln1118_940_reg_77864_reg is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_940_reg_77864_reg.
DSP Report: Generating DSP mul_ln1118_939_reg_77859_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_936_reg_65111_reg is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: register mul_ln1118_939_reg_77859_reg is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_939_reg_77859_reg.
DSP Report: Generating DSP mul_ln1118_490_reg_75614_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_487_reg_62866_reg is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: register mul_ln1118_490_reg_75614_reg is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_490_reg_75614_reg.
DSP Report: Generating DSP mul_ln1118_489_reg_75609_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_486_reg_62861_reg is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: register mul_ln1118_489_reg_75609_reg is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_489_reg_75609_reg.
DSP Report: Generating DSP mul_ln1118_492_reg_75624_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_489_reg_62876_reg is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: register mul_ln1118_492_reg_75624_reg is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_492_reg_75624_reg.
DSP Report: Generating DSP mul_ln1118_491_reg_75619_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_488_reg_62871_reg is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: register mul_ln1118_491_reg_75619_reg is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_491_reg_75619_reg.
DSP Report: Generating DSP mul_ln1118_494_reg_75634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_491_reg_62886_reg is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: register mul_ln1118_494_reg_75634_reg is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_494_reg_75634_reg.
DSP Report: Generating DSP mul_ln1118_493_reg_75629_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_490_reg_62881_reg is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: register mul_ln1118_493_reg_75629_reg is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_493_reg_75629_reg.
DSP Report: Generating DSP mul_ln1118_472_reg_75524_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_469_reg_62776_reg is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: register mul_ln1118_472_reg_75524_reg is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_472_reg_75524_reg.
DSP Report: Generating DSP mul_ln1118_471_reg_75519_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_468_reg_62771_reg is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: register mul_ln1118_471_reg_75519_reg is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_471_reg_75519_reg.
DSP Report: Generating DSP mul_ln1118_474_reg_75534_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_471_reg_62786_reg is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: register mul_ln1118_474_reg_75534_reg is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_474_reg_75534_reg.
DSP Report: Generating DSP mul_ln1118_473_reg_75529_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_470_reg_62781_reg is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: register mul_ln1118_473_reg_75529_reg is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_473_reg_75529_reg.
DSP Report: Generating DSP mul_ln1118_274_reg_74534_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_271_reg_61786_reg is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: register mul_ln1118_274_reg_74534_reg is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_274_reg_74534_reg.
DSP Report: Generating DSP mul_ln1118_273_reg_74529_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_270_reg_61781_reg is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: register mul_ln1118_273_reg_74529_reg is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_273_reg_74529_reg.
DSP Report: Generating DSP mul_ln1118_436_reg_75344_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_433_reg_62596_reg is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: register mul_ln1118_436_reg_75344_reg is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_436_reg_75344_reg.
DSP Report: Generating DSP mul_ln1118_435_reg_75339_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_432_reg_62591_reg is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: register mul_ln1118_435_reg_75339_reg is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_435_reg_75339_reg.
DSP Report: Generating DSP mul_ln1118_438_reg_75354_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_435_reg_62606_reg is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: register mul_ln1118_438_reg_75354_reg is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_438_reg_75354_reg.
DSP Report: Generating DSP mul_ln1118_437_reg_75349_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_434_reg_62601_reg is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: register mul_ln1118_437_reg_75349_reg is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_437_reg_75349_reg.
DSP Report: Generating DSP mul_ln1118_440_reg_75364_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_437_reg_62616_reg is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: register mul_ln1118_440_reg_75364_reg is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_440_reg_75364_reg.
DSP Report: Generating DSP mul_ln1118_439_reg_75359_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_436_reg_62611_reg is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: register mul_ln1118_439_reg_75359_reg is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_439_reg_75359_reg.
DSP Report: Generating DSP mul_ln1118_443_reg_75379_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_440_reg_62631_reg is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: register mul_ln1118_443_reg_75379_reg is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_443_reg_75379_reg.
DSP Report: Generating DSP mul_ln1118_441_reg_75369_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_438_reg_62621_reg is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: register mul_ln1118_441_reg_75369_reg is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_441_reg_75369_reg.
DSP Report: Generating DSP mul_ln1118_442_reg_75374_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_439_reg_62626_reg is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: register mul_ln1118_442_reg_75374_reg is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_442_reg_75374_reg.
DSP Report: Generating DSP mul_ln1118_976_reg_78044_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_973_reg_65296_reg is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: register mul_ln1118_976_reg_78044_reg is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_976_reg_78044_reg.
DSP Report: Generating DSP mul_ln1118_975_reg_78039_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_972_reg_65291_reg is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: register mul_ln1118_975_reg_78039_reg is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_975_reg_78039_reg.
DSP Report: Generating DSP mul_ln1118_292_reg_74624_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_289_reg_61876_reg is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: register mul_ln1118_292_reg_74624_reg is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_292_reg_74624_reg.
DSP Report: Generating DSP mul_ln1118_291_reg_74619_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_288_reg_61871_reg is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: register mul_ln1118_291_reg_74619_reg is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_291_reg_74619_reg.
DSP Report: Generating DSP mul_ln1118_294_reg_74634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_291_reg_61886_reg is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: register mul_ln1118_294_reg_74634_reg is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_294_reg_74634_reg.
DSP Report: Generating DSP mul_ln1118_293_reg_74629_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_290_reg_61881_reg is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: register mul_ln1118_293_reg_74629_reg is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_293_reg_74629_reg.
DSP Report: Generating DSP mul_ln1118_310_reg_74714_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_307_reg_61966_reg is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: register mul_ln1118_310_reg_74714_reg is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_310_reg_74714_reg.
DSP Report: Generating DSP mul_ln1118_309_reg_74709_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_306_reg_61961_reg is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: register mul_ln1118_309_reg_74709_reg is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_309_reg_74709_reg.
DSP Report: Generating DSP mul_ln1118_312_reg_74724_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_309_reg_61976_reg is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: register mul_ln1118_312_reg_74724_reg is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_312_reg_74724_reg.
DSP Report: Generating DSP mul_ln1118_311_reg_74719_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_308_reg_61971_reg is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: register mul_ln1118_311_reg_74719_reg is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_311_reg_74719_reg.
DSP Report: Generating DSP mul_ln1118_314_reg_74734_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_311_reg_61986_reg is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: register mul_ln1118_314_reg_74734_reg is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_314_reg_74734_reg.
DSP Report: Generating DSP mul_ln1118_313_reg_74729_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_310_reg_61981_reg is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: register mul_ln1118_313_reg_74729_reg is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_313_reg_74729_reg.
DSP Report: Generating DSP mul_ln1118_317_reg_74749_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_314_reg_62001_reg is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: register mul_ln1118_317_reg_74749_reg is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_317_reg_74749_reg.
DSP Report: Generating DSP mul_ln1118_315_reg_74739_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_312_reg_61991_reg is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: register mul_ln1118_315_reg_74739_reg is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_315_reg_74739_reg.
DSP Report: Generating DSP mul_ln1118_316_reg_74744_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_313_reg_61996_reg is absorbed into DSP mul_ln1118_316_reg_74744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_316_reg_74744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_316_reg_74744_reg.
DSP Report: register mul_ln1118_316_reg_74744_reg is absorbed into DSP mul_ln1118_316_reg_74744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_316_reg_74744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_316_reg_74744_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_408_reg_75204_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_408_reg_75204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_408_reg_75204_reg.
DSP Report: register mul_ln1118_408_reg_75204_reg is absorbed into DSP mul_ln1118_408_reg_75204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_408_reg_75204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_408_reg_75204_reg.
DSP Report: Generating DSP mul_ln1118_411_reg_75219_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_411_reg_75219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_411_reg_75219_reg.
DSP Report: register mul_ln1118_411_reg_75219_reg is absorbed into DSP mul_ln1118_411_reg_75219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_411_reg_75219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_411_reg_75219_reg.
DSP Report: Generating DSP mul_ln1118_410_reg_75214_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_410_reg_75214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_410_reg_75214_reg.
DSP Report: register mul_ln1118_410_reg_75214_reg is absorbed into DSP mul_ln1118_410_reg_75214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_410_reg_75214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_410_reg_75214_reg.
DSP Report: Generating DSP mul_ln1118_405_reg_75189_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_405_reg_75189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_405_reg_75189_reg.
DSP Report: register mul_ln1118_405_reg_75189_reg is absorbed into DSP mul_ln1118_405_reg_75189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_405_reg_75189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_405_reg_75189_reg.
DSP Report: Generating DSP mul_ln1118_1127_reg_78799_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1127_reg_78799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1127_reg_78799_reg.
DSP Report: register mul_ln1118_1127_reg_78799_reg is absorbed into DSP mul_ln1118_1127_reg_78799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1127_reg_78799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1127_reg_78799_reg.
DSP Report: Generating DSP mul_ln1118_1125_reg_78789_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1125_reg_78789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1125_reg_78789_reg.
DSP Report: register mul_ln1118_1125_reg_78789_reg is absorbed into DSP mul_ln1118_1125_reg_78789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1125_reg_78789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1125_reg_78789_reg.
DSP Report: Generating DSP mul_ln1118_1126_reg_78794_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1126_reg_78794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1126_reg_78794_reg.
DSP Report: register mul_ln1118_1126_reg_78794_reg is absorbed into DSP mul_ln1118_1126_reg_78794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1126_reg_78794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1126_reg_78794_reg.
DSP Report: Generating DSP mul_ln1118_1138_reg_78854_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1138_reg_78854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1138_reg_78854_reg.
DSP Report: register mul_ln1118_1138_reg_78854_reg is absorbed into DSP mul_ln1118_1138_reg_78854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1138_reg_78854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1138_reg_78854_reg.
DSP Report: Generating DSP mul_ln1118_1137_reg_78849_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1137_reg_78849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1137_reg_78849_reg.
DSP Report: register mul_ln1118_1137_reg_78849_reg is absorbed into DSP mul_ln1118_1137_reg_78849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1137_reg_78849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1137_reg_78849_reg.
DSP Report: Generating DSP mul_ln1118_1140_reg_78864_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1140_reg_78864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1140_reg_78864_reg.
DSP Report: register mul_ln1118_1140_reg_78864_reg is absorbed into DSP mul_ln1118_1140_reg_78864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1140_reg_78864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1140_reg_78864_reg.
DSP Report: Generating DSP mul_ln1118_1139_reg_78859_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1139_reg_78859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1139_reg_78859_reg.
DSP Report: register mul_ln1118_1139_reg_78859_reg is absorbed into DSP mul_ln1118_1139_reg_78859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1139_reg_78859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1139_reg_78859_reg.
DSP Report: Generating DSP mul_ln1118_1142_reg_78874_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1142_reg_78874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1142_reg_78874_reg.
DSP Report: register mul_ln1118_1142_reg_78874_reg is absorbed into DSP mul_ln1118_1142_reg_78874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1142_reg_78874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1142_reg_78874_reg.
DSP Report: Generating DSP mul_ln1118_1141_reg_78869_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1141_reg_78869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1141_reg_78869_reg.
DSP Report: register mul_ln1118_1141_reg_78869_reg is absorbed into DSP mul_ln1118_1141_reg_78869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1141_reg_78869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1141_reg_78869_reg.
DSP Report: Generating DSP mul_ln1118_1145_reg_78889_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1145_reg_78889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1145_reg_78889_reg.
DSP Report: register mul_ln1118_1145_reg_78889_reg is absorbed into DSP mul_ln1118_1145_reg_78889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1145_reg_78889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1145_reg_78889_reg.
DSP Report: Generating DSP mul_ln1118_1143_reg_78879_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1143_reg_78879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1143_reg_78879_reg.
DSP Report: register mul_ln1118_1143_reg_78879_reg is absorbed into DSP mul_ln1118_1143_reg_78879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1143_reg_78879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1143_reg_78879_reg.
DSP Report: Generating DSP mul_ln1118_1144_reg_78884_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1144_reg_78884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1144_reg_78884_reg.
DSP Report: register mul_ln1118_1144_reg_78884_reg is absorbed into DSP mul_ln1118_1144_reg_78884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1144_reg_78884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1144_reg_78884_reg.
DSP Report: Generating DSP mul_ln1118_1147_reg_78899_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1147_reg_78899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1147_reg_78899_reg.
DSP Report: register mul_ln1118_1147_reg_78899_reg is absorbed into DSP mul_ln1118_1147_reg_78899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1147_reg_78899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1147_reg_78899_reg.
DSP Report: Generating DSP mul_ln1118_1146_reg_78894_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1146_reg_78894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1146_reg_78894_reg.
DSP Report: register mul_ln1118_1146_reg_78894_reg is absorbed into DSP mul_ln1118_1146_reg_78894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1146_reg_78894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1146_reg_78894_reg.
DSP Report: Generating DSP mul_ln1118_1102_reg_78674_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1102_reg_78674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1102_reg_78674_reg.
DSP Report: register mul_ln1118_1102_reg_78674_reg is absorbed into DSP mul_ln1118_1102_reg_78674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1102_reg_78674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1102_reg_78674_reg.
DSP Report: Generating DSP mul_ln1118_1101_reg_78669_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1101_reg_78669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1101_reg_78669_reg.
DSP Report: register mul_ln1118_1101_reg_78669_reg is absorbed into DSP mul_ln1118_1101_reg_78669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1101_reg_78669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1101_reg_78669_reg.
DSP Report: Generating DSP mul_ln1118_1104_reg_78684_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1104_reg_78684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1104_reg_78684_reg.
DSP Report: register mul_ln1118_1104_reg_78684_reg is absorbed into DSP mul_ln1118_1104_reg_78684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1104_reg_78684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1104_reg_78684_reg.
DSP Report: Generating DSP mul_ln1118_1103_reg_78679_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1103_reg_78679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1103_reg_78679_reg.
DSP Report: register mul_ln1118_1103_reg_78679_reg is absorbed into DSP mul_ln1118_1103_reg_78679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1103_reg_78679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1103_reg_78679_reg.
DSP Report: Generating DSP mul_ln1118_1106_reg_78694_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1106_reg_78694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1106_reg_78694_reg.
DSP Report: register mul_ln1118_1106_reg_78694_reg is absorbed into DSP mul_ln1118_1106_reg_78694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1106_reg_78694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1106_reg_78694_reg.
DSP Report: Generating DSP mul_ln1118_1105_reg_78689_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1105_reg_78689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1105_reg_78689_reg.
DSP Report: register mul_ln1118_1105_reg_78689_reg is absorbed into DSP mul_ln1118_1105_reg_78689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1105_reg_78689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1105_reg_78689_reg.
DSP Report: Generating DSP mul_ln1118_1109_reg_78709_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1109_reg_78709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1109_reg_78709_reg.
DSP Report: register mul_ln1118_1109_reg_78709_reg is absorbed into DSP mul_ln1118_1109_reg_78709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1109_reg_78709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1109_reg_78709_reg.
DSP Report: Generating DSP mul_ln1118_1107_reg_78699_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1107_reg_78699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1107_reg_78699_reg.
DSP Report: register mul_ln1118_1107_reg_78699_reg is absorbed into DSP mul_ln1118_1107_reg_78699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1107_reg_78699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1107_reg_78699_reg.
DSP Report: Generating DSP mul_ln1118_1108_reg_78704_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1108_reg_78704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1108_reg_78704_reg.
DSP Report: register mul_ln1118_1108_reg_78704_reg is absorbed into DSP mul_ln1118_1108_reg_78704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1108_reg_78704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1108_reg_78704_reg.
DSP Report: Generating DSP mul_ln1118_868_reg_77504_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_868_reg_77504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_868_reg_77504_reg.
DSP Report: register mul_ln1118_868_reg_77504_reg is absorbed into DSP mul_ln1118_868_reg_77504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_868_reg_77504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_868_reg_77504_reg.
DSP Report: Generating DSP mul_ln1118_867_reg_77499_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_867_reg_77499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_867_reg_77499_reg.
DSP Report: register mul_ln1118_867_reg_77499_reg is absorbed into DSP mul_ln1118_867_reg_77499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_867_reg_77499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_867_reg_77499_reg.
DSP Report: Generating DSP mul_ln1118_870_reg_77514_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_870_reg_77514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_870_reg_77514_reg.
DSP Report: register mul_ln1118_870_reg_77514_reg is absorbed into DSP mul_ln1118_870_reg_77514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_870_reg_77514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_870_reg_77514_reg.
DSP Report: Generating DSP mul_ln1118_869_reg_77509_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_869_reg_77509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_869_reg_77509_reg.
DSP Report: register mul_ln1118_869_reg_77509_reg is absorbed into DSP mul_ln1118_869_reg_77509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_869_reg_77509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_869_reg_77509_reg.
DSP Report: Generating DSP mul_ln1118_872_reg_77524_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_872_reg_77524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_872_reg_77524_reg.
DSP Report: register mul_ln1118_872_reg_77524_reg is absorbed into DSP mul_ln1118_872_reg_77524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_872_reg_77524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_872_reg_77524_reg.
DSP Report: Generating DSP mul_ln1118_871_reg_77519_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_871_reg_77519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_871_reg_77519_reg.
DSP Report: register mul_ln1118_871_reg_77519_reg is absorbed into DSP mul_ln1118_871_reg_77519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_871_reg_77519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_871_reg_77519_reg.
DSP Report: Generating DSP mul_ln1118_875_reg_77539_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_875_reg_77539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_875_reg_77539_reg.
DSP Report: register mul_ln1118_875_reg_77539_reg is absorbed into DSP mul_ln1118_875_reg_77539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_875_reg_77539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_875_reg_77539_reg.
DSP Report: Generating DSP mul_ln1118_873_reg_77529_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_873_reg_77529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_873_reg_77529_reg.
DSP Report: register mul_ln1118_873_reg_77529_reg is absorbed into DSP mul_ln1118_873_reg_77529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_873_reg_77529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_873_reg_77529_reg.
DSP Report: Generating DSP mul_ln1118_874_reg_77534_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_874_reg_77534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_874_reg_77534_reg.
DSP Report: register mul_ln1118_874_reg_77534_reg is absorbed into DSP mul_ln1118_874_reg_77534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_874_reg_77534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_874_reg_77534_reg.
DSP Report: Generating DSP mul_ln1118_877_reg_77549_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_877_reg_77549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_877_reg_77549_reg.
DSP Report: register mul_ln1118_877_reg_77549_reg is absorbed into DSP mul_ln1118_877_reg_77549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_877_reg_77549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_877_reg_77549_reg.
DSP Report: Generating DSP mul_ln1118_876_reg_77544_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_876_reg_77544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_876_reg_77544_reg.
DSP Report: register mul_ln1118_876_reg_77544_reg is absorbed into DSP mul_ln1118_876_reg_77544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_876_reg_77544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_876_reg_77544_reg.
DSP Report: Generating DSP mul_ln1118_879_reg_77559_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_879_reg_77559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_879_reg_77559_reg.
DSP Report: register mul_ln1118_879_reg_77559_reg is absorbed into DSP mul_ln1118_879_reg_77559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_879_reg_77559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_879_reg_77559_reg.
DSP Report: Generating DSP mul_ln1118_878_reg_77554_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_878_reg_77554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_878_reg_77554_reg.
DSP Report: register mul_ln1118_878_reg_77554_reg is absorbed into DSP mul_ln1118_878_reg_77554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_878_reg_77554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_878_reg_77554_reg.
DSP Report: Generating DSP mul_ln1118_881_reg_77569_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_881_reg_77569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_881_reg_77569_reg.
DSP Report: register mul_ln1118_881_reg_77569_reg is absorbed into DSP mul_ln1118_881_reg_77569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_881_reg_77569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_881_reg_77569_reg.
DSP Report: Generating DSP mul_ln1118_880_reg_77564_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_880_reg_77564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_880_reg_77564_reg.
DSP Report: register mul_ln1118_880_reg_77564_reg is absorbed into DSP mul_ln1118_880_reg_77564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_880_reg_77564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_880_reg_77564_reg.
DSP Report: Generating DSP mul_ln1118_884_reg_77584_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_884_reg_77584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_884_reg_77584_reg.
DSP Report: register mul_ln1118_884_reg_77584_reg is absorbed into DSP mul_ln1118_884_reg_77584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_884_reg_77584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_884_reg_77584_reg.
DSP Report: Generating DSP mul_ln1118_882_reg_77574_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_882_reg_77574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_882_reg_77574_reg.
DSP Report: register mul_ln1118_882_reg_77574_reg is absorbed into DSP mul_ln1118_882_reg_77574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_882_reg_77574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_882_reg_77574_reg.
DSP Report: Generating DSP mul_ln1118_883_reg_77579_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_883_reg_77579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_883_reg_77579_reg.
DSP Report: register mul_ln1118_883_reg_77579_reg is absorbed into DSP mul_ln1118_883_reg_77579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_883_reg_77579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_883_reg_77579_reg.
DSP Report: Generating DSP mul_ln1118_454_reg_75434_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_454_reg_75434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_454_reg_75434_reg.
DSP Report: register mul_ln1118_454_reg_75434_reg is absorbed into DSP mul_ln1118_454_reg_75434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_454_reg_75434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_454_reg_75434_reg.
DSP Report: Generating DSP mul_ln1118_453_reg_75429_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_453_reg_75429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_453_reg_75429_reg.
DSP Report: register mul_ln1118_453_reg_75429_reg is absorbed into DSP mul_ln1118_453_reg_75429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_453_reg_75429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_453_reg_75429_reg.
DSP Report: Generating DSP mul_ln1118_461_reg_75469_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_461_reg_75469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_461_reg_75469_reg.
DSP Report: register mul_ln1118_461_reg_75469_reg is absorbed into DSP mul_ln1118_461_reg_75469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_461_reg_75469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_461_reg_75469_reg.
DSP Report: Generating DSP mul_ln1118_459_reg_75459_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_459_reg_75459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_459_reg_75459_reg.
DSP Report: register mul_ln1118_459_reg_75459_reg is absorbed into DSP mul_ln1118_459_reg_75459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_459_reg_75459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_459_reg_75459_reg.
DSP Report: Generating DSP mul_ln1118_460_reg_75464_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_460_reg_75464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_460_reg_75464_reg.
DSP Report: register mul_ln1118_460_reg_75464_reg is absorbed into DSP mul_ln1118_460_reg_75464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_460_reg_75464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_460_reg_75464_reg.
DSP Report: Generating DSP mul_ln1118_478_reg_75554_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_478_reg_75554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_478_reg_75554_reg.
DSP Report: register mul_ln1118_478_reg_75554_reg is absorbed into DSP mul_ln1118_478_reg_75554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_478_reg_75554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_478_reg_75554_reg.
DSP Report: Generating DSP mul_ln1118_272_reg_74524_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_272_reg_74524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_272_reg_74524_reg.
DSP Report: register mul_ln1118_272_reg_74524_reg is absorbed into DSP mul_ln1118_272_reg_74524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_272_reg_74524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_272_reg_74524_reg.
DSP Report: Generating DSP mul_ln1118_268_reg_74504_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_268_reg_74504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_268_reg_74504_reg.
DSP Report: register mul_ln1118_268_reg_74504_reg is absorbed into DSP mul_ln1118_268_reg_74504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_268_reg_74504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_268_reg_74504_reg.
DSP Report: Generating DSP mul_ln1118_1091_reg_78619_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1091_reg_78619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1091_reg_78619_reg.
DSP Report: register mul_ln1118_1091_reg_78619_reg is absorbed into DSP mul_ln1118_1091_reg_78619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1091_reg_78619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1091_reg_78619_reg.
DSP Report: Generating DSP mul_ln1118_1089_reg_78609_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1089_reg_78609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1089_reg_78609_reg.
DSP Report: register mul_ln1118_1089_reg_78609_reg is absorbed into DSP mul_ln1118_1089_reg_78609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1089_reg_78609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1089_reg_78609_reg.
DSP Report: Generating DSP mul_ln1118_1090_reg_78614_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1090_reg_78614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1090_reg_78614_reg.
DSP Report: register mul_ln1118_1090_reg_78614_reg is absorbed into DSP mul_ln1118_1090_reg_78614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1090_reg_78614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1090_reg_78614_reg.
DSP Report: Generating DSP mul_ln1118_251_reg_74419_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_251_reg_74419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_251_reg_74419_reg.
DSP Report: register mul_ln1118_251_reg_74419_reg is absorbed into DSP mul_ln1118_251_reg_74419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_251_reg_74419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_251_reg_74419_reg.
DSP Report: Generating DSP mul_ln1118_250_reg_74414_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_250_reg_74414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_250_reg_74414_reg.
DSP Report: register mul_ln1118_250_reg_74414_reg is absorbed into DSP mul_ln1118_250_reg_74414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_250_reg_74414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_250_reg_74414_reg.
DSP Report: Generating DSP mul_ln1118_254_reg_74434_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_254_reg_74434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_254_reg_74434_reg.
DSP Report: register mul_ln1118_254_reg_74434_reg is absorbed into DSP mul_ln1118_254_reg_74434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_254_reg_74434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_254_reg_74434_reg.
DSP Report: Generating DSP mul_ln1118_252_reg_74424_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_252_reg_74424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_252_reg_74424_reg.
DSP Report: register mul_ln1118_252_reg_74424_reg is absorbed into DSP mul_ln1118_252_reg_74424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_252_reg_74424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_252_reg_74424_reg.
DSP Report: Generating DSP mul_ln1118_253_reg_74429_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_253_reg_74429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_253_reg_74429_reg.
DSP Report: register mul_ln1118_253_reg_74429_reg is absorbed into DSP mul_ln1118_253_reg_74429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_253_reg_74429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_253_reg_74429_reg.
DSP Report: Generating DSP mul_ln1118_232_reg_74324_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_232_reg_74324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_232_reg_74324_reg.
DSP Report: register mul_ln1118_232_reg_74324_reg is absorbed into DSP mul_ln1118_232_reg_74324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_232_reg_74324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_232_reg_74324_reg.
DSP Report: Generating DSP mul_ln1118_233_reg_74329_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_233_reg_74329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_233_reg_74329_reg.
DSP Report: register mul_ln1118_233_reg_74329_reg is absorbed into DSP mul_ln1118_233_reg_74329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_233_reg_74329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_233_reg_74329_reg.
DSP Report: Generating DSP mul_ln1118_1066_reg_78494_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1066_reg_78494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1066_reg_78494_reg.
DSP Report: register mul_ln1118_1066_reg_78494_reg is absorbed into DSP mul_ln1118_1066_reg_78494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1066_reg_78494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1066_reg_78494_reg.
DSP Report: Generating DSP mul_ln1118_1065_reg_78489_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1065_reg_78489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1065_reg_78489_reg.
DSP Report: register mul_ln1118_1065_reg_78489_reg is absorbed into DSP mul_ln1118_1065_reg_78489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1065_reg_78489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1065_reg_78489_reg.
DSP Report: Generating DSP mul_ln1118_1068_reg_78504_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1068_reg_78504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1068_reg_78504_reg.
DSP Report: register mul_ln1118_1068_reg_78504_reg is absorbed into DSP mul_ln1118_1068_reg_78504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1068_reg_78504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1068_reg_78504_reg.
DSP Report: Generating DSP mul_ln1118_1067_reg_78499_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1067_reg_78499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1067_reg_78499_reg.
DSP Report: register mul_ln1118_1067_reg_78499_reg is absorbed into DSP mul_ln1118_1067_reg_78499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1067_reg_78499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1067_reg_78499_reg.
DSP Report: Generating DSP mul_ln1118_1070_reg_78514_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1070_reg_78514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1070_reg_78514_reg.
DSP Report: register mul_ln1118_1070_reg_78514_reg is absorbed into DSP mul_ln1118_1070_reg_78514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1070_reg_78514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1070_reg_78514_reg.
DSP Report: Generating DSP mul_ln1118_1069_reg_78509_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1069_reg_78509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1069_reg_78509_reg.
DSP Report: register mul_ln1118_1069_reg_78509_reg is absorbed into DSP mul_ln1118_1069_reg_78509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1069_reg_78509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1069_reg_78509_reg.
DSP Report: Generating DSP mul_ln1118_1073_reg_78529_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1073_reg_78529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1073_reg_78529_reg.
DSP Report: register mul_ln1118_1073_reg_78529_reg is absorbed into DSP mul_ln1118_1073_reg_78529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1073_reg_78529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1073_reg_78529_reg.
DSP Report: Generating DSP mul_ln1118_1071_reg_78519_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1071_reg_78519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1071_reg_78519_reg.
DSP Report: register mul_ln1118_1071_reg_78519_reg is absorbed into DSP mul_ln1118_1071_reg_78519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1071_reg_78519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1071_reg_78519_reg.
DSP Report: Generating DSP mul_ln1118_1072_reg_78524_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1072_reg_78524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1072_reg_78524_reg.
DSP Report: register mul_ln1118_1072_reg_78524_reg is absorbed into DSP mul_ln1118_1072_reg_78524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1072_reg_78524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1072_reg_78524_reg.
DSP Report: Generating DSP mul_ln1118_1048_reg_78404_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1048_reg_78404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1048_reg_78404_reg.
DSP Report: register mul_ln1118_1048_reg_78404_reg is absorbed into DSP mul_ln1118_1048_reg_78404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1048_reg_78404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1048_reg_78404_reg.
DSP Report: Generating DSP mul_ln1118_1047_reg_78399_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1047_reg_78399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1047_reg_78399_reg.
DSP Report: register mul_ln1118_1047_reg_78399_reg is absorbed into DSP mul_ln1118_1047_reg_78399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1047_reg_78399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1047_reg_78399_reg.
DSP Report: Generating DSP mul_ln1118_1050_reg_78414_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1050_reg_78414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1050_reg_78414_reg.
DSP Report: register mul_ln1118_1050_reg_78414_reg is absorbed into DSP mul_ln1118_1050_reg_78414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1050_reg_78414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1050_reg_78414_reg.
DSP Report: Generating DSP mul_ln1118_1049_reg_78409_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1049_reg_78409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1049_reg_78409_reg.
DSP Report: register mul_ln1118_1049_reg_78409_reg is absorbed into DSP mul_ln1118_1049_reg_78409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1049_reg_78409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1049_reg_78409_reg.
DSP Report: Generating DSP mul_ln1118_1052_reg_78424_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1052_reg_78424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1052_reg_78424_reg.
DSP Report: register mul_ln1118_1052_reg_78424_reg is absorbed into DSP mul_ln1118_1052_reg_78424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1052_reg_78424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1052_reg_78424_reg.
DSP Report: Generating DSP mul_ln1118_1051_reg_78419_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1051_reg_78419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1051_reg_78419_reg.
DSP Report: register mul_ln1118_1051_reg_78419_reg is absorbed into DSP mul_ln1118_1051_reg_78419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1051_reg_78419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1051_reg_78419_reg.
DSP Report: Generating DSP mul_ln1118_1055_reg_78439_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1055_reg_78439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1055_reg_78439_reg.
DSP Report: register mul_ln1118_1055_reg_78439_reg is absorbed into DSP mul_ln1118_1055_reg_78439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1055_reg_78439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1055_reg_78439_reg.
DSP Report: Generating DSP mul_ln1118_1053_reg_78429_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1053_reg_78429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1053_reg_78429_reg.
DSP Report: register mul_ln1118_1053_reg_78429_reg is absorbed into DSP mul_ln1118_1053_reg_78429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1053_reg_78429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1053_reg_78429_reg.
DSP Report: Generating DSP mul_ln1118_1054_reg_78434_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1054_reg_78434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1054_reg_78434_reg.
DSP Report: register mul_ln1118_1054_reg_78434_reg is absorbed into DSP mul_ln1118_1054_reg_78434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1054_reg_78434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1054_reg_78434_reg.
DSP Report: Generating DSP mul_ln1118_528_reg_75804_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_528_reg_75804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_528_reg_75804_reg.
DSP Report: register mul_ln1118_528_reg_75804_reg is absorbed into DSP mul_ln1118_528_reg_75804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_528_reg_75804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_528_reg_75804_reg.
DSP Report: Generating DSP mul_ln1118_527_reg_75799_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_527_reg_75799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_527_reg_75799_reg.
DSP Report: register mul_ln1118_527_reg_75799_reg is absorbed into DSP mul_ln1118_527_reg_75799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_527_reg_75799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_527_reg_75799_reg.
DSP Report: Generating DSP mul_ln1118_530_reg_75814_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_530_reg_75814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_530_reg_75814_reg.
DSP Report: register mul_ln1118_530_reg_75814_reg is absorbed into DSP mul_ln1118_530_reg_75814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_530_reg_75814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_530_reg_75814_reg.
DSP Report: Generating DSP mul_ln1118_529_reg_75809_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_529_reg_75809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_529_reg_75809_reg.
DSP Report: register mul_ln1118_529_reg_75809_reg is absorbed into DSP mul_ln1118_529_reg_75809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_529_reg_75809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_529_reg_75809_reg.
DSP Report: Generating DSP mul_ln1118_533_reg_75829_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_533_reg_75829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_533_reg_75829_reg.
DSP Report: register mul_ln1118_533_reg_75829_reg is absorbed into DSP mul_ln1118_533_reg_75829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_533_reg_75829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_533_reg_75829_reg.
DSP Report: Generating DSP mul_ln1118_531_reg_75819_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_531_reg_75819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_531_reg_75819_reg.
DSP Report: register mul_ln1118_531_reg_75819_reg is absorbed into DSP mul_ln1118_531_reg_75819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_531_reg_75819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_531_reg_75819_reg.
DSP Report: Generating DSP mul_ln1118_532_reg_75824_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_532_reg_75824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_532_reg_75824_reg.
DSP Report: register mul_ln1118_532_reg_75824_reg is absorbed into DSP mul_ln1118_532_reg_75824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_532_reg_75824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_532_reg_75824_reg.
DSP Report: Generating DSP mul_ln1118_542_reg_75874_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_542_reg_75874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_542_reg_75874_reg.
DSP Report: register mul_ln1118_542_reg_75874_reg is absorbed into DSP mul_ln1118_542_reg_75874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_542_reg_75874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_542_reg_75874_reg.
DSP Report: Generating DSP mul_ln1118_540_reg_75864_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_540_reg_75864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_540_reg_75864_reg.
DSP Report: register mul_ln1118_540_reg_75864_reg is absorbed into DSP mul_ln1118_540_reg_75864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_540_reg_75864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_540_reg_75864_reg.
DSP Report: Generating DSP mul_ln1118_541_reg_75869_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_541_reg_75869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_541_reg_75869_reg.
DSP Report: register mul_ln1118_541_reg_75869_reg is absorbed into DSP mul_ln1118_541_reg_75869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_541_reg_75869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_541_reg_75869_reg.
DSP Report: Generating DSP mul_ln1118_805_reg_77189_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_805_reg_77189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_805_reg_77189_reg.
DSP Report: register mul_ln1118_805_reg_77189_reg is absorbed into DSP mul_ln1118_805_reg_77189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_805_reg_77189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_805_reg_77189_reg.
DSP Report: Generating DSP mul_ln1118_804_reg_77184_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_804_reg_77184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_804_reg_77184_reg.
DSP Report: register mul_ln1118_804_reg_77184_reg is absorbed into DSP mul_ln1118_804_reg_77184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_804_reg_77184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_804_reg_77184_reg.
DSP Report: Generating DSP mul_ln1118_807_reg_77199_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_807_reg_77199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_807_reg_77199_reg.
DSP Report: register mul_ln1118_807_reg_77199_reg is absorbed into DSP mul_ln1118_807_reg_77199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_807_reg_77199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_807_reg_77199_reg.
DSP Report: Generating DSP mul_ln1118_806_reg_77194_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_806_reg_77194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_806_reg_77194_reg.
DSP Report: register mul_ln1118_806_reg_77194_reg is absorbed into DSP mul_ln1118_806_reg_77194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_806_reg_77194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_806_reg_77194_reg.
DSP Report: Generating DSP mul_ln1118_809_reg_77209_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_809_reg_77209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_809_reg_77209_reg.
DSP Report: register mul_ln1118_809_reg_77209_reg is absorbed into DSP mul_ln1118_809_reg_77209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_809_reg_77209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_809_reg_77209_reg.
DSP Report: Generating DSP mul_ln1118_808_reg_77204_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_808_reg_77204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_808_reg_77204_reg.
DSP Report: register mul_ln1118_808_reg_77204_reg is absorbed into DSP mul_ln1118_808_reg_77204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_808_reg_77204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_808_reg_77204_reg.
DSP Report: Generating DSP mul_ln1118_812_reg_77224_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_812_reg_77224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_812_reg_77224_reg.
DSP Report: register mul_ln1118_812_reg_77224_reg is absorbed into DSP mul_ln1118_812_reg_77224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_812_reg_77224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_812_reg_77224_reg.
DSP Report: Generating DSP mul_ln1118_810_reg_77214_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_810_reg_77214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_810_reg_77214_reg.
DSP Report: register mul_ln1118_810_reg_77214_reg is absorbed into DSP mul_ln1118_810_reg_77214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_810_reg_77214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_810_reg_77214_reg.
DSP Report: Generating DSP mul_ln1118_811_reg_77219_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_811_reg_77219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_811_reg_77219_reg.
DSP Report: register mul_ln1118_811_reg_77219_reg is absorbed into DSP mul_ln1118_811_reg_77219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_811_reg_77219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_811_reg_77219_reg.
DSP Report: Generating DSP mul_ln1118_161_reg_73969_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_158_reg_61221_reg is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: register mul_ln1118_161_reg_73969_reg is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_161_reg_73969_reg.
DSP Report: Generating DSP mul_ln1118_160_reg_73964_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_157_reg_61216_reg is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: register mul_ln1118_160_reg_73964_reg is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_160_reg_73964_reg.
DSP Report: Generating DSP mul_ln1118_164_reg_73984_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_161_reg_61236_reg is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: register mul_ln1118_164_reg_73984_reg is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_164_reg_73984_reg.
DSP Report: Generating DSP mul_ln1118_162_reg_73974_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_159_reg_61226_reg is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: register mul_ln1118_162_reg_73974_reg is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_162_reg_73974_reg.
DSP Report: Generating DSP mul_ln1118_163_reg_73979_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_163_reg_73979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_163_reg_73979_reg.
DSP Report: register mul_ln1118_163_reg_73979_reg is absorbed into DSP mul_ln1118_163_reg_73979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_163_reg_73979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_163_reg_73979_reg.
DSP Report: Generating DSP mul_ln1118_803_reg_77179_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_803_reg_77179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_803_reg_77179_reg.
DSP Report: register mul_ln1118_803_reg_77179_reg is absorbed into DSP mul_ln1118_803_reg_77179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_803_reg_77179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_803_reg_77179_reg.
DSP Report: Generating DSP mul_ln1118_801_reg_77169_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_801_reg_77169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_801_reg_77169_reg.
DSP Report: register mul_ln1118_801_reg_77169_reg is absorbed into DSP mul_ln1118_801_reg_77169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_801_reg_77169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_801_reg_77169_reg.
DSP Report: Generating DSP mul_ln1118_802_reg_77174_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_802_reg_77174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_802_reg_77174_reg.
DSP Report: register mul_ln1118_802_reg_77174_reg is absorbed into DSP mul_ln1118_802_reg_77174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_802_reg_77174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_802_reg_77174_reg.
DSP Report: Generating DSP mul_ln1118_562_reg_75974_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_562_reg_75974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_562_reg_75974_reg.
DSP Report: register mul_ln1118_562_reg_75974_reg is absorbed into DSP mul_ln1118_562_reg_75974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_562_reg_75974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_562_reg_75974_reg.
DSP Report: Generating DSP mul_ln1118_561_reg_75969_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_561_reg_75969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_561_reg_75969_reg.
DSP Report: register mul_ln1118_561_reg_75969_reg is absorbed into DSP mul_ln1118_561_reg_75969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_561_reg_75969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_561_reg_75969_reg.
DSP Report: Generating DSP mul_ln1118_564_reg_75984_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_564_reg_75984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_564_reg_75984_reg.
DSP Report: register mul_ln1118_564_reg_75984_reg is absorbed into DSP mul_ln1118_564_reg_75984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_564_reg_75984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_564_reg_75984_reg.
DSP Report: Generating DSP mul_ln1118_563_reg_75979_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_563_reg_75979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_563_reg_75979_reg.
DSP Report: register mul_ln1118_563_reg_75979_reg is absorbed into DSP mul_ln1118_563_reg_75979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_563_reg_75979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_563_reg_75979_reg.
DSP Report: Generating DSP mul_ln1118_566_reg_75994_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_566_reg_75994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_566_reg_75994_reg.
DSP Report: register mul_ln1118_566_reg_75994_reg is absorbed into DSP mul_ln1118_566_reg_75994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_566_reg_75994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_566_reg_75994_reg.
DSP Report: Generating DSP mul_ln1118_565_reg_75989_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_565_reg_75989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_565_reg_75989_reg.
DSP Report: register mul_ln1118_565_reg_75989_reg is absorbed into DSP mul_ln1118_565_reg_75989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_565_reg_75989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_565_reg_75989_reg.
DSP Report: Generating DSP mul_ln1118_569_reg_76009_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_569_reg_76009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_569_reg_76009_reg.
DSP Report: register mul_ln1118_569_reg_76009_reg is absorbed into DSP mul_ln1118_569_reg_76009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_569_reg_76009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_569_reg_76009_reg.
DSP Report: Generating DSP mul_ln1118_567_reg_75999_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_567_reg_75999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_567_reg_75999_reg.
DSP Report: register mul_ln1118_567_reg_75999_reg is absorbed into DSP mul_ln1118_567_reg_75999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_567_reg_75999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_567_reg_75999_reg.
DSP Report: Generating DSP mul_ln1118_568_reg_76004_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_568_reg_76004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_568_reg_76004_reg.
DSP Report: register mul_ln1118_568_reg_76004_reg is absorbed into DSP mul_ln1118_568_reg_76004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_568_reg_76004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_568_reg_76004_reg.
DSP Report: Generating DSP mul_ln1118_1030_reg_78314_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1030_reg_78314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1030_reg_78314_reg.
DSP Report: register mul_ln1118_1030_reg_78314_reg is absorbed into DSP mul_ln1118_1030_reg_78314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1030_reg_78314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1030_reg_78314_reg.
DSP Report: Generating DSP mul_ln1118_1029_reg_78309_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1029_reg_78309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1029_reg_78309_reg.
DSP Report: register mul_ln1118_1029_reg_78309_reg is absorbed into DSP mul_ln1118_1029_reg_78309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1029_reg_78309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1029_reg_78309_reg.
DSP Report: Generating DSP mul_ln1118_1032_reg_78324_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1032_reg_78324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1032_reg_78324_reg.
DSP Report: register mul_ln1118_1032_reg_78324_reg is absorbed into DSP mul_ln1118_1032_reg_78324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1032_reg_78324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1032_reg_78324_reg.
DSP Report: Generating DSP mul_ln1118_1031_reg_78319_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1031_reg_78319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1031_reg_78319_reg.
DSP Report: register mul_ln1118_1031_reg_78319_reg is absorbed into DSP mul_ln1118_1031_reg_78319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1031_reg_78319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1031_reg_78319_reg.
DSP Report: Generating DSP mul_ln1118_1034_reg_78334_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1034_reg_78334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1034_reg_78334_reg.
DSP Report: register mul_ln1118_1034_reg_78334_reg is absorbed into DSP mul_ln1118_1034_reg_78334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1034_reg_78334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1034_reg_78334_reg.
DSP Report: Generating DSP mul_ln1118_1033_reg_78329_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1033_reg_78329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1033_reg_78329_reg.
DSP Report: register mul_ln1118_1033_reg_78329_reg is absorbed into DSP mul_ln1118_1033_reg_78329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1033_reg_78329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1033_reg_78329_reg.
DSP Report: Generating DSP mul_ln1118_1037_reg_78349_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1037_reg_78349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1037_reg_78349_reg.
DSP Report: register mul_ln1118_1037_reg_78349_reg is absorbed into DSP mul_ln1118_1037_reg_78349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1037_reg_78349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1037_reg_78349_reg.
DSP Report: Generating DSP mul_ln1118_1035_reg_78339_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1035_reg_78339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1035_reg_78339_reg.
DSP Report: register mul_ln1118_1035_reg_78339_reg is absorbed into DSP mul_ln1118_1035_reg_78339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1035_reg_78339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1035_reg_78339_reg.
DSP Report: Generating DSP mul_ln1118_1036_reg_78344_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1036_reg_78344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1036_reg_78344_reg.
DSP Report: register mul_ln1118_1036_reg_78344_reg is absorbed into DSP mul_ln1118_1036_reg_78344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1036_reg_78344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1036_reg_78344_reg.
DSP Report: Generating DSP mul_ln1118_143_reg_73879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_140_reg_61131_reg is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: register mul_ln1118_143_reg_73879_reg is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_143_reg_73879_reg.
DSP Report: Generating DSP mul_ln1118_142_reg_73874_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_139_reg_61126_reg is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: register mul_ln1118_142_reg_73874_reg is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_142_reg_73874_reg.
DSP Report: Generating DSP mul_ln1118_146_reg_73894_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_143_reg_61146_reg is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: register mul_ln1118_146_reg_73894_reg is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_146_reg_73894_reg.
DSP Report: Generating DSP mul_ln1118_144_reg_73884_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_141_reg_61136_reg is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: register mul_ln1118_144_reg_73884_reg is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_144_reg_73884_reg.
DSP Report: Generating DSP mul_ln1118_145_reg_73889_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_142_reg_61141_reg is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: register mul_ln1118_145_reg_73889_reg is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_145_reg_73889_reg.
DSP Report: Generating DSP mul_ln1118_598_reg_76154_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_598_reg_76154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_598_reg_76154_reg.
DSP Report: register mul_ln1118_598_reg_76154_reg is absorbed into DSP mul_ln1118_598_reg_76154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_598_reg_76154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_598_reg_76154_reg.
DSP Report: Generating DSP mul_ln1118_597_reg_76149_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_597_reg_76149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_597_reg_76149_reg.
DSP Report: register mul_ln1118_597_reg_76149_reg is absorbed into DSP mul_ln1118_597_reg_76149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_597_reg_76149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_597_reg_76149_reg.
DSP Report: Generating DSP mul_ln1118_600_reg_76164_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_600_reg_76164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_600_reg_76164_reg.
DSP Report: register mul_ln1118_600_reg_76164_reg is absorbed into DSP mul_ln1118_600_reg_76164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_600_reg_76164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_600_reg_76164_reg.
DSP Report: Generating DSP mul_ln1118_599_reg_76159_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_599_reg_76159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_599_reg_76159_reg.
DSP Report: register mul_ln1118_599_reg_76159_reg is absorbed into DSP mul_ln1118_599_reg_76159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_599_reg_76159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_599_reg_76159_reg.
DSP Report: Generating DSP mul_ln1118_602_reg_76174_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_602_reg_76174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_602_reg_76174_reg.
DSP Report: register mul_ln1118_602_reg_76174_reg is absorbed into DSP mul_ln1118_602_reg_76174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_602_reg_76174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_602_reg_76174_reg.
DSP Report: Generating DSP mul_ln1118_601_reg_76169_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_601_reg_76169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_601_reg_76169_reg.
DSP Report: register mul_ln1118_601_reg_76169_reg is absorbed into DSP mul_ln1118_601_reg_76169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_601_reg_76169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_601_reg_76169_reg.
DSP Report: Generating DSP mul_ln1118_605_reg_76189_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_605_reg_76189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_605_reg_76189_reg.
DSP Report: register mul_ln1118_605_reg_76189_reg is absorbed into DSP mul_ln1118_605_reg_76189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_605_reg_76189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_605_reg_76189_reg.
DSP Report: Generating DSP mul_ln1118_603_reg_76179_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_603_reg_76179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_603_reg_76179_reg.
DSP Report: register mul_ln1118_603_reg_76179_reg is absorbed into DSP mul_ln1118_603_reg_76179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_603_reg_76179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_603_reg_76179_reg.
DSP Report: Generating DSP mul_ln1118_604_reg_76184_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_604_reg_76184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_604_reg_76184_reg.
DSP Report: register mul_ln1118_604_reg_76184_reg is absorbed into DSP mul_ln1118_604_reg_76184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_604_reg_76184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_604_reg_76184_reg.
DSP Report: Generating DSP mul_ln1118_778_reg_77054_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_778_reg_77054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_778_reg_77054_reg.
DSP Report: register mul_ln1118_778_reg_77054_reg is absorbed into DSP mul_ln1118_778_reg_77054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_778_reg_77054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_778_reg_77054_reg.
DSP Report: Generating DSP mul_ln1118_777_reg_77049_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_777_reg_77049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_777_reg_77049_reg.
DSP Report: register mul_ln1118_777_reg_77049_reg is absorbed into DSP mul_ln1118_777_reg_77049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_777_reg_77049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_777_reg_77049_reg.
DSP Report: Generating DSP mul_ln1118_780_reg_77064_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_780_reg_77064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_780_reg_77064_reg.
DSP Report: register mul_ln1118_780_reg_77064_reg is absorbed into DSP mul_ln1118_780_reg_77064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_780_reg_77064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_780_reg_77064_reg.
DSP Report: Generating DSP mul_ln1118_779_reg_77059_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_779_reg_77059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_779_reg_77059_reg.
DSP Report: register mul_ln1118_779_reg_77059_reg is absorbed into DSP mul_ln1118_779_reg_77059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_779_reg_77059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_779_reg_77059_reg.
DSP Report: Generating DSP mul_ln1118_782_reg_77074_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_782_reg_77074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_782_reg_77074_reg.
DSP Report: register mul_ln1118_782_reg_77074_reg is absorbed into DSP mul_ln1118_782_reg_77074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_782_reg_77074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_782_reg_77074_reg.
DSP Report: Generating DSP mul_ln1118_781_reg_77069_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_781_reg_77069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_781_reg_77069_reg.
DSP Report: register mul_ln1118_781_reg_77069_reg is absorbed into DSP mul_ln1118_781_reg_77069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_781_reg_77069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_781_reg_77069_reg.
DSP Report: Generating DSP mul_ln1118_785_reg_77089_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_785_reg_77089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_785_reg_77089_reg.
DSP Report: register mul_ln1118_785_reg_77089_reg is absorbed into DSP mul_ln1118_785_reg_77089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_785_reg_77089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_785_reg_77089_reg.
DSP Report: Generating DSP mul_ln1118_783_reg_77079_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_783_reg_77079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_783_reg_77079_reg.
DSP Report: register mul_ln1118_783_reg_77079_reg is absorbed into DSP mul_ln1118_783_reg_77079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_783_reg_77079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_783_reg_77079_reg.
DSP Report: Generating DSP mul_ln1118_784_reg_77084_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_784_reg_77084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_784_reg_77084_reg.
DSP Report: register mul_ln1118_784_reg_77084_reg is absorbed into DSP mul_ln1118_784_reg_77084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_784_reg_77084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_784_reg_77084_reg.
DSP Report: Generating DSP mul_ln1118_791_reg_77119_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_791_reg_77119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_791_reg_77119_reg.
DSP Report: register mul_ln1118_791_reg_77119_reg is absorbed into DSP mul_ln1118_791_reg_77119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_791_reg_77119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_791_reg_77119_reg.
DSP Report: Generating DSP mul_ln1118_790_reg_77114_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_790_reg_77114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_790_reg_77114_reg.
DSP Report: register mul_ln1118_790_reg_77114_reg is absorbed into DSP mul_ln1118_790_reg_77114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_790_reg_77114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_790_reg_77114_reg.
DSP Report: Generating DSP mul_ln1118_794_reg_77134_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_794_reg_77134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_794_reg_77134_reg.
DSP Report: register mul_ln1118_794_reg_77134_reg is absorbed into DSP mul_ln1118_794_reg_77134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_794_reg_77134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_794_reg_77134_reg.
DSP Report: Generating DSP mul_ln1118_792_reg_77124_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_792_reg_77124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_792_reg_77124_reg.
DSP Report: register mul_ln1118_792_reg_77124_reg is absorbed into DSP mul_ln1118_792_reg_77124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_792_reg_77124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_792_reg_77124_reg.
DSP Report: Generating DSP mul_ln1118_793_reg_77129_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_793_reg_77129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_793_reg_77129_reg.
DSP Report: register mul_ln1118_793_reg_77129_reg is absorbed into DSP mul_ln1118_793_reg_77129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_793_reg_77129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_793_reg_77129_reg.
DSP Report: Generating DSP mul_ln1118_1019_reg_78259_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1019_reg_78259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1019_reg_78259_reg.
DSP Report: register mul_ln1118_1019_reg_78259_reg is absorbed into DSP mul_ln1118_1019_reg_78259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1019_reg_78259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1019_reg_78259_reg.
DSP Report: Generating DSP mul_ln1118_1017_reg_78249_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1017_reg_78249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1017_reg_78249_reg.
DSP Report: register mul_ln1118_1017_reg_78249_reg is absorbed into DSP mul_ln1118_1017_reg_78249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1017_reg_78249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1017_reg_78249_reg.
DSP Report: Generating DSP mul_ln1118_1018_reg_78254_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1018_reg_78254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1018_reg_78254_reg.
DSP Report: register mul_ln1118_1018_reg_78254_reg is absorbed into DSP mul_ln1118_1018_reg_78254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1018_reg_78254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1018_reg_78254_reg.
DSP Report: Generating DSP mul_ln1118_627_reg_76299_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_627_reg_76299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_627_reg_76299_reg.
DSP Report: register mul_ln1118_627_reg_76299_reg is absorbed into DSP mul_ln1118_627_reg_76299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_627_reg_76299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_627_reg_76299_reg.
DSP Report: Generating DSP mul_ln1118_626_reg_76294_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_626_reg_76294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_626_reg_76294_reg.
DSP Report: register mul_ln1118_626_reg_76294_reg is absorbed into DSP mul_ln1118_626_reg_76294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_626_reg_76294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_626_reg_76294_reg.
DSP Report: Generating DSP mul_ln1118_616_reg_76244_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_616_reg_76244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_616_reg_76244_reg.
DSP Report: register mul_ln1118_616_reg_76244_reg is absorbed into DSP mul_ln1118_616_reg_76244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_616_reg_76244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_616_reg_76244_reg.
DSP Report: Generating DSP mul_ln1118_615_reg_76239_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_615_reg_76239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_615_reg_76239_reg.
DSP Report: register mul_ln1118_615_reg_76239_reg is absorbed into DSP mul_ln1118_615_reg_76239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_615_reg_76239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_615_reg_76239_reg.
DSP Report: Generating DSP mul_ln1118_618_reg_76254_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_618_reg_76254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_618_reg_76254_reg.
DSP Report: register mul_ln1118_618_reg_76254_reg is absorbed into DSP mul_ln1118_618_reg_76254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_618_reg_76254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_618_reg_76254_reg.
DSP Report: Generating DSP mul_ln1118_617_reg_76249_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_617_reg_76249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_617_reg_76249_reg.
DSP Report: register mul_ln1118_617_reg_76249_reg is absorbed into DSP mul_ln1118_617_reg_76249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_617_reg_76249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_617_reg_76249_reg.
DSP Report: Generating DSP mul_ln1118_112_reg_73724_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_109_reg_60976_reg is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: register mul_ln1118_112_reg_73724_reg is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_112_reg_73724_reg.
DSP Report: Generating DSP mul_ln1118_111_reg_73719_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_108_reg_60971_reg is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: register mul_ln1118_111_reg_73719_reg is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_111_reg_73719_reg.
DSP Report: Generating DSP mul_ln1118_114_reg_73734_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_111_reg_60986_reg is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: register mul_ln1118_114_reg_73734_reg is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_114_reg_73734_reg.
DSP Report: Generating DSP mul_ln1118_113_reg_73729_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_110_reg_60981_reg is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: register mul_ln1118_113_reg_73729_reg is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_113_reg_73729_reg.
DSP Report: Generating DSP mul_ln1118_116_reg_73744_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_113_reg_60996_reg is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: register mul_ln1118_116_reg_73744_reg is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_116_reg_73744_reg.
DSP Report: Generating DSP mul_ln1118_115_reg_73739_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_112_reg_60991_reg is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: register mul_ln1118_115_reg_73739_reg is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_115_reg_73739_reg.
DSP Report: Generating DSP mul_ln1118_121_reg_73769_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_118_reg_61021_reg is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: register mul_ln1118_121_reg_73769_reg is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_121_reg_73769_reg.
DSP Report: Generating DSP mul_ln1118_120_reg_73764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_117_reg_61016_reg is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: register mul_ln1118_120_reg_73764_reg is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_120_reg_73764_reg.
DSP Report: Generating DSP mul_ln1118_123_reg_73779_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_120_reg_61031_reg is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: register mul_ln1118_123_reg_73779_reg is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_123_reg_73779_reg.
DSP Report: Generating DSP mul_ln1118_122_reg_73774_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_119_reg_61026_reg is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: register mul_ln1118_122_reg_73774_reg is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_122_reg_73774_reg.
DSP Report: Generating DSP mul_ln1118_125_reg_73789_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_122_reg_61041_reg is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: register mul_ln1118_125_reg_73789_reg is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_125_reg_73789_reg.
DSP Report: Generating DSP mul_ln1118_124_reg_73784_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_121_reg_61036_reg is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: register mul_ln1118_124_reg_73784_reg is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_124_reg_73784_reg.
DSP Report: Generating DSP mul_ln1118_128_reg_73804_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_125_reg_61056_reg is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: register mul_ln1118_128_reg_73804_reg is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_128_reg_73804_reg.
DSP Report: Generating DSP mul_ln1118_126_reg_73794_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_123_reg_61046_reg is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: register mul_ln1118_126_reg_73794_reg is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_126_reg_73794_reg.
DSP Report: Generating DSP mul_ln1118_127_reg_73799_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_124_reg_61051_reg is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: register mul_ln1118_127_reg_73799_reg is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_127_reg_73799_reg.
DSP Report: Generating DSP mul_ln1118_105_reg_73689_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_105_reg_73689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_105_reg_73689_reg.
DSP Report: register mul_ln1118_105_reg_73689_reg is absorbed into DSP mul_ln1118_105_reg_73689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_105_reg_73689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_105_reg_73689_reg.
DSP Report: Generating DSP mul_ln1118_104_reg_73684_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_104_reg_73684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_104_reg_73684_reg.
DSP Report: register mul_ln1118_104_reg_73684_reg is absorbed into DSP mul_ln1118_104_reg_73684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_104_reg_73684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_104_reg_73684_reg.
DSP Report: Generating DSP mul_ln1118_107_reg_73699_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_107_reg_73699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_107_reg_73699_reg.
DSP Report: register mul_ln1118_107_reg_73699_reg is absorbed into DSP mul_ln1118_107_reg_73699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_107_reg_73699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_107_reg_73699_reg.
DSP Report: Generating DSP mul_ln1118_106_reg_73694_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_106_reg_73694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_106_reg_73694_reg.
DSP Report: register mul_ln1118_106_reg_73694_reg is absorbed into DSP mul_ln1118_106_reg_73694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_106_reg_73694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_106_reg_73694_reg.
DSP Report: Generating DSP mul_ln1118_110_reg_73714_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_107_reg_60966_reg is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: register mul_ln1118_110_reg_73714_reg is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_110_reg_73714_reg.
DSP Report: Generating DSP mul_ln1118_108_reg_73704_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_105_reg_60956_reg is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: register mul_ln1118_108_reg_73704_reg is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_108_reg_73704_reg.
DSP Report: Generating DSP mul_ln1118_109_reg_73709_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_106_reg_60961_reg is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: register mul_ln1118_109_reg_73709_reg is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_109_reg_73709_reg.
DSP Report: Generating DSP mul_ln1118_670_reg_76514_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_670_reg_76514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_670_reg_76514_reg.
DSP Report: register mul_ln1118_670_reg_76514_reg is absorbed into DSP mul_ln1118_670_reg_76514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_670_reg_76514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_670_reg_76514_reg.
DSP Report: Generating DSP mul_ln1118_669_reg_76509_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_669_reg_76509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_669_reg_76509_reg.
DSP Report: register mul_ln1118_669_reg_76509_reg is absorbed into DSP mul_ln1118_669_reg_76509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_669_reg_76509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_669_reg_76509_reg.
DSP Report: Generating DSP mul_ln1118_672_reg_76524_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_672_reg_76524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_672_reg_76524_reg.
DSP Report: register mul_ln1118_672_reg_76524_reg is absorbed into DSP mul_ln1118_672_reg_76524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_672_reg_76524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_672_reg_76524_reg.
DSP Report: Generating DSP mul_ln1118_671_reg_76519_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_671_reg_76519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_671_reg_76519_reg.
DSP Report: register mul_ln1118_671_reg_76519_reg is absorbed into DSP mul_ln1118_671_reg_76519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_671_reg_76519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_671_reg_76519_reg.
DSP Report: Generating DSP mul_ln1118_674_reg_76534_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_674_reg_76534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_674_reg_76534_reg.
DSP Report: register mul_ln1118_674_reg_76534_reg is absorbed into DSP mul_ln1118_674_reg_76534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_674_reg_76534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_674_reg_76534_reg.
DSP Report: Generating DSP mul_ln1118_673_reg_76529_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_673_reg_76529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_673_reg_76529_reg.
DSP Report: register mul_ln1118_673_reg_76529_reg is absorbed into DSP mul_ln1118_673_reg_76529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_673_reg_76529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_673_reg_76529_reg.
DSP Report: Generating DSP mul_ln1118_677_reg_76549_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_677_reg_76549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_677_reg_76549_reg.
DSP Report: register mul_ln1118_677_reg_76549_reg is absorbed into DSP mul_ln1118_677_reg_76549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_677_reg_76549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_677_reg_76549_reg.
DSP Report: Generating DSP mul_ln1118_675_reg_76539_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_675_reg_76539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_675_reg_76539_reg.
DSP Report: register mul_ln1118_675_reg_76539_reg is absorbed into DSP mul_ln1118_675_reg_76539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_675_reg_76539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_675_reg_76539_reg.
DSP Report: Generating DSP mul_ln1118_676_reg_76544_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_676_reg_76544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_676_reg_76544_reg.
DSP Report: register mul_ln1118_676_reg_76544_reg is absorbed into DSP mul_ln1118_676_reg_76544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_676_reg_76544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_676_reg_76544_reg.
DSP Report: Generating DSP mul_ln1118_679_reg_76559_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_679_reg_76559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_679_reg_76559_reg.
DSP Report: register mul_ln1118_679_reg_76559_reg is absorbed into DSP mul_ln1118_679_reg_76559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_679_reg_76559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_679_reg_76559_reg.
DSP Report: Generating DSP mul_ln1118_678_reg_76554_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_678_reg_76554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_678_reg_76554_reg.
DSP Report: register mul_ln1118_678_reg_76554_reg is absorbed into DSP mul_ln1118_678_reg_76554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_678_reg_76554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_678_reg_76554_reg.
DSP Report: Generating DSP mul_ln1118_681_reg_76569_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_681_reg_76569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_681_reg_76569_reg.
DSP Report: register mul_ln1118_681_reg_76569_reg is absorbed into DSP mul_ln1118_681_reg_76569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_681_reg_76569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_681_reg_76569_reg.
DSP Report: Generating DSP mul_ln1118_680_reg_76564_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_680_reg_76564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_680_reg_76564_reg.
DSP Report: register mul_ln1118_680_reg_76564_reg is absorbed into DSP mul_ln1118_680_reg_76564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_680_reg_76564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_680_reg_76564_reg.
DSP Report: Generating DSP mul_ln1118_683_reg_76579_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_683_reg_76579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_683_reg_76579_reg.
DSP Report: register mul_ln1118_683_reg_76579_reg is absorbed into DSP mul_ln1118_683_reg_76579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_683_reg_76579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_683_reg_76579_reg.
DSP Report: Generating DSP mul_ln1118_682_reg_76574_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_682_reg_76574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_682_reg_76574_reg.
DSP Report: register mul_ln1118_682_reg_76574_reg is absorbed into DSP mul_ln1118_682_reg_76574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_682_reg_76574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_682_reg_76574_reg.
DSP Report: Generating DSP mul_ln1118_958_reg_77954_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_958_reg_77954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_958_reg_77954_reg.
DSP Report: register mul_ln1118_958_reg_77954_reg is absorbed into DSP mul_ln1118_958_reg_77954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_958_reg_77954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_958_reg_77954_reg.
DSP Report: Generating DSP mul_ln1118_957_reg_77949_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_957_reg_77949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_957_reg_77949_reg.
DSP Report: register mul_ln1118_957_reg_77949_reg is absorbed into DSP mul_ln1118_957_reg_77949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_957_reg_77949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_957_reg_77949_reg.
DSP Report: Generating DSP mul_ln1118_960_reg_77964_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_960_reg_77964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_960_reg_77964_reg.
DSP Report: register mul_ln1118_960_reg_77964_reg is absorbed into DSP mul_ln1118_960_reg_77964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_960_reg_77964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_960_reg_77964_reg.
DSP Report: Generating DSP mul_ln1118_959_reg_77959_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_959_reg_77959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_959_reg_77959_reg.
DSP Report: register mul_ln1118_959_reg_77959_reg is absorbed into DSP mul_ln1118_959_reg_77959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_959_reg_77959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_959_reg_77959_reg.
DSP Report: Generating DSP mul_ln1118_962_reg_77974_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_962_reg_77974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_962_reg_77974_reg.
DSP Report: register mul_ln1118_962_reg_77974_reg is absorbed into DSP mul_ln1118_962_reg_77974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_962_reg_77974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_962_reg_77974_reg.
DSP Report: Generating DSP mul_ln1118_961_reg_77969_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_961_reg_77969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_961_reg_77969_reg.
DSP Report: register mul_ln1118_961_reg_77969_reg is absorbed into DSP mul_ln1118_961_reg_77969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_961_reg_77969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_961_reg_77969_reg.
DSP Report: Generating DSP mul_ln1118_965_reg_77989_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_965_reg_77989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_965_reg_77989_reg.
DSP Report: register mul_ln1118_965_reg_77989_reg is absorbed into DSP mul_ln1118_965_reg_77989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_965_reg_77989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_965_reg_77989_reg.
DSP Report: Generating DSP mul_ln1118_963_reg_77979_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_963_reg_77979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_963_reg_77979_reg.
DSP Report: register mul_ln1118_963_reg_77979_reg is absorbed into DSP mul_ln1118_963_reg_77979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_963_reg_77979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_963_reg_77979_reg.
DSP Report: Generating DSP mul_ln1118_964_reg_77984_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_964_reg_77984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_964_reg_77984_reg.
DSP Report: register mul_ln1118_964_reg_77984_reg is absorbed into DSP mul_ln1118_964_reg_77984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_964_reg_77984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_964_reg_77984_reg.
DSP Report: Generating DSP mul_ln1118_967_reg_77999_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_967_reg_77999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_967_reg_77999_reg.
DSP Report: register mul_ln1118_967_reg_77999_reg is absorbed into DSP mul_ln1118_967_reg_77999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_967_reg_77999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_967_reg_77999_reg.
DSP Report: Generating DSP mul_ln1118_966_reg_77994_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_966_reg_77994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_966_reg_77994_reg.
DSP Report: register mul_ln1118_966_reg_77994_reg is absorbed into DSP mul_ln1118_966_reg_77994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_966_reg_77994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_966_reg_77994_reg.
DSP Report: Generating DSP mul_ln1118_969_reg_78009_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_969_reg_78009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_969_reg_78009_reg.
DSP Report: register mul_ln1118_969_reg_78009_reg is absorbed into DSP mul_ln1118_969_reg_78009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_969_reg_78009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_969_reg_78009_reg.
DSP Report: Generating DSP mul_ln1118_968_reg_78004_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_968_reg_78004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_968_reg_78004_reg.
DSP Report: register mul_ln1118_968_reg_78004_reg is absorbed into DSP mul_ln1118_968_reg_78004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_968_reg_78004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_968_reg_78004_reg.
DSP Report: Generating DSP mul_ln1118_971_reg_78019_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_971_reg_78019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_971_reg_78019_reg.
DSP Report: register mul_ln1118_971_reg_78019_reg is absorbed into DSP mul_ln1118_971_reg_78019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_971_reg_78019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_971_reg_78019_reg.
DSP Report: Generating DSP mul_ln1118_970_reg_78014_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_970_reg_78014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_970_reg_78014_reg.
DSP Report: register mul_ln1118_970_reg_78014_reg is absorbed into DSP mul_ln1118_970_reg_78014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_970_reg_78014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_970_reg_78014_reg.
DSP Report: Generating DSP mul_ln1118_972_reg_78024_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_972_reg_78024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_972_reg_78024_reg.
DSP Report: register mul_ln1118_972_reg_78024_reg is absorbed into DSP mul_ln1118_972_reg_78024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_972_reg_78024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_972_reg_78024_reg.
DSP Report: Generating DSP mul_ln1118_973_reg_78029_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_973_reg_78029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_973_reg_78029_reg.
DSP Report: register mul_ln1118_973_reg_78029_reg is absorbed into DSP mul_ln1118_973_reg_78029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_973_reg_78029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_973_reg_78029_reg.
DSP Report: Generating DSP mul_ln1118_922_reg_77774_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_922_reg_77774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_922_reg_77774_reg.
DSP Report: register mul_ln1118_922_reg_77774_reg is absorbed into DSP mul_ln1118_922_reg_77774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_922_reg_77774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_922_reg_77774_reg.
DSP Report: Generating DSP mul_ln1118_921_reg_77769_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_921_reg_77769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_921_reg_77769_reg.
DSP Report: register mul_ln1118_921_reg_77769_reg is absorbed into DSP mul_ln1118_921_reg_77769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_921_reg_77769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_921_reg_77769_reg.
DSP Report: Generating DSP mul_ln1118_924_reg_77784_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_924_reg_77784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_924_reg_77784_reg.
DSP Report: register mul_ln1118_924_reg_77784_reg is absorbed into DSP mul_ln1118_924_reg_77784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_924_reg_77784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_924_reg_77784_reg.
DSP Report: Generating DSP mul_ln1118_923_reg_77779_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_923_reg_77779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_923_reg_77779_reg.
DSP Report: register mul_ln1118_923_reg_77779_reg is absorbed into DSP mul_ln1118_923_reg_77779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_923_reg_77779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_923_reg_77779_reg.
DSP Report: Generating DSP mul_ln1118_926_reg_77794_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_926_reg_77794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_926_reg_77794_reg.
DSP Report: register mul_ln1118_926_reg_77794_reg is absorbed into DSP mul_ln1118_926_reg_77794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_926_reg_77794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_926_reg_77794_reg.
DSP Report: Generating DSP mul_ln1118_925_reg_77789_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_925_reg_77789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_925_reg_77789_reg.
DSP Report: register mul_ln1118_925_reg_77789_reg is absorbed into DSP mul_ln1118_925_reg_77789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_925_reg_77789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_925_reg_77789_reg.
DSP Report: Generating DSP mul_ln1118_929_reg_77809_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_929_reg_77809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_929_reg_77809_reg.
DSP Report: register mul_ln1118_929_reg_77809_reg is absorbed into DSP mul_ln1118_929_reg_77809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_929_reg_77809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_929_reg_77809_reg.
DSP Report: Generating DSP mul_ln1118_927_reg_77799_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_927_reg_77799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_927_reg_77799_reg.
DSP Report: register mul_ln1118_927_reg_77799_reg is absorbed into DSP mul_ln1118_927_reg_77799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_927_reg_77799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_927_reg_77799_reg.
DSP Report: Generating DSP mul_ln1118_928_reg_77804_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_928_reg_77804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_928_reg_77804_reg.
DSP Report: register mul_ln1118_928_reg_77804_reg is absorbed into DSP mul_ln1118_928_reg_77804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_928_reg_77804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_928_reg_77804_reg.
DSP Report: Generating DSP mul_ln1118_931_reg_77819_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_931_reg_77819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_931_reg_77819_reg.
DSP Report: register mul_ln1118_931_reg_77819_reg is absorbed into DSP mul_ln1118_931_reg_77819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_931_reg_77819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_931_reg_77819_reg.
DSP Report: Generating DSP mul_ln1118_930_reg_77814_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_930_reg_77814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_930_reg_77814_reg.
DSP Report: register mul_ln1118_930_reg_77814_reg is absorbed into DSP mul_ln1118_930_reg_77814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_930_reg_77814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_930_reg_77814_reg.
DSP Report: Generating DSP mul_ln1118_933_reg_77829_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_933_reg_77829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_933_reg_77829_reg.
DSP Report: register mul_ln1118_933_reg_77829_reg is absorbed into DSP mul_ln1118_933_reg_77829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_933_reg_77829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_933_reg_77829_reg.
DSP Report: Generating DSP mul_ln1118_932_reg_77824_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_932_reg_77824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_932_reg_77824_reg.
DSP Report: register mul_ln1118_932_reg_77824_reg is absorbed into DSP mul_ln1118_932_reg_77824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_932_reg_77824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_932_reg_77824_reg.
DSP Report: Generating DSP mul_ln1118_935_reg_77839_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_935_reg_77839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_935_reg_77839_reg.
DSP Report: register mul_ln1118_935_reg_77839_reg is absorbed into DSP mul_ln1118_935_reg_77839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_935_reg_77839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_935_reg_77839_reg.
DSP Report: Generating DSP mul_ln1118_934_reg_77834_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_934_reg_77834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_934_reg_77834_reg.
DSP Report: register mul_ln1118_934_reg_77834_reg is absorbed into DSP mul_ln1118_934_reg_77834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_934_reg_77834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_934_reg_77834_reg.
DSP Report: Generating DSP mul_ln1118_938_reg_77854_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_938_reg_77854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_938_reg_77854_reg.
DSP Report: register mul_ln1118_938_reg_77854_reg is absorbed into DSP mul_ln1118_938_reg_77854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_938_reg_77854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_938_reg_77854_reg.
DSP Report: Generating DSP mul_ln1118_936_reg_77844_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_936_reg_77844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_936_reg_77844_reg.
DSP Report: register mul_ln1118_936_reg_77844_reg is absorbed into DSP mul_ln1118_936_reg_77844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_936_reg_77844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_936_reg_77844_reg.
DSP Report: Generating DSP mul_ln1118_937_reg_77849_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_937_reg_77849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_937_reg_77849_reg.
DSP Report: register mul_ln1118_937_reg_77849_reg is absorbed into DSP mul_ln1118_937_reg_77849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_937_reg_77849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_937_reg_77849_reg.
DSP Report: Generating DSP mul_ln1118_724_reg_76784_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_724_reg_76784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_724_reg_76784_reg.
DSP Report: register mul_ln1118_724_reg_76784_reg is absorbed into DSP mul_ln1118_724_reg_76784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_724_reg_76784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_724_reg_76784_reg.
DSP Report: Generating DSP mul_ln1118_723_reg_76779_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_723_reg_76779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_723_reg_76779_reg.
DSP Report: register mul_ln1118_723_reg_76779_reg is absorbed into DSP mul_ln1118_723_reg_76779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_723_reg_76779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_723_reg_76779_reg.
DSP Report: Generating DSP mul_ln1118_726_reg_76794_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_726_reg_76794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_726_reg_76794_reg.
DSP Report: register mul_ln1118_726_reg_76794_reg is absorbed into DSP mul_ln1118_726_reg_76794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_726_reg_76794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_726_reg_76794_reg.
DSP Report: Generating DSP mul_ln1118_725_reg_76789_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_725_reg_76789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_725_reg_76789_reg.
DSP Report: register mul_ln1118_725_reg_76789_reg is absorbed into DSP mul_ln1118_725_reg_76789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_725_reg_76789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_725_reg_76789_reg.
DSP Report: Generating DSP mul_ln1118_728_reg_76804_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_728_reg_76804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_728_reg_76804_reg.
DSP Report: register mul_ln1118_728_reg_76804_reg is absorbed into DSP mul_ln1118_728_reg_76804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_728_reg_76804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_728_reg_76804_reg.
DSP Report: Generating DSP mul_ln1118_727_reg_76799_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_727_reg_76799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_727_reg_76799_reg.
DSP Report: register mul_ln1118_727_reg_76799_reg is absorbed into DSP mul_ln1118_727_reg_76799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_727_reg_76799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_727_reg_76799_reg.
DSP Report: Generating DSP mul_ln1118_731_reg_76819_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_731_reg_76819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_731_reg_76819_reg.
DSP Report: register mul_ln1118_731_reg_76819_reg is absorbed into DSP mul_ln1118_731_reg_76819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_731_reg_76819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_731_reg_76819_reg.
DSP Report: Generating DSP mul_ln1118_729_reg_76809_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_729_reg_76809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_729_reg_76809_reg.
DSP Report: register mul_ln1118_729_reg_76809_reg is absorbed into DSP mul_ln1118_729_reg_76809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_729_reg_76809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_729_reg_76809_reg.
DSP Report: Generating DSP mul_ln1118_730_reg_76814_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_730_reg_76814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_730_reg_76814_reg.
DSP Report: register mul_ln1118_730_reg_76814_reg is absorbed into DSP mul_ln1118_730_reg_76814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_730_reg_76814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_730_reg_76814_reg.
DSP Report: Generating DSP mul_ln1118_733_reg_76829_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_733_reg_76829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_733_reg_76829_reg.
DSP Report: register mul_ln1118_733_reg_76829_reg is absorbed into DSP mul_ln1118_733_reg_76829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_733_reg_76829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_733_reg_76829_reg.
DSP Report: Generating DSP mul_ln1118_732_reg_76824_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_732_reg_76824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_732_reg_76824_reg.
DSP Report: register mul_ln1118_732_reg_76824_reg is absorbed into DSP mul_ln1118_732_reg_76824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_732_reg_76824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_732_reg_76824_reg.
DSP Report: Generating DSP mul_ln1118_735_reg_76839_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_735_reg_76839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_735_reg_76839_reg.
DSP Report: register mul_ln1118_735_reg_76839_reg is absorbed into DSP mul_ln1118_735_reg_76839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_735_reg_76839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_735_reg_76839_reg.
DSP Report: Generating DSP mul_ln1118_734_reg_76834_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_734_reg_76834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_734_reg_76834_reg.
DSP Report: register mul_ln1118_734_reg_76834_reg is absorbed into DSP mul_ln1118_734_reg_76834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_734_reg_76834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_734_reg_76834_reg.
DSP Report: Generating DSP mul_ln1118_737_reg_76849_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_737_reg_76849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_737_reg_76849_reg.
DSP Report: register mul_ln1118_737_reg_76849_reg is absorbed into DSP mul_ln1118_737_reg_76849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_737_reg_76849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_737_reg_76849_reg.
DSP Report: Generating DSP mul_ln1118_736_reg_76844_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_736_reg_76844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_736_reg_76844_reg.
DSP Report: register mul_ln1118_736_reg_76844_reg is absorbed into DSP mul_ln1118_736_reg_76844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_736_reg_76844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_736_reg_76844_reg.
DSP Report: Generating DSP mul_ln1118_740_reg_76864_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_740_reg_76864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_740_reg_76864_reg.
DSP Report: register mul_ln1118_740_reg_76864_reg is absorbed into DSP mul_ln1118_740_reg_76864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_740_reg_76864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_740_reg_76864_reg.
DSP Report: Generating DSP mul_ln1118_738_reg_76854_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_738_reg_76854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_738_reg_76854_reg.
DSP Report: register mul_ln1118_738_reg_76854_reg is absorbed into DSP mul_ln1118_738_reg_76854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_738_reg_76854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_738_reg_76854_reg.
DSP Report: Generating DSP mul_ln1118_739_reg_76859_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_739_reg_76859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_739_reg_76859_reg.
DSP Report: register mul_ln1118_739_reg_76859_reg is absorbed into DSP mul_ln1118_739_reg_76859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_739_reg_76859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_739_reg_76859_reg.
DSP Report: Generating DSP mul_ln1118_974_reg_78034_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_974_reg_78034_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_974_reg_78034_reg.
DSP Report: register mul_ln1118_974_reg_78034_reg is absorbed into DSP mul_ln1118_974_reg_78034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_974_reg_78034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_974_reg_78034_reg.
DSP Report: Generating DSP mul_ln1118_629_reg_76309_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_629_reg_76309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_629_reg_76309_reg.
DSP Report: register mul_ln1118_629_reg_76309_reg is absorbed into DSP mul_ln1118_629_reg_76309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_629_reg_76309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_629_reg_76309_reg.
DSP Report: Generating DSP mul_ln1118_628_reg_76304_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_628_reg_76304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_628_reg_76304_reg.
DSP Report: register mul_ln1118_628_reg_76304_reg is absorbed into DSP mul_ln1118_628_reg_76304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_628_reg_76304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_628_reg_76304_reg.
DSP Report: Generating DSP mul_ln1118_632_reg_76324_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_632_reg_76324_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_632_reg_76324_reg.
DSP Report: register mul_ln1118_632_reg_76324_reg is absorbed into DSP mul_ln1118_632_reg_76324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_632_reg_76324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_632_reg_76324_reg.
DSP Report: Generating DSP mul_ln1118_630_reg_76314_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_630_reg_76314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_630_reg_76314_reg.
DSP Report: register mul_ln1118_630_reg_76314_reg is absorbed into DSP mul_ln1118_630_reg_76314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_630_reg_76314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_630_reg_76314_reg.
DSP Report: Generating DSP mul_ln1118_631_reg_76319_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_631_reg_76319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_631_reg_76319_reg.
DSP Report: register mul_ln1118_631_reg_76319_reg is absorbed into DSP mul_ln1118_631_reg_76319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_631_reg_76319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_631_reg_76319_reg.
DSP Report: Generating DSP mul_ln1118_607_reg_76199_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_607_reg_76199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_607_reg_76199_reg.
DSP Report: register mul_ln1118_607_reg_76199_reg is absorbed into DSP mul_ln1118_607_reg_76199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_607_reg_76199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_607_reg_76199_reg.
DSP Report: Generating DSP mul_ln1118_606_reg_76194_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_606_reg_76194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_606_reg_76194_reg.
DSP Report: register mul_ln1118_606_reg_76194_reg is absorbed into DSP mul_ln1118_606_reg_76194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_606_reg_76194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_606_reg_76194_reg.
DSP Report: Generating DSP mul_ln1118_609_reg_76209_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_609_reg_76209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_609_reg_76209_reg.
DSP Report: register mul_ln1118_609_reg_76209_reg is absorbed into DSP mul_ln1118_609_reg_76209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_609_reg_76209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_609_reg_76209_reg.
DSP Report: Generating DSP mul_ln1118_608_reg_76204_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_608_reg_76204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_608_reg_76204_reg.
DSP Report: register mul_ln1118_608_reg_76204_reg is absorbed into DSP mul_ln1118_608_reg_76204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_608_reg_76204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_608_reg_76204_reg.
DSP Report: Generating DSP mul_ln1118_611_reg_76219_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_611_reg_76219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_611_reg_76219_reg.
DSP Report: register mul_ln1118_611_reg_76219_reg is absorbed into DSP mul_ln1118_611_reg_76219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_611_reg_76219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_611_reg_76219_reg.
DSP Report: Generating DSP mul_ln1118_610_reg_76214_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_610_reg_76214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_610_reg_76214_reg.
DSP Report: register mul_ln1118_610_reg_76214_reg is absorbed into DSP mul_ln1118_610_reg_76214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_610_reg_76214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_610_reg_76214_reg.
DSP Report: Generating DSP mul_ln1118_614_reg_76234_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_614_reg_76234_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_614_reg_76234_reg.
DSP Report: register mul_ln1118_614_reg_76234_reg is absorbed into DSP mul_ln1118_614_reg_76234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_614_reg_76234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_614_reg_76234_reg.
DSP Report: Generating DSP mul_ln1118_612_reg_76224_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_612_reg_76224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_612_reg_76224_reg.
DSP Report: register mul_ln1118_612_reg_76224_reg is absorbed into DSP mul_ln1118_612_reg_76224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_612_reg_76224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_612_reg_76224_reg.
DSP Report: Generating DSP mul_ln1118_613_reg_76229_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_613_reg_76229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_613_reg_76229_reg.
DSP Report: register mul_ln1118_613_reg_76229_reg is absorbed into DSP mul_ln1118_613_reg_76229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_613_reg_76229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_613_reg_76229_reg.
DSP Report: Generating DSP mul_ln1118_1025_reg_78289_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1025_reg_78289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1025_reg_78289_reg.
DSP Report: register mul_ln1118_1025_reg_78289_reg is absorbed into DSP mul_ln1118_1025_reg_78289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1025_reg_78289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1025_reg_78289_reg.
DSP Report: Generating DSP mul_ln1118_1024_reg_78284_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1024_reg_78284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1024_reg_78284_reg.
DSP Report: register mul_ln1118_1024_reg_78284_reg is absorbed into DSP mul_ln1118_1024_reg_78284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1024_reg_78284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1024_reg_78284_reg.
DSP Report: Generating DSP mul_ln1118_1028_reg_78304_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1028_reg_78304_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1028_reg_78304_reg.
DSP Report: register mul_ln1118_1028_reg_78304_reg is absorbed into DSP mul_ln1118_1028_reg_78304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1028_reg_78304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1028_reg_78304_reg.
DSP Report: Generating DSP mul_ln1118_1026_reg_78294_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1026_reg_78294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1026_reg_78294_reg.
DSP Report: register mul_ln1118_1026_reg_78294_reg is absorbed into DSP mul_ln1118_1026_reg_78294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1026_reg_78294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1026_reg_78294_reg.
DSP Report: Generating DSP mul_ln1118_1027_reg_78299_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1027_reg_78299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1027_reg_78299_reg.
DSP Report: register mul_ln1118_1027_reg_78299_reg is absorbed into DSP mul_ln1118_1027_reg_78299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1027_reg_78299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1027_reg_78299_reg.
DSP Report: Generating DSP mul_ln1118_573_reg_76029_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_573_reg_76029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_573_reg_76029_reg.
DSP Report: register mul_ln1118_573_reg_76029_reg is absorbed into DSP mul_ln1118_573_reg_76029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_573_reg_76029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_573_reg_76029_reg.
DSP Report: Generating DSP mul_ln1118_572_reg_76024_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_572_reg_76024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_572_reg_76024_reg.
DSP Report: register mul_ln1118_572_reg_76024_reg is absorbed into DSP mul_ln1118_572_reg_76024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_572_reg_76024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_572_reg_76024_reg.
DSP Report: Generating DSP mul_ln1118_571_reg_76019_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_571_reg_76019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_571_reg_76019_reg.
DSP Report: register mul_ln1118_571_reg_76019_reg is absorbed into DSP mul_ln1118_571_reg_76019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_571_reg_76019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_571_reg_76019_reg.
DSP Report: Generating DSP mul_ln1118_570_reg_76014_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_570_reg_76014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_570_reg_76014_reg.
DSP Report: register mul_ln1118_570_reg_76014_reg is absorbed into DSP mul_ln1118_570_reg_76014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_570_reg_76014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_570_reg_76014_reg.
DSP Report: Generating DSP mul_ln1118_1039_reg_78359_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1039_reg_78359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1039_reg_78359_reg.
DSP Report: register mul_ln1118_1039_reg_78359_reg is absorbed into DSP mul_ln1118_1039_reg_78359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1039_reg_78359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1039_reg_78359_reg.
DSP Report: Generating DSP mul_ln1118_1038_reg_78354_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1038_reg_78354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1038_reg_78354_reg.
DSP Report: register mul_ln1118_1038_reg_78354_reg is absorbed into DSP mul_ln1118_1038_reg_78354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1038_reg_78354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1038_reg_78354_reg.
DSP Report: Generating DSP mul_ln1118_1041_reg_78369_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1041_reg_78369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1041_reg_78369_reg.
DSP Report: register mul_ln1118_1041_reg_78369_reg is absorbed into DSP mul_ln1118_1041_reg_78369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1041_reg_78369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1041_reg_78369_reg.
DSP Report: Generating DSP mul_ln1118_1040_reg_78364_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1040_reg_78364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1040_reg_78364_reg.
DSP Report: register mul_ln1118_1040_reg_78364_reg is absorbed into DSP mul_ln1118_1040_reg_78364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1040_reg_78364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1040_reg_78364_reg.
DSP Report: Generating DSP mul_ln1118_1043_reg_78379_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1043_reg_78379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1043_reg_78379_reg.
DSP Report: register mul_ln1118_1043_reg_78379_reg is absorbed into DSP mul_ln1118_1043_reg_78379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1043_reg_78379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1043_reg_78379_reg.
DSP Report: Generating DSP mul_ln1118_1042_reg_78374_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1042_reg_78374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1042_reg_78374_reg.
DSP Report: register mul_ln1118_1042_reg_78374_reg is absorbed into DSP mul_ln1118_1042_reg_78374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1042_reg_78374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1042_reg_78374_reg.
DSP Report: Generating DSP mul_ln1118_1046_reg_78394_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1046_reg_78394_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1046_reg_78394_reg.
DSP Report: register mul_ln1118_1046_reg_78394_reg is absorbed into DSP mul_ln1118_1046_reg_78394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1046_reg_78394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1046_reg_78394_reg.
DSP Report: Generating DSP mul_ln1118_1044_reg_78384_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1044_reg_78384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1044_reg_78384_reg.
DSP Report: register mul_ln1118_1044_reg_78384_reg is absorbed into DSP mul_ln1118_1044_reg_78384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1044_reg_78384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1044_reg_78384_reg.
DSP Report: Generating DSP mul_ln1118_1045_reg_78389_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1045_reg_78389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1045_reg_78389_reg.
DSP Report: register mul_ln1118_1045_reg_78389_reg is absorbed into DSP mul_ln1118_1045_reg_78389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1045_reg_78389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1045_reg_78389_reg.
DSP Report: Generating DSP mul_ln1118_1149_reg_78909_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1149_reg_78909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1149_reg_78909_reg.
DSP Report: register mul_ln1118_1149_reg_78909_reg is absorbed into DSP mul_ln1118_1149_reg_78909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1149_reg_78909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1149_reg_78909_reg.
DSP Report: Generating DSP mul_ln1118_1148_reg_78904_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1148_reg_78904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1148_reg_78904_reg.
DSP Report: register mul_ln1118_1148_reg_78904_reg is absorbed into DSP mul_ln1118_1148_reg_78904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1148_reg_78904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1148_reg_78904_reg.
DSP Report: Generating DSP mul_ln1118_1151_reg_78919_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1151_reg_78919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1151_reg_78919_reg.
DSP Report: register mul_ln1118_1151_reg_78919_reg is absorbed into DSP mul_ln1118_1151_reg_78919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1151_reg_78919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1151_reg_78919_reg.
DSP Report: Generating DSP mul_ln1118_1150_reg_78914_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1150_reg_78914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1150_reg_78914_reg.
DSP Report: register mul_ln1118_1150_reg_78914_reg is absorbed into DSP mul_ln1118_1150_reg_78914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1150_reg_78914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1150_reg_78914_reg.
DSP Report: Generating DSP mul_ln1118_1154_reg_78934_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1154_reg_78934_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1154_reg_78934_reg.
DSP Report: register mul_ln1118_1154_reg_78934_reg is absorbed into DSP mul_ln1118_1154_reg_78934_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1154_reg_78934_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1154_reg_78934_reg.
DSP Report: Generating DSP mul_ln1118_1152_reg_78924_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1152_reg_78924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1152_reg_78924_reg.
DSP Report: register mul_ln1118_1152_reg_78924_reg is absorbed into DSP mul_ln1118_1152_reg_78924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1152_reg_78924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1152_reg_78924_reg.
DSP Report: Generating DSP mul_ln1118_1153_reg_78929_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1153_reg_78929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1153_reg_78929_reg.
DSP Report: register mul_ln1118_1153_reg_78929_reg is absorbed into DSP mul_ln1118_1153_reg_78929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1153_reg_78929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1153_reg_78929_reg.
DSP Report: Generating DSP mul_ln1118_535_reg_75839_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_535_reg_75839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_535_reg_75839_reg.
DSP Report: register mul_ln1118_535_reg_75839_reg is absorbed into DSP mul_ln1118_535_reg_75839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_535_reg_75839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_535_reg_75839_reg.
DSP Report: Generating DSP mul_ln1118_534_reg_75834_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_534_reg_75834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_534_reg_75834_reg.
DSP Report: register mul_ln1118_534_reg_75834_reg is absorbed into DSP mul_ln1118_534_reg_75834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_534_reg_75834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_534_reg_75834_reg.
DSP Report: Generating DSP mul_ln1118_537_reg_75849_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_537_reg_75849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_537_reg_75849_reg.
DSP Report: register mul_ln1118_537_reg_75849_reg is absorbed into DSP mul_ln1118_537_reg_75849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_537_reg_75849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_537_reg_75849_reg.
DSP Report: Generating DSP mul_ln1118_536_reg_75844_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_536_reg_75844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_536_reg_75844_reg.
DSP Report: register mul_ln1118_536_reg_75844_reg is absorbed into DSP mul_ln1118_536_reg_75844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_536_reg_75844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_536_reg_75844_reg.
DSP Report: Generating DSP mul_ln1118_539_reg_75859_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_539_reg_75859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_539_reg_75859_reg.
DSP Report: register mul_ln1118_539_reg_75859_reg is absorbed into DSP mul_ln1118_539_reg_75859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_539_reg_75859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_539_reg_75859_reg.
DSP Report: Generating DSP mul_ln1118_538_reg_75854_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_538_reg_75854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_538_reg_75854_reg.
DSP Report: register mul_ln1118_538_reg_75854_reg is absorbed into DSP mul_ln1118_538_reg_75854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_538_reg_75854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_538_reg_75854_reg.
DSP Report: Generating DSP mul_ln1118_1057_reg_78449_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1057_reg_78449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1057_reg_78449_reg.
DSP Report: register mul_ln1118_1057_reg_78449_reg is absorbed into DSP mul_ln1118_1057_reg_78449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1057_reg_78449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1057_reg_78449_reg.
DSP Report: Generating DSP mul_ln1118_1056_reg_78444_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1056_reg_78444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1056_reg_78444_reg.
DSP Report: register mul_ln1118_1056_reg_78444_reg is absorbed into DSP mul_ln1118_1056_reg_78444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1056_reg_78444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1056_reg_78444_reg.
DSP Report: Generating DSP mul_ln1118_1059_reg_78459_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1059_reg_78459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1059_reg_78459_reg.
DSP Report: register mul_ln1118_1059_reg_78459_reg is absorbed into DSP mul_ln1118_1059_reg_78459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1059_reg_78459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1059_reg_78459_reg.
DSP Report: Generating DSP mul_ln1118_1058_reg_78454_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1058_reg_78454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1058_reg_78454_reg.
DSP Report: register mul_ln1118_1058_reg_78454_reg is absorbed into DSP mul_ln1118_1058_reg_78454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1058_reg_78454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1058_reg_78454_reg.
DSP Report: Generating DSP mul_ln1118_1061_reg_78469_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1061_reg_78469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1061_reg_78469_reg.
DSP Report: register mul_ln1118_1061_reg_78469_reg is absorbed into DSP mul_ln1118_1061_reg_78469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1061_reg_78469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1061_reg_78469_reg.
DSP Report: Generating DSP mul_ln1118_1060_reg_78464_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1060_reg_78464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1060_reg_78464_reg.
DSP Report: register mul_ln1118_1060_reg_78464_reg is absorbed into DSP mul_ln1118_1060_reg_78464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1060_reg_78464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1060_reg_78464_reg.
DSP Report: Generating DSP mul_ln1118_1064_reg_78484_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1064_reg_78484_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1064_reg_78484_reg.
DSP Report: register mul_ln1118_1064_reg_78484_reg is absorbed into DSP mul_ln1118_1064_reg_78484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1064_reg_78484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1064_reg_78484_reg.
DSP Report: Generating DSP mul_ln1118_1062_reg_78474_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1062_reg_78474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1062_reg_78474_reg.
DSP Report: register mul_ln1118_1062_reg_78474_reg is absorbed into DSP mul_ln1118_1062_reg_78474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1062_reg_78474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1062_reg_78474_reg.
DSP Report: Generating DSP mul_ln1118_1063_reg_78479_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1063_reg_78479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1063_reg_78479_reg.
DSP Report: register mul_ln1118_1063_reg_78479_reg is absorbed into DSP mul_ln1118_1063_reg_78479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1063_reg_78479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1063_reg_78479_reg.
DSP Report: Generating DSP mul_ln1118_1075_reg_78539_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1075_reg_78539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1075_reg_78539_reg.
DSP Report: register mul_ln1118_1075_reg_78539_reg is absorbed into DSP mul_ln1118_1075_reg_78539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1075_reg_78539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1075_reg_78539_reg.
DSP Report: Generating DSP mul_ln1118_1074_reg_78534_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1074_reg_78534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1074_reg_78534_reg.
DSP Report: register mul_ln1118_1074_reg_78534_reg is absorbed into DSP mul_ln1118_1074_reg_78534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1074_reg_78534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1074_reg_78534_reg.
DSP Report: Generating DSP mul_ln1118_1077_reg_78549_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1077_reg_78549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1077_reg_78549_reg.
DSP Report: register mul_ln1118_1077_reg_78549_reg is absorbed into DSP mul_ln1118_1077_reg_78549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1077_reg_78549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1077_reg_78549_reg.
DSP Report: Generating DSP mul_ln1118_1076_reg_78544_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1076_reg_78544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1076_reg_78544_reg.
DSP Report: register mul_ln1118_1076_reg_78544_reg is absorbed into DSP mul_ln1118_1076_reg_78544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1076_reg_78544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1076_reg_78544_reg.
DSP Report: Generating DSP mul_ln1118_1079_reg_78559_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1079_reg_78559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1079_reg_78559_reg.
DSP Report: register mul_ln1118_1079_reg_78559_reg is absorbed into DSP mul_ln1118_1079_reg_78559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1079_reg_78559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1079_reg_78559_reg.
DSP Report: Generating DSP mul_ln1118_1078_reg_78554_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1078_reg_78554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1078_reg_78554_reg.
DSP Report: register mul_ln1118_1078_reg_78554_reg is absorbed into DSP mul_ln1118_1078_reg_78554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1078_reg_78554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1078_reg_78554_reg.
DSP Report: Generating DSP mul_ln1118_1082_reg_78574_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1082_reg_78574_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1082_reg_78574_reg.
DSP Report: register mul_ln1118_1082_reg_78574_reg is absorbed into DSP mul_ln1118_1082_reg_78574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1082_reg_78574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1082_reg_78574_reg.
DSP Report: Generating DSP mul_ln1118_1080_reg_78564_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1080_reg_78564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1080_reg_78564_reg.
DSP Report: register mul_ln1118_1080_reg_78564_reg is absorbed into DSP mul_ln1118_1080_reg_78564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1080_reg_78564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1080_reg_78564_reg.
DSP Report: Generating DSP mul_ln1118_1081_reg_78569_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1081_reg_78569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1081_reg_78569_reg.
DSP Report: register mul_ln1118_1081_reg_78569_reg is absorbed into DSP mul_ln1118_1081_reg_78569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1081_reg_78569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1081_reg_78569_reg.
DSP Report: Generating DSP mul_ln1118_1093_reg_78629_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1093_reg_78629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1093_reg_78629_reg.
DSP Report: register mul_ln1118_1093_reg_78629_reg is absorbed into DSP mul_ln1118_1093_reg_78629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1093_reg_78629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1093_reg_78629_reg.
DSP Report: Generating DSP mul_ln1118_1092_reg_78624_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1092_reg_78624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1092_reg_78624_reg.
DSP Report: register mul_ln1118_1092_reg_78624_reg is absorbed into DSP mul_ln1118_1092_reg_78624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1092_reg_78624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1092_reg_78624_reg.
DSP Report: Generating DSP mul_ln1118_269_reg_74509_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_266_reg_61761_reg is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: register mul_ln1118_269_reg_74509_reg is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_269_reg_74509_reg.
DSP Report: Generating DSP mul_ln1118_270_reg_74514_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_267_reg_61766_reg is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: register mul_ln1118_270_reg_74514_reg is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_270_reg_74514_reg.
DSP Report: Generating DSP mul_ln1118_271_reg_74519_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_268_reg_61771_reg is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: register mul_ln1118_271_reg_74519_reg is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_271_reg_74519_reg.
DSP Report: Generating DSP mul_ln1118_463_reg_75479_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_463_reg_75479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_463_reg_75479_reg.
DSP Report: register mul_ln1118_463_reg_75479_reg is absorbed into DSP mul_ln1118_463_reg_75479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_463_reg_75479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_463_reg_75479_reg.
DSP Report: Generating DSP mul_ln1118_462_reg_75474_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_462_reg_75474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_462_reg_75474_reg.
DSP Report: register mul_ln1118_462_reg_75474_reg is absorbed into DSP mul_ln1118_462_reg_75474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_462_reg_75474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_462_reg_75474_reg.
DSP Report: Generating DSP mul_ln1118_465_reg_75489_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_465_reg_75489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_465_reg_75489_reg.
DSP Report: register mul_ln1118_465_reg_75489_reg is absorbed into DSP mul_ln1118_465_reg_75489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_465_reg_75489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_465_reg_75489_reg.
DSP Report: Generating DSP mul_ln1118_464_reg_75484_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_464_reg_75484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_464_reg_75484_reg.
DSP Report: register mul_ln1118_464_reg_75484_reg is absorbed into DSP mul_ln1118_464_reg_75484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_464_reg_75484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_464_reg_75484_reg.
DSP Report: Generating DSP mul_ln1118_467_reg_75499_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_467_reg_75499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_467_reg_75499_reg.
DSP Report: register mul_ln1118_467_reg_75499_reg is absorbed into DSP mul_ln1118_467_reg_75499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_467_reg_75499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_467_reg_75499_reg.
DSP Report: Generating DSP mul_ln1118_466_reg_75494_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_466_reg_75494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_466_reg_75494_reg.
DSP Report: register mul_ln1118_466_reg_75494_reg is absorbed into DSP mul_ln1118_466_reg_75494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_466_reg_75494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_466_reg_75494_reg.
DSP Report: Generating DSP mul_ln1118_1111_reg_78719_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1111_reg_78719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1111_reg_78719_reg.
DSP Report: register mul_ln1118_1111_reg_78719_reg is absorbed into DSP mul_ln1118_1111_reg_78719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1111_reg_78719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1111_reg_78719_reg.
DSP Report: Generating DSP mul_ln1118_1110_reg_78714_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1110_reg_78714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1110_reg_78714_reg.
DSP Report: register mul_ln1118_1110_reg_78714_reg is absorbed into DSP mul_ln1118_1110_reg_78714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1110_reg_78714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1110_reg_78714_reg.
DSP Report: Generating DSP mul_ln1118_1113_reg_78729_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1113_reg_78729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1113_reg_78729_reg.
DSP Report: register mul_ln1118_1113_reg_78729_reg is absorbed into DSP mul_ln1118_1113_reg_78729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1113_reg_78729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1113_reg_78729_reg.
DSP Report: Generating DSP mul_ln1118_1112_reg_78724_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1112_reg_78724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1112_reg_78724_reg.
DSP Report: register mul_ln1118_1112_reg_78724_reg is absorbed into DSP mul_ln1118_1112_reg_78724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1112_reg_78724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1112_reg_78724_reg.
DSP Report: Generating DSP mul_ln1118_1115_reg_78739_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1115_reg_78739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1115_reg_78739_reg.
DSP Report: register mul_ln1118_1115_reg_78739_reg is absorbed into DSP mul_ln1118_1115_reg_78739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1115_reg_78739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1115_reg_78739_reg.
DSP Report: Generating DSP mul_ln1118_1114_reg_78734_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1114_reg_78734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1114_reg_78734_reg.
DSP Report: register mul_ln1118_1114_reg_78734_reg is absorbed into DSP mul_ln1118_1114_reg_78734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1114_reg_78734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1114_reg_78734_reg.
DSP Report: Generating DSP mul_ln1118_1118_reg_78754_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1118_reg_78754_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1118_reg_78754_reg.
DSP Report: register mul_ln1118_1118_reg_78754_reg is absorbed into DSP mul_ln1118_1118_reg_78754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1118_reg_78754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1118_reg_78754_reg.
DSP Report: Generating DSP mul_ln1118_1116_reg_78744_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1116_reg_78744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1116_reg_78744_reg.
DSP Report: register mul_ln1118_1116_reg_78744_reg is absorbed into DSP mul_ln1118_1116_reg_78744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1116_reg_78744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1116_reg_78744_reg.
DSP Report: Generating DSP mul_ln1118_1117_reg_78749_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1117_reg_78749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1117_reg_78749_reg.
DSP Report: register mul_ln1118_1117_reg_78749_reg is absorbed into DSP mul_ln1118_1117_reg_78749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1117_reg_78749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1117_reg_78749_reg.
DSP Report: Generating DSP mul_ln1118_341_reg_74869_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_338_reg_62121_reg is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: register mul_ln1118_341_reg_74869_reg is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_341_reg_74869_reg.
DSP Report: Generating DSP mul_ln1118_340_reg_74864_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_337_reg_62116_reg is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: register mul_ln1118_340_reg_74864_reg is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_340_reg_74864_reg.
DSP Report: Generating DSP mul_ln1118_344_reg_74884_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_341_reg_62136_reg is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: register mul_ln1118_344_reg_74884_reg is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_344_reg_74884_reg.
DSP Report: Generating DSP mul_ln1118_342_reg_74874_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_339_reg_62126_reg is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: register mul_ln1118_342_reg_74874_reg is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_342_reg_74874_reg.
DSP Report: Generating DSP mul_ln1118_343_reg_74879_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_340_reg_62131_reg is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: register mul_ln1118_343_reg_74879_reg is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_343_reg_74879_reg.
DSP Report: Generating DSP mul_ln1118_359_reg_74959_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_356_reg_62211_reg is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: register mul_ln1118_359_reg_74959_reg is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_359_reg_74959_reg.
DSP Report: Generating DSP mul_ln1118_358_reg_74954_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_355_reg_62206_reg is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: register mul_ln1118_358_reg_74954_reg is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_358_reg_74954_reg.
DSP Report: Generating DSP mul_ln1118_362_reg_74974_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_359_reg_62226_reg is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: register mul_ln1118_362_reg_74974_reg is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_362_reg_74974_reg.
DSP Report: Generating DSP mul_ln1118_360_reg_74964_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_357_reg_62216_reg is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: register mul_ln1118_360_reg_74964_reg is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_360_reg_74964_reg.
DSP Report: Generating DSP mul_ln1118_1129_reg_78809_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1129_reg_78809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1129_reg_78809_reg.
DSP Report: register mul_ln1118_1129_reg_78809_reg is absorbed into DSP mul_ln1118_1129_reg_78809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1129_reg_78809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1129_reg_78809_reg.
DSP Report: Generating DSP mul_ln1118_1128_reg_78804_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1128_reg_78804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1128_reg_78804_reg.
DSP Report: register mul_ln1118_1128_reg_78804_reg is absorbed into DSP mul_ln1118_1128_reg_78804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1128_reg_78804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1128_reg_78804_reg.
DSP Report: Generating DSP mul_ln1118_1131_reg_78819_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1131_reg_78819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1131_reg_78819_reg.
DSP Report: register mul_ln1118_1131_reg_78819_reg is absorbed into DSP mul_ln1118_1131_reg_78819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1131_reg_78819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1131_reg_78819_reg.
DSP Report: Generating DSP mul_ln1118_1130_reg_78814_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1130_reg_78814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1130_reg_78814_reg.
DSP Report: register mul_ln1118_1130_reg_78814_reg is absorbed into DSP mul_ln1118_1130_reg_78814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1130_reg_78814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1130_reg_78814_reg.
DSP Report: Generating DSP mul_ln1118_1133_reg_78829_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1133_reg_78829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1133_reg_78829_reg.
DSP Report: register mul_ln1118_1133_reg_78829_reg is absorbed into DSP mul_ln1118_1133_reg_78829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1133_reg_78829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1133_reg_78829_reg.
DSP Report: Generating DSP mul_ln1118_1132_reg_78824_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1132_reg_78824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1132_reg_78824_reg.
DSP Report: register mul_ln1118_1132_reg_78824_reg is absorbed into DSP mul_ln1118_1132_reg_78824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1132_reg_78824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1132_reg_78824_reg.
DSP Report: Generating DSP mul_ln1118_1136_reg_78844_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1136_reg_78844_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1136_reg_78844_reg.
DSP Report: register mul_ln1118_1136_reg_78844_reg is absorbed into DSP mul_ln1118_1136_reg_78844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1136_reg_78844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1136_reg_78844_reg.
DSP Report: Generating DSP mul_ln1118_1134_reg_78834_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1134_reg_78834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1134_reg_78834_reg.
DSP Report: register mul_ln1118_1134_reg_78834_reg is absorbed into DSP mul_ln1118_1134_reg_78834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1134_reg_78834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1134_reg_78834_reg.
DSP Report: Generating DSP mul_ln1118_1135_reg_78839_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1135_reg_78839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1135_reg_78839_reg.
DSP Report: register mul_ln1118_1135_reg_78839_reg is absorbed into DSP mul_ln1118_1135_reg_78839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1135_reg_78839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1135_reg_78839_reg.
DSP Report: Generating DSP mul_ln1118_409_reg_75209_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_406_reg_62461_reg is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: register mul_ln1118_409_reg_75209_reg is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_409_reg_75209_reg.
DSP Report: Generating DSP mul_ln1118_413_reg_75229_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_413_reg_75229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_413_reg_75229_reg.
DSP Report: register mul_ln1118_413_reg_75229_reg is absorbed into DSP mul_ln1118_413_reg_75229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_413_reg_75229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_413_reg_75229_reg.
DSP Report: Generating DSP mul_ln1118_412_reg_75224_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_412_reg_75224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_412_reg_75224_reg.
DSP Report: register mul_ln1118_412_reg_75224_reg is absorbed into DSP mul_ln1118_412_reg_75224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_412_reg_75224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_412_reg_75224_reg.
DSP Report: Generating DSP mul_ln1118_416_reg_75244_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_416_reg_75244_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U1937/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_416_reg_75244_reg.
DSP Report: register mul_ln1118_416_reg_75244_reg is absorbed into DSP mul_ln1118_416_reg_75244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_416_reg_75244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_416_reg_75244_reg.
DSP Report: Generating DSP mul_ln1118_414_reg_75234_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_414_reg_75234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_414_reg_75234_reg.
DSP Report: register mul_ln1118_414_reg_75234_reg is absorbed into DSP mul_ln1118_414_reg_75234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_414_reg_75234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_414_reg_75234_reg.
DSP Report: Generating DSP mul_ln1118_415_reg_75239_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_415_reg_75239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_415_reg_75239_reg.
DSP Report: register mul_ln1118_415_reg_75239_reg is absorbed into DSP mul_ln1118_415_reg_75239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_415_reg_75239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_415_reg_75239_reg.
DSP Report: Generating DSP mul_ln1118_796_reg_77144_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_796_reg_77144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_796_reg_77144_reg.
DSP Report: register mul_ln1118_796_reg_77144_reg is absorbed into DSP mul_ln1118_796_reg_77144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_796_reg_77144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_796_reg_77144_reg.
DSP Report: Generating DSP mul_ln1118_795_reg_77139_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_795_reg_77139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_795_reg_77139_reg.
DSP Report: register mul_ln1118_795_reg_77139_reg is absorbed into DSP mul_ln1118_795_reg_77139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_795_reg_77139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_795_reg_77139_reg.
DSP Report: Generating DSP mul_ln1118_798_reg_77154_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_798_reg_77154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_798_reg_77154_reg.
DSP Report: register mul_ln1118_798_reg_77154_reg is absorbed into DSP mul_ln1118_798_reg_77154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_798_reg_77154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_798_reg_77154_reg.
DSP Report: Generating DSP mul_ln1118_797_reg_77149_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_797_reg_77149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_797_reg_77149_reg.
DSP Report: register mul_ln1118_797_reg_77149_reg is absorbed into DSP mul_ln1118_797_reg_77149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_797_reg_77149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_797_reg_77149_reg.
DSP Report: Generating DSP mul_ln1118_800_reg_77164_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_800_reg_77164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_800_reg_77164_reg.
DSP Report: register mul_ln1118_800_reg_77164_reg is absorbed into DSP mul_ln1118_800_reg_77164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_800_reg_77164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_800_reg_77164_reg.
DSP Report: Generating DSP mul_ln1118_799_reg_77159_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_799_reg_77159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_799_reg_77159_reg.
DSP Report: register mul_ln1118_799_reg_77159_reg is absorbed into DSP mul_ln1118_799_reg_77159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_799_reg_77159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_799_reg_77159_reg.
DSP Report: Generating DSP mul_ln1118_1012_reg_78224_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1012_reg_78224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1012_reg_78224_reg.
DSP Report: register mul_ln1118_1012_reg_78224_reg is absorbed into DSP mul_ln1118_1012_reg_78224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1012_reg_78224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1012_reg_78224_reg.
DSP Report: Generating DSP mul_ln1118_1011_reg_78219_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1011_reg_78219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1011_reg_78219_reg.
DSP Report: register mul_ln1118_1011_reg_78219_reg is absorbed into DSP mul_ln1118_1011_reg_78219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1011_reg_78219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1011_reg_78219_reg.
DSP Report: Generating DSP mul_ln1118_1014_reg_78234_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1014_reg_78234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1014_reg_78234_reg.
DSP Report: register mul_ln1118_1014_reg_78234_reg is absorbed into DSP mul_ln1118_1014_reg_78234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1014_reg_78234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1014_reg_78234_reg.
DSP Report: Generating DSP mul_ln1118_1013_reg_78229_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1013_reg_78229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1013_reg_78229_reg.
DSP Report: register mul_ln1118_1013_reg_78229_reg is absorbed into DSP mul_ln1118_1013_reg_78229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1013_reg_78229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1013_reg_78229_reg.
DSP Report: Generating DSP mul_ln1118_1016_reg_78244_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1016_reg_78244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1016_reg_78244_reg.
DSP Report: register mul_ln1118_1016_reg_78244_reg is absorbed into DSP mul_ln1118_1016_reg_78244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1016_reg_78244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1016_reg_78244_reg.
DSP Report: Generating DSP mul_ln1118_1015_reg_78239_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1015_reg_78239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1015_reg_78239_reg.
DSP Report: register mul_ln1118_1015_reg_78239_reg is absorbed into DSP mul_ln1118_1015_reg_78239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1015_reg_78239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1015_reg_78239_reg.
DSP Report: Generating DSP mul_ln1118_1021_reg_78269_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1021_reg_78269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1021_reg_78269_reg.
DSP Report: register mul_ln1118_1021_reg_78269_reg is absorbed into DSP mul_ln1118_1021_reg_78269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1021_reg_78269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1021_reg_78269_reg.
DSP Report: Generating DSP mul_ln1118_1020_reg_78264_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1020_reg_78264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1020_reg_78264_reg.
DSP Report: register mul_ln1118_1020_reg_78264_reg is absorbed into DSP mul_ln1118_1020_reg_78264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1020_reg_78264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1020_reg_78264_reg.
DSP Report: Generating DSP mul_ln1118_1023_reg_78279_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1023_reg_78279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1023_reg_78279_reg.
DSP Report: register mul_ln1118_1023_reg_78279_reg is absorbed into DSP mul_ln1118_1023_reg_78279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1023_reg_78279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1023_reg_78279_reg.
DSP Report: Generating DSP mul_ln1118_1022_reg_78274_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1022_reg_78274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1022_reg_78274_reg.
DSP Report: register mul_ln1118_1022_reg_78274_reg is absorbed into DSP mul_ln1118_1022_reg_78274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1022_reg_78274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1022_reg_78274_reg.
DSP Report: Generating DSP mul_ln1118_130_reg_73814_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_127_reg_61066_reg is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: register mul_ln1118_130_reg_73814_reg is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_130_reg_73814_reg.
DSP Report: Generating DSP mul_ln1118_129_reg_73809_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_126_reg_61061_reg is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: register mul_ln1118_129_reg_73809_reg is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_129_reg_73809_reg.
DSP Report: Generating DSP mul_ln1118_132_reg_73824_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_129_reg_61076_reg is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: register mul_ln1118_132_reg_73824_reg is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_132_reg_73824_reg.
DSP Report: Generating DSP mul_ln1118_131_reg_73819_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_128_reg_61071_reg is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: register mul_ln1118_131_reg_73819_reg is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_131_reg_73819_reg.
DSP Report: Generating DSP mul_ln1118_134_reg_73834_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_131_reg_61086_reg is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: register mul_ln1118_134_reg_73834_reg is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_134_reg_73834_reg.
DSP Report: Generating DSP mul_ln1118_133_reg_73829_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_130_reg_61081_reg is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: register mul_ln1118_133_reg_73829_reg is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_133_reg_73829_reg.
DSP Report: Generating DSP mul_ln1118_137_reg_73849_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_134_reg_61101_reg is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: register mul_ln1118_137_reg_73849_reg is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_137_reg_73849_reg.
DSP Report: Generating DSP mul_ln1118_135_reg_73839_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_132_reg_61091_reg is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: register mul_ln1118_135_reg_73839_reg is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_135_reg_73839_reg.
DSP Report: Generating DSP mul_ln1118_136_reg_73844_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_133_reg_61096_reg is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: register mul_ln1118_136_reg_73844_reg is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_136_reg_73844_reg.
DSP Report: Generating DSP mul_ln1118_139_reg_73859_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_136_reg_61111_reg is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: register mul_ln1118_139_reg_73859_reg is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_139_reg_73859_reg.
DSP Report: Generating DSP mul_ln1118_138_reg_73854_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_135_reg_61106_reg is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: register mul_ln1118_138_reg_73854_reg is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_138_reg_73854_reg.
DSP Report: Generating DSP mul_ln1118_141_reg_73869_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_138_reg_61121_reg is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: register mul_ln1118_141_reg_73869_reg is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_141_reg_73869_reg.
DSP Report: Generating DSP mul_ln1118_140_reg_73864_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_137_reg_61116_reg is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: register mul_ln1118_140_reg_73864_reg is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_140_reg_73864_reg.
DSP Report: Generating DSP mul_ln1118_148_reg_73904_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_145_reg_61156_reg is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: register mul_ln1118_148_reg_73904_reg is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_148_reg_73904_reg.
DSP Report: Generating DSP mul_ln1118_147_reg_73899_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_144_reg_61151_reg is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: register mul_ln1118_147_reg_73899_reg is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_147_reg_73899_reg.
DSP Report: Generating DSP mul_ln1118_150_reg_73914_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_147_reg_61166_reg is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: register mul_ln1118_150_reg_73914_reg is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_150_reg_73914_reg.
DSP Report: Generating DSP mul_ln1118_149_reg_73909_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_146_reg_61161_reg is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: register mul_ln1118_149_reg_73909_reg is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_149_reg_73909_reg.
DSP Report: Generating DSP mul_ln1118_152_reg_73924_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_149_reg_61176_reg is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: register mul_ln1118_152_reg_73924_reg is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_152_reg_73924_reg.
DSP Report: Generating DSP mul_ln1118_151_reg_73919_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_148_reg_61171_reg is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: register mul_ln1118_151_reg_73919_reg is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_151_reg_73919_reg.
DSP Report: Generating DSP mul_ln1118_153_reg_73929_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_150_reg_61181_reg is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: register mul_ln1118_153_reg_73929_reg is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_153_reg_73929_reg.
DSP Report: Generating DSP mul_ln1118_154_reg_73934_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_151_reg_61186_reg is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: register mul_ln1118_154_reg_73934_reg is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_154_reg_73934_reg.
DSP Report: Generating DSP mul_ln1118_157_reg_73949_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_154_reg_61201_reg is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: register mul_ln1118_157_reg_73949_reg is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_157_reg_73949_reg.
DSP Report: Generating DSP mul_ln1118_156_reg_73944_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_153_reg_61196_reg is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: register mul_ln1118_156_reg_73944_reg is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_156_reg_73944_reg.
DSP Report: Generating DSP mul_ln1118_159_reg_73959_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_156_reg_61211_reg is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: register mul_ln1118_159_reg_73959_reg is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_159_reg_73959_reg.
DSP Report: Generating DSP mul_ln1118_158_reg_73954_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_155_reg_61206_reg is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: register mul_ln1118_158_reg_73954_reg is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_158_reg_73954_reg.
DSP Report: Generating DSP mul_ln1118_526_reg_75794_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_523_reg_63046_reg is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: register mul_ln1118_526_reg_75794_reg is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_526_reg_75794_reg.
DSP Report: Generating DSP mul_ln1118_525_reg_75789_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_522_reg_63041_reg is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: register mul_ln1118_525_reg_75789_reg is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_525_reg_75789_reg.
DSP Report: Generating DSP mul_ln1118_166_reg_73994_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_163_reg_61246_reg is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: register mul_ln1118_166_reg_73994_reg is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_166_reg_73994_reg.
DSP Report: Generating DSP mul_ln1118_165_reg_73989_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_162_reg_61241_reg is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: register mul_ln1118_165_reg_73989_reg is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_165_reg_73989_reg.
DSP Report: Generating DSP mul_ln1118_168_reg_74004_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_165_reg_61256_reg is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: register mul_ln1118_168_reg_74004_reg is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_168_reg_74004_reg.
DSP Report: Generating DSP mul_ln1118_167_reg_73999_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_164_reg_61251_reg is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: register mul_ln1118_167_reg_73999_reg is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_167_reg_73999_reg.
DSP Report: Generating DSP mul_ln1118_170_reg_74014_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_167_reg_61266_reg is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: register mul_ln1118_170_reg_74014_reg is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_170_reg_74014_reg.
DSP Report: Generating DSP mul_ln1118_169_reg_74009_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_166_reg_61261_reg is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: register mul_ln1118_169_reg_74009_reg is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_169_reg_74009_reg.
DSP Report: Generating DSP mul_ln1118_173_reg_74029_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_170_reg_61281_reg is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: register mul_ln1118_173_reg_74029_reg is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_173_reg_74029_reg.
DSP Report: Generating DSP mul_ln1118_171_reg_74019_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_168_reg_61271_reg is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: register mul_ln1118_171_reg_74019_reg is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_171_reg_74019_reg.
DSP Report: Generating DSP mul_ln1118_172_reg_74024_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_169_reg_61276_reg is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: register mul_ln1118_172_reg_74024_reg is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_172_reg_74024_reg.
DSP Report: Generating DSP mul_ln1118_175_reg_74039_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_172_reg_61291_reg is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: register mul_ln1118_175_reg_74039_reg is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_175_reg_74039_reg.
DSP Report: Generating DSP mul_ln1118_174_reg_74034_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_171_reg_61286_reg is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: register mul_ln1118_174_reg_74034_reg is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_174_reg_74034_reg.
DSP Report: Generating DSP mul_ln1118_177_reg_74049_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_174_reg_61301_reg is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: register mul_ln1118_177_reg_74049_reg is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_177_reg_74049_reg.
DSP Report: Generating DSP mul_ln1118_176_reg_74044_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_173_reg_61296_reg is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: register mul_ln1118_176_reg_74044_reg is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_176_reg_74044_reg.
DSP Report: Generating DSP mul_ln1118_220_reg_74264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_217_reg_61516_reg is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: register mul_ln1118_220_reg_74264_reg is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_220_reg_74264_reg.
DSP Report: Generating DSP mul_ln1118_219_reg_74259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_216_reg_61511_reg is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: register mul_ln1118_219_reg_74259_reg is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_219_reg_74259_reg.
DSP Report: Generating DSP mul_ln1118_222_reg_74274_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_219_reg_61526_reg is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: register mul_ln1118_222_reg_74274_reg is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_222_reg_74274_reg.
DSP Report: Generating DSP mul_ln1118_221_reg_74269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_218_reg_61521_reg is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: register mul_ln1118_221_reg_74269_reg is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_221_reg_74269_reg.
DSP Report: Generating DSP mul_ln1118_224_reg_74284_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_221_reg_61536_reg is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: register mul_ln1118_224_reg_74284_reg is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_224_reg_74284_reg.
DSP Report: Generating DSP mul_ln1118_223_reg_74279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_220_reg_61531_reg is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: register mul_ln1118_223_reg_74279_reg is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_223_reg_74279_reg.
DSP Report: Generating DSP mul_ln1118_227_reg_74299_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_224_reg_61551_reg is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: register mul_ln1118_227_reg_74299_reg is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_227_reg_74299_reg.
DSP Report: Generating DSP mul_ln1118_225_reg_74289_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_222_reg_61541_reg is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: register mul_ln1118_225_reg_74289_reg is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_225_reg_74289_reg.
DSP Report: Generating DSP mul_ln1118_226_reg_74294_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_223_reg_61546_reg is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: register mul_ln1118_226_reg_74294_reg is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_226_reg_74294_reg.
DSP Report: Generating DSP mul_ln1118_249_reg_74409_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_246_reg_61661_reg is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: register mul_ln1118_249_reg_74409_reg is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_249_reg_74409_reg.
DSP Report: Generating DSP mul_ln1118_248_reg_74404_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_245_reg_61656_reg is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: register mul_ln1118_248_reg_74404_reg is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_248_reg_74404_reg.
DSP Report: Generating DSP mul_ln1118_238_reg_74354_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_235_reg_61606_reg is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: register mul_ln1118_238_reg_74354_reg is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_238_reg_74354_reg.
DSP Report: Generating DSP mul_ln1118_237_reg_74349_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_234_reg_61601_reg is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: register mul_ln1118_237_reg_74349_reg is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_237_reg_74349_reg.
DSP Report: Generating DSP mul_ln1118_240_reg_74364_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_237_reg_61616_reg is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: register mul_ln1118_240_reg_74364_reg is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_240_reg_74364_reg.
DSP Report: Generating DSP mul_ln1118_239_reg_74359_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_236_reg_61611_reg is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: register mul_ln1118_239_reg_74359_reg is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_239_reg_74359_reg.
DSP Report: Generating DSP mul_ln1118_1084_reg_78584_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1084_reg_78584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1084_reg_78584_reg.
DSP Report: register mul_ln1118_1084_reg_78584_reg is absorbed into DSP mul_ln1118_1084_reg_78584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1084_reg_78584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1084_reg_78584_reg.
DSP Report: Generating DSP mul_ln1118_1083_reg_78579_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1083_reg_78579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1083_reg_78579_reg.
DSP Report: register mul_ln1118_1083_reg_78579_reg is absorbed into DSP mul_ln1118_1083_reg_78579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1083_reg_78579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1083_reg_78579_reg.
DSP Report: Generating DSP mul_ln1118_1086_reg_78594_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1086_reg_78594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1086_reg_78594_reg.
DSP Report: register mul_ln1118_1086_reg_78594_reg is absorbed into DSP mul_ln1118_1086_reg_78594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1086_reg_78594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1086_reg_78594_reg.
DSP Report: Generating DSP mul_ln1118_1085_reg_78589_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1085_reg_78589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1085_reg_78589_reg.
DSP Report: register mul_ln1118_1085_reg_78589_reg is absorbed into DSP mul_ln1118_1085_reg_78589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1085_reg_78589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1085_reg_78589_reg.
DSP Report: Generating DSP mul_ln1118_1088_reg_78604_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1088_reg_78604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1088_reg_78604_reg.
DSP Report: register mul_ln1118_1088_reg_78604_reg is absorbed into DSP mul_ln1118_1088_reg_78604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1088_reg_78604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1088_reg_78604_reg.
DSP Report: Generating DSP mul_ln1118_1087_reg_78599_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1087_reg_78599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1087_reg_78599_reg.
DSP Report: register mul_ln1118_1087_reg_78599_reg is absorbed into DSP mul_ln1118_1087_reg_78599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1087_reg_78599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1087_reg_78599_reg.
DSP Report: Generating DSP mul_ln1118_265_reg_74489_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_262_reg_61741_reg is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: register mul_ln1118_265_reg_74489_reg is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_265_reg_74489_reg.
DSP Report: Generating DSP mul_ln1118_264_reg_74484_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_261_reg_61736_reg is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: register mul_ln1118_264_reg_74484_reg is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_264_reg_74484_reg.
DSP Report: Generating DSP mul_ln1118_267_reg_74499_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_264_reg_61751_reg is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: register mul_ln1118_267_reg_74499_reg is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_267_reg_74499_reg.
DSP Report: Generating DSP mul_ln1118_266_reg_74494_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_263_reg_61746_reg is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: register mul_ln1118_266_reg_74494_reg is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_266_reg_74494_reg.
DSP Report: Generating DSP mul_ln1118_328_reg_74804_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_325_reg_62056_reg is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: register mul_ln1118_328_reg_74804_reg is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_328_reg_74804_reg.
DSP Report: Generating DSP mul_ln1118_327_reg_74799_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_324_reg_62051_reg is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: register mul_ln1118_327_reg_74799_reg is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_327_reg_74799_reg.
DSP Report: Generating DSP mul_ln1118_330_reg_74814_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_327_reg_62066_reg is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: register mul_ln1118_330_reg_74814_reg is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_330_reg_74814_reg.
DSP Report: Generating DSP mul_ln1118_329_reg_74809_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_326_reg_62061_reg is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: register mul_ln1118_329_reg_74809_reg is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_329_reg_74809_reg.
DSP Report: Generating DSP mul_ln1118_337_reg_74849_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_334_reg_62101_reg is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: register mul_ln1118_337_reg_74849_reg is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_337_reg_74849_reg.
DSP Report: Generating DSP mul_ln1118_336_reg_74844_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_333_reg_62096_reg is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: register mul_ln1118_336_reg_74844_reg is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_336_reg_74844_reg.
DSP Report: Generating DSP mul_ln1118_339_reg_74859_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_336_reg_62111_reg is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: register mul_ln1118_339_reg_74859_reg is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_339_reg_74859_reg.
DSP Report: Generating DSP mul_ln1118_338_reg_74854_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_335_reg_62106_reg is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: register mul_ln1118_338_reg_74854_reg is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_338_reg_74854_reg.
DSP Report: Generating DSP mul_ln1118_346_reg_74894_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_343_reg_62146_reg is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: register mul_ln1118_346_reg_74894_reg is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_346_reg_74894_reg.
DSP Report: Generating DSP mul_ln1118_345_reg_74889_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_342_reg_62141_reg is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: register mul_ln1118_345_reg_74889_reg is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_345_reg_74889_reg.
DSP Report: Generating DSP mul_ln1118_348_reg_74904_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_345_reg_62156_reg is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: register mul_ln1118_348_reg_74904_reg is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_348_reg_74904_reg.
DSP Report: Generating DSP mul_ln1118_347_reg_74899_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_344_reg_62151_reg is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: register mul_ln1118_347_reg_74899_reg is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_347_reg_74899_reg.
DSP Report: Generating DSP mul_ln1118_350_reg_74914_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_347_reg_62166_reg is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: register mul_ln1118_350_reg_74914_reg is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_350_reg_74914_reg.
DSP Report: Generating DSP mul_ln1118_349_reg_74909_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_346_reg_62161_reg is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: register mul_ln1118_349_reg_74909_reg is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_349_reg_74909_reg.
DSP Report: Generating DSP mul_ln1118_353_reg_74929_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_350_reg_62181_reg is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: register mul_ln1118_353_reg_74929_reg is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_353_reg_74929_reg.
DSP Report: Generating DSP mul_ln1118_351_reg_74919_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_348_reg_62171_reg is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: register mul_ln1118_351_reg_74919_reg is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_351_reg_74919_reg.
DSP Report: Generating DSP mul_ln1118_352_reg_74924_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_349_reg_62176_reg is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: register mul_ln1118_352_reg_74924_reg is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_352_reg_74924_reg.
DSP Report: Generating DSP mul_ln1118_355_reg_74939_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_352_reg_62191_reg is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: register mul_ln1118_355_reg_74939_reg is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_355_reg_74939_reg.
DSP Report: Generating DSP mul_ln1118_354_reg_74934_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_351_reg_62186_reg is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: register mul_ln1118_354_reg_74934_reg is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_354_reg_74934_reg.
DSP Report: Generating DSP mul_ln1118_357_reg_74949_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_354_reg_62201_reg is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: register mul_ln1118_357_reg_74949_reg is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_357_reg_74949_reg.
DSP Report: Generating DSP mul_ln1118_356_reg_74944_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_353_reg_62196_reg is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: register mul_ln1118_356_reg_74944_reg is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_356_reg_74944_reg.
DSP Report: Generating DSP mul_ln1118_400_reg_75164_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_397_reg_62416_reg is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: register mul_ln1118_400_reg_75164_reg is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_400_reg_75164_reg.
DSP Report: Generating DSP mul_ln1118_399_reg_75159_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_396_reg_62411_reg is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: register mul_ln1118_399_reg_75159_reg is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_399_reg_75159_reg.
DSP Report: Generating DSP mul_ln1118_402_reg_75174_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_399_reg_62426_reg is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: register mul_ln1118_402_reg_75174_reg is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_402_reg_75174_reg.
DSP Report: Generating DSP mul_ln1118_401_reg_75169_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_398_reg_62421_reg is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: register mul_ln1118_401_reg_75169_reg is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_401_reg_75169_reg.
DSP Report: Generating DSP mul_ln1118_404_reg_75184_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_401_reg_62436_reg is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: register mul_ln1118_404_reg_75184_reg is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_404_reg_75184_reg.
DSP Report: Generating DSP mul_ln1118_403_reg_75179_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_400_reg_62431_reg is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: register mul_ln1118_403_reg_75179_reg is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_403_reg_75179_reg.
DSP Report: Generating DSP mul_ln1118_407_reg_75199_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_404_reg_62451_reg is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: register mul_ln1118_407_reg_75199_reg is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_407_reg_75199_reg.
DSP Report: Generating DSP mul_ln1118_406_reg_75194_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_403_reg_62446_reg is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: register mul_ln1118_406_reg_75194_reg is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_406_reg_75194_reg.
DSP Report: Generating DSP mul_ln1118_1120_reg_78764_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1117_reg_66016_reg is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: register mul_ln1118_1120_reg_78764_reg is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1120_reg_78764_reg.
DSP Report: Generating DSP mul_ln1118_1119_reg_78759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1116_reg_66011_reg is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: register mul_ln1118_1119_reg_78759_reg is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1119_reg_78759_reg.
DSP Report: Generating DSP mul_ln1118_1122_reg_78774_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1119_reg_66026_reg is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: register mul_ln1118_1122_reg_78774_reg is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1122_reg_78774_reg.
DSP Report: Generating DSP mul_ln1118_1121_reg_78769_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1118_reg_66021_reg is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: register mul_ln1118_1121_reg_78769_reg is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1121_reg_78769_reg.
DSP Report: Generating DSP mul_ln1118_1124_reg_78784_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1121_reg_66036_reg is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: register mul_ln1118_1124_reg_78784_reg is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1124_reg_78784_reg.
DSP Report: Generating DSP mul_ln1118_1123_reg_78779_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1120_reg_66031_reg is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: register mul_ln1118_1123_reg_78779_reg is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1123_reg_78779_reg.
DSP Report: Generating DSP mul_ln1118_1097_reg_78649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1094_reg_65901_reg is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: register mul_ln1118_1097_reg_78649_reg is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1097_reg_78649_reg.
DSP Report: Generating DSP mul_ln1118_1096_reg_78644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1093_reg_65896_reg is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: register mul_ln1118_1096_reg_78644_reg is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1096_reg_78644_reg.
DSP Report: Generating DSP mul_ln1118_1100_reg_78664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1097_reg_65916_reg is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: register mul_ln1118_1100_reg_78664_reg is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1100_reg_78664_reg.
DSP Report: Generating DSP mul_ln1118_1098_reg_78654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1095_reg_65906_reg is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: register mul_ln1118_1098_reg_78654_reg is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1098_reg_78654_reg.
DSP Report: Generating DSP mul_ln1118_1099_reg_78659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1096_reg_65911_reg is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: register mul_ln1118_1099_reg_78659_reg is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1099_reg_78659_reg.
DSP Report: Generating DSP mul_ln1118_1095_reg_78639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1092_reg_65891_reg is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: register mul_ln1118_1095_reg_78639_reg is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1095_reg_78639_reg.
DSP Report: Generating DSP mul_ln1118_1094_reg_78634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1091_reg_65886_reg is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: register mul_ln1118_1094_reg_78634_reg is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1094_reg_78634_reg.
DSP Report: Generating DSP mul_ln1118_866_reg_77494_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_863_reg_64746_reg is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: register mul_ln1118_866_reg_77494_reg is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_866_reg_77494_reg.
DSP Report: Generating DSP mul_ln1118_864_reg_77484_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_861_reg_64736_reg is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: register mul_ln1118_864_reg_77484_reg is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_864_reg_77484_reg.
DSP Report: Generating DSP mul_ln1118_865_reg_77489_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_862_reg_64741_reg is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: register mul_ln1118_865_reg_77489_reg is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_865_reg_77489_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_73184_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_4_reg_60436_reg is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: register mul_ln1118_4_reg_73184_reg is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_4_reg_73184_reg.
DSP Report: Generating DSP mul_ln1118_reg_73179_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: register trunc_ln76_reg_60431_reg is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: register mul_ln1118_reg_73179_reg is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_73179_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_73194_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_6_reg_60446_reg is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: register mul_ln1118_6_reg_73194_reg is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_6_reg_73194_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_73189_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_5_reg_60441_reg is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: register mul_ln1118_5_reg_73189_reg is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_5_reg_73189_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_73204_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_8_reg_60456_reg is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: register mul_ln1118_8_reg_73204_reg is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_8_reg_73204_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_73199_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_7_reg_60451_reg is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: register mul_ln1118_7_reg_73199_reg is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_7_reg_73199_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_73219_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_2_reg_60471_reg is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: register mul_ln1118_11_reg_73219_reg is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_11_reg_73219_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_73209_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_9_reg_60461_reg is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: register mul_ln1118_9_reg_73209_reg is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_9_reg_73209_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_73214_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1_reg_60466_reg is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: register mul_ln1118_10_reg_73214_reg is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_10_reg_73214_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_73229_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_10_reg_60481_reg is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: register mul_ln1118_13_reg_73229_reg is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_13_reg_73229_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_73224_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_3_reg_60476_reg is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: register mul_ln1118_12_reg_73224_reg is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_12_reg_73224_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_73239_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_12_reg_60491_reg is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: register mul_ln1118_15_reg_73239_reg is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_15_reg_73239_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_73234_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_11_reg_60486_reg is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: register mul_ln1118_14_reg_73234_reg is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_14_reg_73234_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_73249_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_14_reg_60501_reg is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: register mul_ln1118_17_reg_73249_reg is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_17_reg_73249_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_73244_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_13_reg_60496_reg is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: register mul_ln1118_16_reg_73244_reg is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_16_reg_73244_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_73264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_17_reg_60516_reg is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: register mul_ln1118_20_reg_73264_reg is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_20_reg_73264_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_73254_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_15_reg_60506_reg is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: register mul_ln1118_18_reg_73254_reg is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_18_reg_73254_reg.
DSP Report: Generating DSP mul_ln1118_19_reg_73259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_16_reg_60511_reg is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: register mul_ln1118_19_reg_73259_reg is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_19_reg_73259_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_73274_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_19_reg_60526_reg is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: register mul_ln1118_22_reg_73274_reg is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_22_reg_73274_reg.
DSP Report: Generating DSP mul_ln1118_21_reg_73269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_18_reg_60521_reg is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: register mul_ln1118_21_reg_73269_reg is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_21_reg_73269_reg.
DSP Report: Generating DSP mul_ln1118_24_reg_73284_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_21_reg_60536_reg is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: register mul_ln1118_24_reg_73284_reg is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_24_reg_73284_reg.
DSP Report: Generating DSP mul_ln1118_23_reg_73279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_20_reg_60531_reg is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: register mul_ln1118_23_reg_73279_reg is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_23_reg_73279_reg.
DSP Report: Generating DSP mul_ln1118_26_reg_73294_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_23_reg_60546_reg is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: register mul_ln1118_26_reg_73294_reg is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_26_reg_73294_reg.
DSP Report: Generating DSP mul_ln1118_25_reg_73289_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_22_reg_60541_reg is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: register mul_ln1118_25_reg_73289_reg is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_25_reg_73289_reg.
DSP Report: Generating DSP mul_ln1118_29_reg_73309_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_26_reg_60561_reg is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: register mul_ln1118_29_reg_73309_reg is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_29_reg_73309_reg.
DSP Report: Generating DSP mul_ln1118_27_reg_73299_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_24_reg_60551_reg is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: register mul_ln1118_27_reg_73299_reg is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_27_reg_73299_reg.
DSP Report: Generating DSP mul_ln1118_28_reg_73304_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_25_reg_60556_reg is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: register mul_ln1118_28_reg_73304_reg is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_28_reg_73304_reg.
DSP Report: Generating DSP mul_ln1118_31_reg_73319_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_28_reg_60571_reg is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: register mul_ln1118_31_reg_73319_reg is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_31_reg_73319_reg.
DSP Report: Generating DSP mul_ln1118_30_reg_73314_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_27_reg_60566_reg is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: register mul_ln1118_30_reg_73314_reg is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_30_reg_73314_reg.
DSP Report: Generating DSP mul_ln1118_33_reg_73329_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_30_reg_60581_reg is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: register mul_ln1118_33_reg_73329_reg is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_33_reg_73329_reg.
DSP Report: Generating DSP mul_ln1118_32_reg_73324_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_29_reg_60576_reg is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: register mul_ln1118_32_reg_73324_reg is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_32_reg_73324_reg.
DSP Report: Generating DSP mul_ln1118_35_reg_73339_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_32_reg_60591_reg is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: register mul_ln1118_35_reg_73339_reg is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_35_reg_73339_reg.
DSP Report: Generating DSP mul_ln1118_34_reg_73334_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_31_reg_60586_reg is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: register mul_ln1118_34_reg_73334_reg is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_34_reg_73334_reg.
DSP Report: Generating DSP mul_ln1118_38_reg_73354_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_35_reg_60606_reg is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: register mul_ln1118_38_reg_73354_reg is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_38_reg_73354_reg.
DSP Report: Generating DSP mul_ln1118_36_reg_73344_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_33_reg_60596_reg is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: register mul_ln1118_36_reg_73344_reg is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_36_reg_73344_reg.
DSP Report: Generating DSP mul_ln1118_37_reg_73349_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_34_reg_60601_reg is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: register mul_ln1118_37_reg_73349_reg is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_37_reg_73349_reg.
DSP Report: Generating DSP mul_ln1118_818_reg_77254_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_815_reg_64506_reg is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: register mul_ln1118_818_reg_77254_reg is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_818_reg_77254_reg.
DSP Report: Generating DSP mul_ln1118_789_reg_77109_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_786_reg_64361_reg is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: register mul_ln1118_789_reg_77109_reg is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_789_reg_77109_reg.
DSP Report: Generating DSP mul_ln1118_788_reg_77104_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_785_reg_64356_reg is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: register mul_ln1118_788_reg_77104_reg is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_788_reg_77104_reg.
DSP Report: Generating DSP mul_ln1118_787_reg_77099_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_784_reg_64351_reg is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: register mul_ln1118_787_reg_77099_reg is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_787_reg_77099_reg.
DSP Report: Generating DSP mul_ln1118_786_reg_77094_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_783_reg_64346_reg is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: register mul_ln1118_786_reg_77094_reg is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_786_reg_77094_reg.
DSP Report: Generating DSP mul_ln1118_40_reg_73364_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_37_reg_60616_reg is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: register mul_ln1118_40_reg_73364_reg is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_40_reg_73364_reg.
DSP Report: Generating DSP mul_ln1118_39_reg_73359_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_36_reg_60611_reg is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: register mul_ln1118_39_reg_73359_reg is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_39_reg_73359_reg.
DSP Report: Generating DSP mul_ln1118_42_reg_73374_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_39_reg_60626_reg is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: register mul_ln1118_42_reg_73374_reg is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_42_reg_73374_reg.
DSP Report: Generating DSP mul_ln1118_41_reg_73369_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_38_reg_60621_reg is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: register mul_ln1118_41_reg_73369_reg is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_41_reg_73369_reg.
DSP Report: Generating DSP mul_ln1118_44_reg_73384_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_41_reg_60636_reg is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: register mul_ln1118_44_reg_73384_reg is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_44_reg_73384_reg.
DSP Report: Generating DSP mul_ln1118_43_reg_73379_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_40_reg_60631_reg is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: register mul_ln1118_43_reg_73379_reg is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_43_reg_73379_reg.
DSP Report: Generating DSP mul_ln1118_47_reg_73399_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_44_reg_60651_reg is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: register mul_ln1118_47_reg_73399_reg is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_47_reg_73399_reg.
DSP Report: Generating DSP mul_ln1118_45_reg_73389_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_42_reg_60641_reg is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: register mul_ln1118_45_reg_73389_reg is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_45_reg_73389_reg.
DSP Report: Generating DSP mul_ln1118_46_reg_73394_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_43_reg_60646_reg is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: register mul_ln1118_46_reg_73394_reg is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_46_reg_73394_reg.
DSP Report: Generating DSP mul_ln1118_49_reg_73409_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_46_reg_60661_reg is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: register mul_ln1118_49_reg_73409_reg is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_49_reg_73409_reg.
DSP Report: Generating DSP mul_ln1118_48_reg_73404_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_45_reg_60656_reg is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: register mul_ln1118_48_reg_73404_reg is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_48_reg_73404_reg.
DSP Report: Generating DSP mul_ln1118_51_reg_73419_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_48_reg_60671_reg is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: register mul_ln1118_51_reg_73419_reg is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_51_reg_73419_reg.
DSP Report: Generating DSP mul_ln1118_50_reg_73414_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_47_reg_60666_reg is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: register mul_ln1118_50_reg_73414_reg is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_50_reg_73414_reg.
DSP Report: Generating DSP mul_ln1118_53_reg_73429_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_50_reg_60681_reg is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: register mul_ln1118_53_reg_73429_reg is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_53_reg_73429_reg.
DSP Report: Generating DSP mul_ln1118_52_reg_73424_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_49_reg_60676_reg is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: register mul_ln1118_52_reg_73424_reg is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_52_reg_73424_reg.
DSP Report: Generating DSP mul_ln1118_56_reg_73444_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_53_reg_60696_reg is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: register mul_ln1118_56_reg_73444_reg is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_56_reg_73444_reg.
DSP Report: Generating DSP mul_ln1118_54_reg_73434_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_51_reg_60686_reg is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: register mul_ln1118_54_reg_73434_reg is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_54_reg_73434_reg.
DSP Report: Generating DSP mul_ln1118_55_reg_73439_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_52_reg_60691_reg is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: register mul_ln1118_55_reg_73439_reg is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_55_reg_73439_reg.
DSP Report: Generating DSP mul_ln1118_686_reg_76594_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_683_reg_63846_reg is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: register mul_ln1118_686_reg_76594_reg is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_686_reg_76594_reg.
DSP Report: Generating DSP mul_ln1118_684_reg_76584_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_681_reg_63836_reg is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: register mul_ln1118_684_reg_76584_reg is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_684_reg_76584_reg.
DSP Report: Generating DSP mul_ln1118_685_reg_76589_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_682_reg_63841_reg is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: register mul_ln1118_685_reg_76589_reg is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_685_reg_76589_reg.
DSP Report: Generating DSP mul_ln1118_625_reg_76289_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_622_reg_63541_reg is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: register mul_ln1118_625_reg_76289_reg is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_625_reg_76289_reg.
DSP Report: Generating DSP mul_ln1118_624_reg_76284_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_621_reg_63536_reg is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: register mul_ln1118_624_reg_76284_reg is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_624_reg_76284_reg.
DSP Report: Generating DSP mul_ln1118_620_reg_76264_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_617_reg_63516_reg is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: register mul_ln1118_620_reg_76264_reg is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_620_reg_76264_reg.
DSP Report: Generating DSP mul_ln1118_619_reg_76259_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_616_reg_63511_reg is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: register mul_ln1118_619_reg_76259_reg is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_619_reg_76259_reg.
DSP Report: Generating DSP mul_ln1118_623_reg_76279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_620_reg_63531_reg is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: register mul_ln1118_623_reg_76279_reg is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_623_reg_76279_reg.
DSP Report: Generating DSP mul_ln1118_621_reg_76269_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_618_reg_63521_reg is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: register mul_ln1118_621_reg_76269_reg is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_621_reg_76269_reg.
DSP Report: Generating DSP mul_ln1118_622_reg_76274_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_619_reg_63526_reg is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: register mul_ln1118_622_reg_76274_reg is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_622_reg_76274_reg.
DSP Report: Generating DSP mul_ln1118_575_reg_76039_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_572_reg_63291_reg is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: register mul_ln1118_575_reg_76039_reg is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_575_reg_76039_reg.
DSP Report: Generating DSP mul_ln1118_574_reg_76034_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_571_reg_63286_reg is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: register mul_ln1118_574_reg_76034_reg is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_574_reg_76034_reg.
DSP Report: Generating DSP mul_ln1118_578_reg_76054_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_575_reg_63306_reg is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: register mul_ln1118_578_reg_76054_reg is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_578_reg_76054_reg.
DSP Report: Generating DSP mul_ln1118_576_reg_76044_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_573_reg_63296_reg is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: register mul_ln1118_576_reg_76044_reg is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_576_reg_76044_reg.
DSP Report: Generating DSP mul_ln1118_577_reg_76049_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_574_reg_63301_reg is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: register mul_ln1118_577_reg_76049_reg is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_577_reg_76049_reg.
DSP Report: Generating DSP mul_ln1118_476_reg_75544_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_473_reg_62796_reg is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: register mul_ln1118_476_reg_75544_reg is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_476_reg_75544_reg.
DSP Report: Generating DSP mul_ln1118_475_reg_75539_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_472_reg_62791_reg is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: register mul_ln1118_475_reg_75539_reg is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_475_reg_75539_reg.
DSP Report: Generating DSP mul_ln1118_479_reg_75559_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_476_reg_62811_reg is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: register mul_ln1118_479_reg_75559_reg is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_479_reg_75559_reg.
DSP Report: Generating DSP mul_ln1118_477_reg_75549_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_474_reg_62801_reg is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: register mul_ln1118_477_reg_75549_reg is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_477_reg_75549_reg.
DSP Report: Generating DSP mul_ln1118_470_reg_75514_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_467_reg_62766_reg is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: register mul_ln1118_470_reg_75514_reg is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_470_reg_75514_reg.
DSP Report: Generating DSP mul_ln1118_468_reg_75504_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_465_reg_62756_reg is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: register mul_ln1118_468_reg_75504_reg is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_468_reg_75504_reg.
DSP Report: Generating DSP mul_ln1118_469_reg_75509_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_466_reg_62761_reg is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: register mul_ln1118_469_reg_75509_reg is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_469_reg_75509_reg.
DSP Report: Generating DSP mul_ln1118_458_reg_75454_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_455_reg_62706_reg is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: register mul_ln1118_458_reg_75454_reg is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_458_reg_75454_reg.
DSP Report: Generating DSP mul_ln1118_456_reg_75444_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_453_reg_62696_reg is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: register mul_ln1118_456_reg_75444_reg is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_456_reg_75444_reg.
DSP Report: Generating DSP mul_ln1118_455_reg_75439_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_452_reg_62691_reg is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: register mul_ln1118_455_reg_75439_reg is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_455_reg_75439_reg.
DSP Report: Generating DSP mul_ln1118_332_reg_74824_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_329_reg_62076_reg is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: register mul_ln1118_332_reg_74824_reg is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_332_reg_74824_reg.
DSP Report: Generating DSP mul_ln1118_331_reg_74819_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_328_reg_62071_reg is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: register mul_ln1118_331_reg_74819_reg is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_331_reg_74819_reg.
DSP Report: Generating DSP mul_ln1118_335_reg_74839_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_332_reg_62091_reg is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: register mul_ln1118_335_reg_74839_reg is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_335_reg_74839_reg.
DSP Report: Generating DSP mul_ln1118_333_reg_74829_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_330_reg_62081_reg is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: register mul_ln1118_333_reg_74829_reg is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_333_reg_74829_reg.
DSP Report: Generating DSP mul_ln1118_334_reg_74834_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_331_reg_62086_reg is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: register mul_ln1118_334_reg_74834_reg is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_334_reg_74834_reg.
DSP Report: Generating DSP mul_ln1118_296_reg_74644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_293_reg_61896_reg is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: register mul_ln1118_296_reg_74644_reg is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_296_reg_74644_reg.
DSP Report: Generating DSP mul_ln1118_295_reg_74639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_292_reg_61891_reg is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: register mul_ln1118_295_reg_74639_reg is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_295_reg_74639_reg.
DSP Report: Generating DSP mul_ln1118_299_reg_74659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_296_reg_61911_reg is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: register mul_ln1118_299_reg_74659_reg is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_299_reg_74659_reg.
DSP Report: Generating DSP mul_ln1118_297_reg_74649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_294_reg_61901_reg is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: register mul_ln1118_297_reg_74649_reg is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_297_reg_74649_reg.
DSP Report: Generating DSP mul_ln1118_298_reg_74654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_295_reg_61906_reg is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: register mul_ln1118_298_reg_74654_reg is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_298_reg_74654_reg.
DSP Report: Generating DSP mul_ln1118_256_reg_74444_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_253_reg_61696_reg is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: register mul_ln1118_256_reg_74444_reg is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_256_reg_74444_reg.
DSP Report: Generating DSP mul_ln1118_255_reg_74439_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_252_reg_61691_reg is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: register mul_ln1118_255_reg_74439_reg is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_255_reg_74439_reg.
DSP Report: Generating DSP mul_ln1118_258_reg_74454_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_255_reg_61706_reg is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: register mul_ln1118_258_reg_74454_reg is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_258_reg_74454_reg.
DSP Report: Generating DSP mul_ln1118_257_reg_74449_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_254_reg_61701_reg is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: register mul_ln1118_257_reg_74449_reg is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_257_reg_74449_reg.
DSP Report: Generating DSP mul_ln1118_260_reg_74464_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_257_reg_61716_reg is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: register mul_ln1118_260_reg_74464_reg is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_260_reg_74464_reg.
DSP Report: Generating DSP mul_ln1118_259_reg_74459_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_256_reg_61711_reg is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: register mul_ln1118_259_reg_74459_reg is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_259_reg_74459_reg.
DSP Report: Generating DSP mul_ln1118_247_reg_74399_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_244_reg_61651_reg is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: register mul_ln1118_247_reg_74399_reg is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_247_reg_74399_reg.
DSP Report: Generating DSP mul_ln1118_246_reg_74394_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_243_reg_61646_reg is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: register mul_ln1118_246_reg_74394_reg is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_246_reg_74394_reg.
DSP Report: Generating DSP mul_ln1118_242_reg_74374_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_239_reg_61626_reg is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: register mul_ln1118_242_reg_74374_reg is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_242_reg_74374_reg.
DSP Report: Generating DSP mul_ln1118_241_reg_74369_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_238_reg_61621_reg is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: register mul_ln1118_241_reg_74369_reg is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_241_reg_74369_reg.
DSP Report: Generating DSP mul_ln1118_245_reg_74389_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_242_reg_61641_reg is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: register mul_ln1118_245_reg_74389_reg is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_245_reg_74389_reg.
DSP Report: Generating DSP mul_ln1118_243_reg_74379_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_240_reg_61631_reg is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: register mul_ln1118_243_reg_74379_reg is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_243_reg_74379_reg.
DSP Report: Generating DSP mul_ln1118_244_reg_74384_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_241_reg_61636_reg is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: register mul_ln1118_244_reg_74384_reg is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_244_reg_74384_reg.
DSP Report: Generating DSP mul_ln1118_236_reg_74344_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_233_reg_61596_reg is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: register mul_ln1118_236_reg_74344_reg is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_236_reg_74344_reg.
DSP Report: Generating DSP mul_ln1118_234_reg_74334_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_231_reg_61586_reg is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: register mul_ln1118_234_reg_74334_reg is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_234_reg_74334_reg.
DSP Report: Generating DSP mul_ln1118_235_reg_74339_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_232_reg_61591_reg is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: register mul_ln1118_235_reg_74339_reg is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_235_reg_74339_reg.
DSP Report: Generating DSP mul_ln1118_229_reg_74309_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_226_reg_61561_reg is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: register mul_ln1118_229_reg_74309_reg is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_229_reg_74309_reg.
DSP Report: Generating DSP mul_ln1118_228_reg_74304_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_225_reg_61556_reg is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: register mul_ln1118_228_reg_74304_reg is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_228_reg_74304_reg.
DSP Report: Generating DSP mul_ln1118_193_reg_74129_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_190_reg_61381_reg is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: register mul_ln1118_193_reg_74129_reg is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_193_reg_74129_reg.
DSP Report: Generating DSP mul_ln1118_192_reg_74124_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_189_reg_61376_reg is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: register mul_ln1118_192_reg_74124_reg is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_192_reg_74124_reg.
DSP Report: Generating DSP mul_ln1118_195_reg_74139_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_192_reg_61391_reg is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: register mul_ln1118_195_reg_74139_reg is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_195_reg_74139_reg.
DSP Report: Generating DSP mul_ln1118_194_reg_74134_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_191_reg_61386_reg is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: register mul_ln1118_194_reg_74134_reg is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_194_reg_74134_reg.
DSP Report: Generating DSP mul_ln1118_197_reg_74149_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_194_reg_61401_reg is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: register mul_ln1118_197_reg_74149_reg is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_197_reg_74149_reg.
DSP Report: Generating DSP mul_ln1118_196_reg_74144_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_193_reg_61396_reg is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: register mul_ln1118_196_reg_74144_reg is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_196_reg_74144_reg.
DSP Report: Generating DSP mul_ln1118_200_reg_74164_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_197_reg_61416_reg is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: register mul_ln1118_200_reg_74164_reg is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_200_reg_74164_reg.
DSP Report: Generating DSP mul_ln1118_198_reg_74154_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_195_reg_61406_reg is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: register mul_ln1118_198_reg_74154_reg is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_198_reg_74154_reg.
DSP Report: Generating DSP mul_ln1118_199_reg_74159_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_196_reg_61411_reg is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: register mul_ln1118_199_reg_74159_reg is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_199_reg_74159_reg.
DSP Report: Generating DSP mul_ln1118_179_reg_74059_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_176_reg_61311_reg is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: register mul_ln1118_179_reg_74059_reg is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_179_reg_74059_reg.
DSP Report: Generating DSP mul_ln1118_178_reg_74054_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_175_reg_61306_reg is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: register mul_ln1118_178_reg_74054_reg is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_178_reg_74054_reg.
DSP Report: Generating DSP mul_ln1118_182_reg_74074_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_179_reg_61326_reg is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: register mul_ln1118_182_reg_74074_reg is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_182_reg_74074_reg.
DSP Report: Generating DSP mul_ln1118_180_reg_74064_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_177_reg_61316_reg is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: register mul_ln1118_180_reg_74064_reg is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_180_reg_74064_reg.
DSP Report: Generating DSP mul_ln1118_181_reg_74069_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_178_reg_61321_reg is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: register mul_ln1118_181_reg_74069_reg is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_181_reg_74069_reg.
DSP Report: Generating DSP mul_ln1118_119_reg_73759_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_116_reg_61011_reg is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: register mul_ln1118_119_reg_73759_reg is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_119_reg_73759_reg.
DSP Report: Generating DSP mul_ln1118_117_reg_73749_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_114_reg_61001_reg is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: register mul_ln1118_117_reg_73749_reg is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_117_reg_73749_reg.
DSP Report: Generating DSP mul_ln1118_118_reg_73754_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_115_reg_61006_reg is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: register mul_ln1118_118_reg_73754_reg is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_118_reg_73754_reg.
DSP Report: Generating DSP mul_ln1118_103_reg_73679_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_100_reg_60931_reg is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: register mul_ln1118_103_reg_73679_reg is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_103_reg_73679_reg.
DSP Report: Generating DSP mul_ln1118_102_reg_73674_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_99_reg_60926_reg is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: register mul_ln1118_102_reg_73674_reg is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_102_reg_73674_reg.
DSP Report: Generating DSP mul_ln1118_94_reg_73634_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_91_reg_60886_reg is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: register mul_ln1118_94_reg_73634_reg is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_94_reg_73634_reg.
DSP Report: Generating DSP mul_ln1118_93_reg_73629_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_90_reg_60881_reg is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: register mul_ln1118_93_reg_73629_reg is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_93_reg_73629_reg.
DSP Report: Generating DSP mul_ln1118_96_reg_73644_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_93_reg_60896_reg is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: register mul_ln1118_96_reg_73644_reg is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_96_reg_73644_reg.
DSP Report: Generating DSP mul_ln1118_95_reg_73639_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_92_reg_60891_reg is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: register mul_ln1118_95_reg_73639_reg is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_95_reg_73639_reg.
DSP Report: Generating DSP mul_ln1118_98_reg_73654_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_95_reg_60906_reg is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: register mul_ln1118_98_reg_73654_reg is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_98_reg_73654_reg.
DSP Report: Generating DSP mul_ln1118_97_reg_73649_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_94_reg_60901_reg is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: register mul_ln1118_97_reg_73649_reg is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_97_reg_73649_reg.
DSP Report: Generating DSP mul_ln1118_101_reg_73669_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_98_reg_60921_reg is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: register mul_ln1118_101_reg_73669_reg is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_101_reg_73669_reg.
DSP Report: Generating DSP mul_ln1118_99_reg_73659_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_96_reg_60911_reg is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: register mul_ln1118_99_reg_73659_reg is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_99_reg_73659_reg.
DSP Report: Generating DSP mul_ln1118_100_reg_73664_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_97_reg_60916_reg is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: register mul_ln1118_100_reg_73664_reg is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_100_reg_73664_reg.
DSP Report: Generating DSP mul_ln1118_76_reg_73544_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_73_reg_60796_reg is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: register mul_ln1118_76_reg_73544_reg is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_76_reg_73544_reg.
DSP Report: Generating DSP mul_ln1118_75_reg_73539_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_72_reg_60791_reg is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: register mul_ln1118_75_reg_73539_reg is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_75_reg_73539_reg.
DSP Report: Generating DSP mul_ln1118_78_reg_73554_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_75_reg_60806_reg is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: register mul_ln1118_78_reg_73554_reg is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_78_reg_73554_reg.
DSP Report: Generating DSP mul_ln1118_77_reg_73549_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_74_reg_60801_reg is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: register mul_ln1118_77_reg_73549_reg is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_77_reg_73549_reg.
DSP Report: Generating DSP mul_ln1118_80_reg_73564_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_77_reg_60816_reg is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: register mul_ln1118_80_reg_73564_reg is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_80_reg_73564_reg.
DSP Report: Generating DSP mul_ln1118_79_reg_73559_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_76_reg_60811_reg is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: register mul_ln1118_79_reg_73559_reg is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_79_reg_73559_reg.
DSP Report: Generating DSP mul_ln1118_83_reg_73579_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_80_reg_60831_reg is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: register mul_ln1118_83_reg_73579_reg is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_83_reg_73579_reg.
DSP Report: Generating DSP mul_ln1118_81_reg_73569_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_78_reg_60821_reg is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: register mul_ln1118_81_reg_73569_reg is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_81_reg_73569_reg.
DSP Report: Generating DSP mul_ln1118_82_reg_73574_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_79_reg_60826_reg is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: register mul_ln1118_82_reg_73574_reg is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_82_reg_73574_reg.
DSP Report: Generating DSP mul_ln1118_85_reg_73589_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_82_reg_60841_reg is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: register mul_ln1118_85_reg_73589_reg is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_85_reg_73589_reg.
DSP Report: Generating DSP mul_ln1118_84_reg_73584_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_81_reg_60836_reg is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: register mul_ln1118_84_reg_73584_reg is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_84_reg_73584_reg.
DSP Report: Generating DSP mul_ln1118_89_reg_73609_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_86_reg_60861_reg is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: register mul_ln1118_89_reg_73609_reg is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_89_reg_73609_reg.
DSP Report: Generating DSP mul_ln1118_88_reg_73604_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_85_reg_60856_reg is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: register mul_ln1118_88_reg_73604_reg is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_88_reg_73604_reg.
DSP Report: Generating DSP mul_ln1118_92_reg_73624_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_89_reg_60876_reg is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: register mul_ln1118_92_reg_73624_reg is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_92_reg_73624_reg.
DSP Report: Generating DSP mul_ln1118_90_reg_73614_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_87_reg_60866_reg is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: register mul_ln1118_90_reg_73614_reg is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_90_reg_73614_reg.
DSP Report: Generating DSP mul_ln1118_91_reg_73619_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_88_reg_60871_reg is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: register mul_ln1118_91_reg_73619_reg is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_91_reg_73619_reg.
DSP Report: Generating DSP mul_ln1118_87_reg_73599_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_84_reg_60851_reg is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: register mul_ln1118_87_reg_73599_reg is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_87_reg_73599_reg.
DSP Report: Generating DSP mul_ln1118_86_reg_73594_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_83_reg_60846_reg is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: register mul_ln1118_86_reg_73594_reg is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_86_reg_73594_reg.
DSP Report: Generating DSP mul_ln1118_58_reg_73454_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_55_reg_60706_reg is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: register mul_ln1118_58_reg_73454_reg is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_58_reg_73454_reg.
DSP Report: Generating DSP mul_ln1118_57_reg_73449_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_54_reg_60701_reg is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: register mul_ln1118_57_reg_73449_reg is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_57_reg_73449_reg.
DSP Report: Generating DSP mul_ln1118_60_reg_73464_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_57_reg_60716_reg is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: register mul_ln1118_60_reg_73464_reg is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_60_reg_73464_reg.
DSP Report: Generating DSP mul_ln1118_59_reg_73459_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_56_reg_60711_reg is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: register mul_ln1118_59_reg_73459_reg is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_59_reg_73459_reg.
DSP Report: Generating DSP mul_ln1118_62_reg_73474_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_59_reg_60726_reg is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: register mul_ln1118_62_reg_73474_reg is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_62_reg_73474_reg.
DSP Report: Generating DSP mul_ln1118_61_reg_73469_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_58_reg_60721_reg is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: register mul_ln1118_61_reg_73469_reg is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_61_reg_73469_reg.
DSP Report: Generating DSP mul_ln1118_65_reg_73489_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_62_reg_60741_reg is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: register mul_ln1118_65_reg_73489_reg is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_65_reg_73489_reg.
DSP Report: Generating DSP mul_ln1118_63_reg_73479_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_60_reg_60731_reg is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: register mul_ln1118_63_reg_73479_reg is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_63_reg_73479_reg.
DSP Report: Generating DSP mul_ln1118_64_reg_73484_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_61_reg_60736_reg is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: register mul_ln1118_64_reg_73484_reg is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_64_reg_73484_reg.
DSP Report: Generating DSP mul_ln1118_67_reg_73499_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_64_reg_60751_reg is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: register mul_ln1118_67_reg_73499_reg is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_67_reg_73499_reg.
DSP Report: Generating DSP mul_ln1118_66_reg_73494_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_63_reg_60746_reg is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: register mul_ln1118_66_reg_73494_reg is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_66_reg_73494_reg.
DSP Report: Generating DSP mul_ln1118_69_reg_73509_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_66_reg_60761_reg is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: register mul_ln1118_69_reg_73509_reg is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_69_reg_73509_reg.
DSP Report: Generating DSP mul_ln1118_68_reg_73504_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_65_reg_60756_reg is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: register mul_ln1118_68_reg_73504_reg is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_68_reg_73504_reg.
DSP Report: Generating DSP mul_ln1118_71_reg_73519_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_68_reg_60771_reg is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: register mul_ln1118_71_reg_73519_reg is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_71_reg_73519_reg.
DSP Report: Generating DSP mul_ln1118_70_reg_73514_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_67_reg_60766_reg is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: register mul_ln1118_70_reg_73514_reg is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_70_reg_73514_reg.
DSP Report: Generating DSP mul_ln1118_74_reg_73534_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_71_reg_60786_reg is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: register mul_ln1118_74_reg_73534_reg is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_74_reg_73534_reg.
DSP Report: Generating DSP mul_ln1118_72_reg_73524_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_69_reg_60776_reg is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: register mul_ln1118_72_reg_73524_reg is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_72_reg_73524_reg.
DSP Report: Generating DSP mul_ln1118_73_reg_73529_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_70_reg_60781_reg is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: register mul_ln1118_73_reg_73529_reg is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_73_reg_73529_reg.
DSP Report: Generating DSP mul_ln1118_155_reg_73939_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_152_reg_61191_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: register select_ln76_119_reg_60372_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: register mul_ln1118_155_reg_73939_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_155_reg_73939_reg.
DSP Report: Generating DSP mul_ln1118_231_reg_74319_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_228_reg_61571_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: register select_ln76_179_reg_60392_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: register mul_ln1118_231_reg_74319_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_231_reg_74319_reg.
DSP Report: Generating DSP mul_ln1118_230_reg_74314_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_227_reg_61566_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: register select_ln76_164_reg_60387_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: register mul_ln1118_230_reg_74314_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_230_reg_74314_reg.
DSP Report: Generating DSP mul_ln1118_361_reg_74969_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_358_reg_62221_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: register select_ln76_239_reg_60412_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: register mul_ln1118_361_reg_74969_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_361_reg_74969_reg.
DSP Report: Generating DSP mul_ln1118_457_reg_75449_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_454_reg_62701_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: register select_ln76_59_reg_60352_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: register mul_ln1118_457_reg_75449_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_457_reg_75449_reg.
DSP Report: Generating DSP mul_ln1118_817_reg_77249_reg, operation Mode is: (ACIN2*B'')'.
DSP Report: register tmp_814_reg_64501_reg is absorbed into DSP mul_ln1118_817_reg_77249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_817_reg_77249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_817_reg_77249_reg.
DSP Report: register mul_ln1118_817_reg_77249_reg is absorbed into DSP mul_ln1118_817_reg_77249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_817_reg_77249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_817_reg_77249_reg.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_ln1118_reg_1757_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1155_reg_1699_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register trunc_ln160_1_reg_1704_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register mul_ln1118_reg_1757_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: Generating DSP mul_ln1118_1155_reg_1762_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1155_reg_1699_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: register tmp_1156_reg_1709_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: register mul_ln1118_1155_reg_1762_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1155_reg_1762_reg.
DSP Report: Generating DSP mul_ln1118_1156_reg_1767_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1155_reg_1699_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: register tmp_1157_reg_1714_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: register mul_ln1118_1156_reg_1767_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1156_reg_1767_reg.
DSP Report: Generating DSP mul_ln1118_1157_reg_1772_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1155_reg_1699_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: register tmp_1158_reg_1719_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: register mul_ln1118_1157_reg_1772_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1157_reg_1772_reg.
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[41]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[42]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[43]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[44]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[44]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[45]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[46]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[47]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[25]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[26]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[27]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[28]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[29]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[30]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[9]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[10]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[11]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[12]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[13]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[14]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling1d_cl_array_array_ap_fixed_16u_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_16u_relu_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_1d_cl_array_array_ap_fixed_16u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_array_ap_fixed_32u_relu_config6_U0/ap_done_reg_reg )
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[7] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[6] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[3] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling1d_cl_array_array_ap_fixed_32u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP mul_ln1118_1_reg_3340_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_3270_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: register phi_ln76_1_reg_3265_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: register mul_ln1118_1_reg_3340_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1_reg_3340_reg.
DSP Report: Generating DSP mul_ln1118_reg_3335_reg, operation Mode is: (A''*B'')'.
DSP Report: register phi_ln_reg_3255_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: register trunc_ln76_reg_3260_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: register mul_ln1118_reg_3335_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_3335_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_3350_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_3_reg_3290_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U2715/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: register phi_ln76_3_reg_3285_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U2715/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: register mul_ln1118_3_reg_3350_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U2715/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U2715/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_3_reg_3350_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_3345_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_2_reg_3280_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: register phi_ln76_2_reg_3275_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: register mul_ln1118_2_reg_3345_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_2_reg_3345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_2_reg_3345_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sext_ln850_reg_253_reg[11]' (FDE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sext_ln850_reg_253_reg[12]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[41]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[42]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[43]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[44]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[44]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[45]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[46]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[47]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[9]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[10]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[11]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[12]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[13]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[14]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[26]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[27]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[28]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[29]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[30]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_64u_relu_config9_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:06:24 . Memory (MB): peak = 2074.535 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                      | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------+------------+---------------+----------------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom         | p_0_out    | 16x2          | LUT            | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom           | p_0_out    | 16x58         | LUT            | 
|pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom | p_0_out    | 128x1         | LUT            | 
|pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom | p_0_out    | 32x1          | LUT            | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom  | p_0_out    | 16x58         | LUT            | 
+-----------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_0_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_1_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_2_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_10s_26_3_1_DSP48_1              | (A''*B2)'    | 16     | 10     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB1   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB2   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB4   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_10s_26_3_1_DSP48_1              | (A2*B2)'     | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (ACIN2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'   | 16     | 10     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'   | 16     | 10     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:07:02 . Memory (MB): peak = 2074.535 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_0_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_1_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_2_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_0_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_1_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_2_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sigmoid_table10_U/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:08:10 . Memory (MB): peak = 2074.535 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_0_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_1_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_2_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sigmoid_table10_U/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:09:10 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:09:10 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:43 ; elapsed = 00:09:44 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:43 ; elapsed = 00:09:45 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:53 ; elapsed = 00:10:21 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:53 ; elapsed = 00:10:22 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_1d_cl_array_array_ap_fixed_32u_config5_U0/icmp_ln64_reg_53242_pp0_iter5_reg_reg[0]                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_64u_config8_U0/icmp_ln64_reg_60427_pp0_iter7_reg_reg[0]                                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_16u_config2_U0/out_index_reg_1692_pp0_iter4_reg_reg[1]                                                                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_16u_config2_U0/icmp_ln151_reg_1688_pp0_iter4_reg_reg[0]                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/icmp_ln64_reg_3251_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_32u_config5_U0/ap_enable_reg_pp0_iter5_reg                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_64u_config8_U0/ap_enable_reg_pp0_iter7_reg                                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[48] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[22] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[10] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[48] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[22] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[10] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  3925|
|3     |DSP48E1  |  1320|
|4     |LUT1     |   400|
|5     |LUT2     | 12511|
|6     |LUT3     | 10815|
|7     |LUT4     | 23395|
|8     |LUT5     |  8130|
|9     |LUT6     |  9961|
|10    |MUXF7    |  2272|
|11    |MUXF8    |   464|
|12    |RAMB18E1 |    36|
|13    |SRL16E   |  8200|
|14    |SRLC32E  |  3840|
|15    |FDRE     | 61207|
|16    |FDSE     |  4208|
|17    |IBUF     |    21|
|18    |OBUF     |    55|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
|      |Instance                                                                  |Module                                                           |Cells  |
+------+--------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
|1     |top                                                                       |                                                                 | 150761|
|2     |  Block_proc_U0                                                           |Block_proc                                                       |      6|
|3     |  conv_1d_cl_array_array_ap_fixed_16u_config2_U0                          |conv_1d_cl_array_array_ap_fixed_16u_config2_s                    |   2073|
|4     |    data_window_0_V_V_fifo_U                                              |fifo_w16_d99_A                                                   |    118|
|5     |    data_window_1_V_V_fifo_U                                              |fifo_w16_d99_A_1558                                              |    120|
|6     |    data_window_2_V_V_fifo_U                                              |fifo_w16_d99_A_1559                                              |    123|
|7     |    outidx_U                                                              |conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx             |      4|
|8     |      conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom_U          |conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom         |      4|
|9     |    regslice_both_data_V_data_V_U                                         |regslice_both_1560                                               |     57|
|10    |      ibuf_inst                                                           |ibuf_1561                                                        |     38|
|11    |      obuf_inst                                                           |obuf_1562                                                        |     19|
|12    |    w2_V_U                                                                |conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V               |     85|
|13    |      conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U            |conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom           |     85|
|14    |  conv_1d_cl_array_array_ap_fixed_32u_config5_U0                          |conv_1d_cl_array_array_ap_fixed_32u_config5_s                    |  13565|
|15    |    data_window_0_V_V_fifo_U                                              |fifo_w16_d23_A                                                   |     59|
|16    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1557                                     |     22|
|17    |    data_window_10_V_V_fifo_U                                             |fifo_w16_d23_A_1395                                              |     42|
|18    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1556                                     |     21|
|19    |    data_window_11_V_V_fifo_U                                             |fifo_w16_d23_A_1396                                              |     44|
|20    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1555                                     |     22|
|21    |    data_window_12_V_V_fifo_U                                             |fifo_w16_d23_A_1397                                              |     42|
|22    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1554                                     |     21|
|23    |    data_window_13_V_V_fifo_U                                             |fifo_w16_d23_A_1398                                              |     43|
|24    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1553                                     |     22|
|25    |    data_window_14_V_V_fifo_U                                             |fifo_w16_d23_A_1399                                              |     42|
|26    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1552                                     |     21|
|27    |    data_window_15_V_V_fifo_U                                             |fifo_w16_d23_A_1400                                              |     42|
|28    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1551                                     |     21|
|29    |    data_window_16_V_V_fifo_U                                             |fifo_w16_d23_A_1401                                              |     43|
|30    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1550                                     |     21|
|31    |    data_window_17_V_V_fifo_U                                             |fifo_w16_d23_A_1402                                              |     63|
|32    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1549                                     |     40|
|33    |    data_window_18_V_V_fifo_U                                             |fifo_w16_d23_A_1403                                              |     43|
|34    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1548                                     |     22|
|35    |    data_window_19_V_V_fifo_U                                             |fifo_w16_d23_A_1404                                              |     43|
|36    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1547                                     |     21|
|37    |    data_window_1_V_V_fifo_U                                              |fifo_w16_d23_A_1405                                              |     42|
|38    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1546                                     |     21|
|39    |    data_window_20_V_V_fifo_U                                             |fifo_w16_d23_A_1406                                              |     43|
|40    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1545                                     |     22|
|41    |    data_window_21_V_V_fifo_U                                             |fifo_w16_d23_A_1407                                              |     42|
|42    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1544                                     |     21|
|43    |    data_window_22_V_V_fifo_U                                             |fifo_w16_d23_A_1408                                              |     42|
|44    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1543                                     |     21|
|45    |    data_window_23_V_V_fifo_U                                             |fifo_w16_d23_A_1409                                              |     44|
|46    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1542                                     |     22|
|47    |    data_window_24_V_V_fifo_U                                             |fifo_w16_d23_A_1410                                              |     42|
|48    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1541                                     |     21|
|49    |    data_window_25_V_V_fifo_U                                             |fifo_w16_d23_A_1411                                              |     42|
|50    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1540                                     |     21|
|51    |    data_window_26_V_V_fifo_U                                             |fifo_w16_d23_A_1412                                              |     79|
|52    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1539                                     |     57|
|53    |    data_window_27_V_V_fifo_U                                             |fifo_w16_d23_A_1413                                              |     42|
|54    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1538                                     |     21|
|55    |    data_window_28_V_V_fifo_U                                             |fifo_w16_d23_A_1414                                              |     43|
|56    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1537                                     |     22|
|57    |    data_window_29_V_V_fifo_U                                             |fifo_w16_d23_A_1415                                              |     42|
|58    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1536                                     |     21|
|59    |    data_window_2_V_V_fifo_U                                              |fifo_w16_d23_A_1416                                              |     42|
|60    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1535                                     |     21|
|61    |    data_window_30_V_V_fifo_U                                             |fifo_w16_d23_A_1417                                              |     42|
|62    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1534                                     |     21|
|63    |    data_window_31_V_V_fifo_U                                             |fifo_w16_d23_A_1418                                              |     47|
|64    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1533                                     |     26|
|65    |    data_window_32_V_V_fifo_U                                             |fifo_w16_d23_A_1419                                              |     43|
|66    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1532                                     |     22|
|67    |    data_window_33_V_V_fifo_U                                             |fifo_w16_d23_A_1420                                              |     43|
|68    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1531                                     |     21|
|69    |    data_window_34_V_V_fifo_U                                             |fifo_w16_d23_A_1421                                              |     49|
|70    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1530                                     |     21|
|71    |    data_window_35_V_V_fifo_U                                             |fifo_w16_d23_A_1422                                              |     44|
|72    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1529                                     |     23|
|73    |    data_window_36_V_V_fifo_U                                             |fifo_w16_d23_A_1423                                              |     42|
|74    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1528                                     |     21|
|75    |    data_window_37_V_V_fifo_U                                             |fifo_w16_d23_A_1424                                              |     43|
|76    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1527                                     |     22|
|77    |    data_window_38_V_V_fifo_U                                             |fifo_w16_d23_A_1425                                              |     43|
|78    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1526                                     |     22|
|79    |    data_window_39_V_V_fifo_U                                             |fifo_w16_d23_A_1426                                              |     42|
|80    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1525                                     |     21|
|81    |    data_window_3_V_V_fifo_U                                              |fifo_w16_d23_A_1427                                              |     42|
|82    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1524                                     |     21|
|83    |    data_window_40_V_V_fifo_U                                             |fifo_w16_d23_A_1428                                              |     44|
|84    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1523                                     |     23|
|85    |    data_window_41_V_V_fifo_U                                             |fifo_w16_d23_A_1429                                              |     42|
|86    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1522                                     |     21|
|87    |    data_window_42_V_V_fifo_U                                             |fifo_w16_d23_A_1430                                              |     42|
|88    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1521                                     |     21|
|89    |    data_window_43_V_V_fifo_U                                             |fifo_w16_d23_A_1431                                              |     43|
|90    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1520                                     |     21|
|91    |    data_window_44_V_V_fifo_U                                             |fifo_w16_d23_A_1432                                              |     43|
|92    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1519                                     |     21|
|93    |    data_window_45_V_V_fifo_U                                             |fifo_w16_d23_A_1433                                              |     43|
|94    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1518                                     |     21|
|95    |    data_window_46_V_V_fifo_U                                             |fifo_w16_d23_A_1434                                              |     43|
|96    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1517                                     |     22|
|97    |    data_window_47_V_V_fifo_U                                             |fifo_w16_d23_A_1435                                              |     45|
|98    |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1516                                     |     23|
|99    |    data_window_48_V_V_fifo_U                                             |fifo_w16_d23_A_1436                                              |     45|
|100   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1515                                     |     24|
|101   |    data_window_49_V_V_fifo_U                                             |fifo_w16_d23_A_1437                                              |     42|
|102   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1514                                     |     21|
|103   |    data_window_4_V_V_fifo_U                                              |fifo_w16_d23_A_1438                                              |     42|
|104   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1513                                     |     21|
|105   |    data_window_50_V_V_fifo_U                                             |fifo_w16_d23_A_1439                                              |     43|
|106   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1512                                     |     22|
|107   |    data_window_51_V_V_fifo_U                                             |fifo_w16_d23_A_1440                                              |     42|
|108   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1511                                     |     21|
|109   |    data_window_52_V_V_fifo_U                                             |fifo_w16_d23_A_1441                                              |     42|
|110   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1510                                     |     21|
|111   |    data_window_53_V_V_fifo_U                                             |fifo_w16_d23_A_1442                                              |     43|
|112   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1509                                     |     22|
|113   |    data_window_54_V_V_fifo_U                                             |fifo_w16_d23_A_1443                                              |     43|
|114   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1508                                     |     22|
|115   |    data_window_55_V_V_fifo_U                                             |fifo_w16_d23_A_1444                                              |     42|
|116   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1507                                     |     21|
|117   |    data_window_56_V_V_fifo_U                                             |fifo_w16_d23_A_1445                                              |     43|
|118   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1506                                     |     22|
|119   |    data_window_57_V_V_fifo_U                                             |fifo_w16_d23_A_1446                                              |     44|
|120   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1505                                     |     23|
|121   |    data_window_58_V_V_fifo_U                                             |fifo_w16_d23_A_1447                                              |     42|
|122   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1504                                     |     21|
|123   |    data_window_59_V_V_fifo_U                                             |fifo_w16_d23_A_1448                                              |     42|
|124   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1503                                     |     21|
|125   |    data_window_5_V_V_fifo_U                                              |fifo_w16_d23_A_1449                                              |     42|
|126   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1502                                     |     21|
|127   |    data_window_60_V_V_fifo_U                                             |fifo_w16_d23_A_1450                                              |     42|
|128   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1501                                     |     21|
|129   |    data_window_61_V_V_fifo_U                                             |fifo_w16_d23_A_1451                                              |     42|
|130   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1500                                     |     21|
|131   |    data_window_62_V_V_fifo_U                                             |fifo_w16_d23_A_1452                                              |     42|
|132   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1499                                     |     21|
|133   |    data_window_63_V_V_fifo_U                                             |fifo_w16_d23_A_1453                                              |     44|
|134   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1498                                     |     22|
|135   |    data_window_64_V_V_fifo_U                                             |fifo_w16_d23_A_1454                                              |     80|
|136   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1497                                     |     58|
|137   |    data_window_65_V_V_fifo_U                                             |fifo_w16_d23_A_1455                                              |     42|
|138   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1496                                     |     21|
|139   |    data_window_66_V_V_fifo_U                                             |fifo_w16_d23_A_1456                                              |     44|
|140   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1495                                     |     21|
|141   |    data_window_67_V_V_fifo_U                                             |fifo_w16_d23_A_1457                                              |     43|
|142   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1494                                     |     22|
|143   |    data_window_68_V_V_fifo_U                                             |fifo_w16_d23_A_1458                                              |     42|
|144   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1493                                     |     21|
|145   |    data_window_69_V_V_fifo_U                                             |fifo_w16_d23_A_1459                                              |     43|
|146   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1492                                     |     22|
|147   |    data_window_6_V_V_fifo_U                                              |fifo_w16_d23_A_1460                                              |     45|
|148   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1491                                     |     21|
|149   |    data_window_70_V_V_fifo_U                                             |fifo_w16_d23_A_1461                                              |     44|
|150   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1490                                     |     22|
|151   |    data_window_71_V_V_fifo_U                                             |fifo_w16_d23_A_1462                                              |     42|
|152   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1489                                     |     21|
|153   |    data_window_72_V_V_fifo_U                                             |fifo_w16_d23_A_1463                                              |     42|
|154   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1488                                     |     21|
|155   |    data_window_73_V_V_fifo_U                                             |fifo_w16_d23_A_1464                                              |     42|
|156   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1487                                     |     21|
|157   |    data_window_74_V_V_fifo_U                                             |fifo_w16_d23_A_1465                                              |     42|
|158   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1486                                     |     21|
|159   |    data_window_75_V_V_fifo_U                                             |fifo_w16_d23_A_1466                                              |     44|
|160   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1485                                     |     23|
|161   |    data_window_76_V_V_fifo_U                                             |fifo_w16_d23_A_1467                                              |     43|
|162   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1484                                     |     21|
|163   |    data_window_77_V_V_fifo_U                                             |fifo_w16_d23_A_1468                                              |     43|
|164   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1483                                     |     22|
|165   |    data_window_78_V_V_fifo_U                                             |fifo_w16_d23_A_1469                                              |     42|
|166   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1482                                     |     21|
|167   |    data_window_79_V_V_fifo_U                                             |fifo_w16_d23_A_1470                                              |     42|
|168   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1481                                     |     21|
|169   |    data_window_7_V_V_fifo_U                                              |fifo_w16_d23_A_1471                                              |     42|
|170   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1480                                     |     21|
|171   |    data_window_8_V_V_fifo_U                                              |fifo_w16_d23_A_1472                                              |     42|
|172   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg_1479                                     |     21|
|173   |    data_window_9_V_V_fifo_U                                              |fifo_w16_d23_A_1473                                              |     42|
|174   |      U_fifo_w16_d23_A_ram                                                |fifo_w16_d23_A_shiftReg                                          |     21|
|175   |    myproject_mux_1287_16_1_1_U141                                        |myproject_mux_1287_16_1_1                                        |    112|
|176   |    myproject_mux_1287_16_1_1_U142                                        |myproject_mux_1287_16_1_1_1474                                   |    112|
|177   |    myproject_mux_1287_16_1_1_U143                                        |myproject_mux_1287_16_1_1_1475                                   |    112|
|178   |    myproject_mux_1287_16_1_1_U144                                        |myproject_mux_1287_16_1_1_1476                                   |    112|
|179   |    myproject_mux_1287_16_1_1_U145                                        |myproject_mux_1287_16_1_1_1477                                   |     48|
|180   |    myproject_mux_164_16_1_1_U140                                         |myproject_mux_164_16_1_1_1478                                    |     48|
|181   |    myproject_mux_164_5_1_1_U139                                          |myproject_mux_164_5_1_1                                          |      1|
|182   |    w5_V_U                                                                |conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V               |   2967|
|183   |      conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom_U            |conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom           |   2967|
|184   |  conv_1d_cl_array_array_ap_fixed_64u_config8_U0                          |conv_1d_cl_array_array_ap_fixed_64u_config8_s                    |  94252|
|185   |    data_window_0_V_V_fifo_U                                              |fifo_w16_d3_A                                                    |     31|
|186   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1394                                      |     19|
|187   |    data_window_100_V_V_fifo_U                                            |fifo_w16_d3_A_820                                                |     33|
|188   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1393                                      |     19|
|189   |    data_window_101_V_V_fifo_U                                            |fifo_w16_d3_A_821                                                |     32|
|190   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1392                                      |     20|
|191   |    data_window_102_V_V_fifo_U                                            |fifo_w16_d3_A_822                                                |     31|
|192   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1391                                      |     19|
|193   |    data_window_103_V_V_fifo_U                                            |fifo_w16_d3_A_823                                                |     31|
|194   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1390                                      |     19|
|195   |    data_window_104_V_V_fifo_U                                            |fifo_w16_d3_A_824                                                |     31|
|196   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1389                                      |     19|
|197   |    data_window_105_V_V_fifo_U                                            |fifo_w16_d3_A_825                                                |     32|
|198   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1388                                      |     19|
|199   |    data_window_106_V_V_fifo_U                                            |fifo_w16_d3_A_826                                                |     32|
|200   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1387                                      |     20|
|201   |    data_window_107_V_V_fifo_U                                            |fifo_w16_d3_A_827                                                |     31|
|202   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1386                                      |     19|
|203   |    data_window_108_V_V_fifo_U                                            |fifo_w16_d3_A_828                                                |     32|
|204   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1385                                      |     19|
|205   |    data_window_109_V_V_fifo_U                                            |fifo_w16_d3_A_829                                                |     32|
|206   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1384                                      |     20|
|207   |    data_window_10_V_V_fifo_U                                             |fifo_w16_d3_A_830                                                |     32|
|208   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1383                                      |     20|
|209   |    data_window_110_V_V_fifo_U                                            |fifo_w16_d3_A_831                                                |     31|
|210   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1382                                      |     19|
|211   |    data_window_111_V_V_fifo_U                                            |fifo_w16_d3_A_832                                                |     31|
|212   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1381                                      |     19|
|213   |    data_window_112_V_V_fifo_U                                            |fifo_w16_d3_A_833                                                |     31|
|214   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1380                                      |     19|
|215   |    data_window_113_V_V_fifo_U                                            |fifo_w16_d3_A_834                                                |     31|
|216   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1379                                      |     19|
|217   |    data_window_114_V_V_fifo_U                                            |fifo_w16_d3_A_835                                                |     33|
|218   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1378                                      |     21|
|219   |    data_window_115_V_V_fifo_U                                            |fifo_w16_d3_A_836                                                |     31|
|220   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1377                                      |     19|
|221   |    data_window_116_V_V_fifo_U                                            |fifo_w16_d3_A_837                                                |     40|
|222   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1376                                      |     19|
|223   |    data_window_117_V_V_fifo_U                                            |fifo_w16_d3_A_838                                                |     32|
|224   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1375                                      |     20|
|225   |    data_window_118_V_V_fifo_U                                            |fifo_w16_d3_A_839                                                |     31|
|226   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1374                                      |     19|
|227   |    data_window_119_V_V_fifo_U                                            |fifo_w16_d3_A_840                                                |     31|
|228   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1373                                      |     19|
|229   |    data_window_11_V_V_fifo_U                                             |fifo_w16_d3_A_841                                                |     31|
|230   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1372                                      |     19|
|231   |    data_window_120_V_V_fifo_U                                            |fifo_w16_d3_A_842                                                |     31|
|232   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1371                                      |     19|
|233   |    data_window_121_V_V_fifo_U                                            |fifo_w16_d3_A_843                                                |     32|
|234   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1370                                      |     19|
|235   |    data_window_122_V_V_fifo_U                                            |fifo_w16_d3_A_844                                                |     32|
|236   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1369                                      |     20|
|237   |    data_window_123_V_V_fifo_U                                            |fifo_w16_d3_A_845                                                |     31|
|238   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1368                                      |     19|
|239   |    data_window_124_V_V_fifo_U                                            |fifo_w16_d3_A_846                                                |     32|
|240   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1367                                      |     19|
|241   |    data_window_125_V_V_fifo_U                                            |fifo_w16_d3_A_847                                                |     32|
|242   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1366                                      |     20|
|243   |    data_window_126_V_V_fifo_U                                            |fifo_w16_d3_A_848                                                |     31|
|244   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1365                                      |     19|
|245   |    data_window_127_V_V_fifo_U                                            |fifo_w16_d3_A_849                                                |     31|
|246   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1364                                      |     19|
|247   |    data_window_128_V_V_fifo_U                                            |fifo_w16_d3_A_850                                                |     31|
|248   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1363                                      |     19|
|249   |    data_window_129_V_V_fifo_U                                            |fifo_w16_d3_A_851                                                |     32|
|250   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1362                                      |     20|
|251   |    data_window_12_V_V_fifo_U                                             |fifo_w16_d3_A_852                                                |     32|
|252   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1361                                      |     19|
|253   |    data_window_130_V_V_fifo_U                                            |fifo_w16_d3_A_853                                                |     31|
|254   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1360                                      |     19|
|255   |    data_window_131_V_V_fifo_U                                            |fifo_w16_d3_A_854                                                |     31|
|256   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1359                                      |     19|
|257   |    data_window_132_V_V_fifo_U                                            |fifo_w16_d3_A_855                                                |     33|
|258   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1358                                      |     19|
|259   |    data_window_133_V_V_fifo_U                                            |fifo_w16_d3_A_856                                                |     33|
|260   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1357                                      |     21|
|261   |    data_window_134_V_V_fifo_U                                            |fifo_w16_d3_A_857                                                |     31|
|262   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1356                                      |     19|
|263   |    data_window_135_V_V_fifo_U                                            |fifo_w16_d3_A_858                                                |     31|
|264   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1355                                      |     19|
|265   |    data_window_136_V_V_fifo_U                                            |fifo_w16_d3_A_859                                                |     31|
|266   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1354                                      |     19|
|267   |    data_window_137_V_V_fifo_U                                            |fifo_w16_d3_A_860                                                |     33|
|268   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1353                                      |     20|
|269   |    data_window_138_V_V_fifo_U                                            |fifo_w16_d3_A_861                                                |     31|
|270   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1352                                      |     19|
|271   |    data_window_139_V_V_fifo_U                                            |fifo_w16_d3_A_862                                                |     31|
|272   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1351                                      |     19|
|273   |    data_window_13_V_V_fifo_U                                             |fifo_w16_d3_A_863                                                |     32|
|274   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1350                                      |     20|
|275   |    data_window_140_V_V_fifo_U                                            |fifo_w16_d3_A_864                                                |     32|
|276   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1349                                      |     19|
|277   |    data_window_141_V_V_fifo_U                                            |fifo_w16_d3_A_865                                                |     32|
|278   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1348                                      |     20|
|279   |    data_window_142_V_V_fifo_U                                            |fifo_w16_d3_A_866                                                |     31|
|280   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1347                                      |     19|
|281   |    data_window_143_V_V_fifo_U                                            |fifo_w16_d3_A_867                                                |     31|
|282   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1346                                      |     19|
|283   |    data_window_144_V_V_fifo_U                                            |fifo_w16_d3_A_868                                                |     31|
|284   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1345                                      |     19|
|285   |    data_window_145_V_V_fifo_U                                            |fifo_w16_d3_A_869                                                |     32|
|286   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1344                                      |     20|
|287   |    data_window_146_V_V_fifo_U                                            |fifo_w16_d3_A_870                                                |     31|
|288   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1343                                      |     19|
|289   |    data_window_147_V_V_fifo_U                                            |fifo_w16_d3_A_871                                                |     31|
|290   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1342                                      |     19|
|291   |    data_window_148_V_V_fifo_U                                            |fifo_w16_d3_A_872                                                |     33|
|292   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1341                                      |     19|
|293   |    data_window_149_V_V_fifo_U                                            |fifo_w16_d3_A_873                                                |     33|
|294   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1340                                      |     21|
|295   |    data_window_14_V_V_fifo_U                                             |fifo_w16_d3_A_874                                                |     31|
|296   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1339                                      |     19|
|297   |    data_window_150_V_V_fifo_U                                            |fifo_w16_d3_A_875                                                |     31|
|298   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1338                                      |     19|
|299   |    data_window_151_V_V_fifo_U                                            |fifo_w16_d3_A_876                                                |     31|
|300   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1337                                      |     19|
|301   |    data_window_152_V_V_fifo_U                                            |fifo_w16_d3_A_877                                                |     31|
|302   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1336                                      |     19|
|303   |    data_window_153_V_V_fifo_U                                            |fifo_w16_d3_A_878                                                |     33|
|304   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1335                                      |     20|
|305   |    data_window_154_V_V_fifo_U                                            |fifo_w16_d3_A_879                                                |     31|
|306   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1334                                      |     19|
|307   |    data_window_155_V_V_fifo_U                                            |fifo_w16_d3_A_880                                                |     31|
|308   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1333                                      |     19|
|309   |    data_window_156_V_V_fifo_U                                            |fifo_w16_d3_A_881                                                |     32|
|310   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1332                                      |     19|
|311   |    data_window_157_V_V_fifo_U                                            |fifo_w16_d3_A_882                                                |     32|
|312   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1331                                      |     20|
|313   |    data_window_158_V_V_fifo_U                                            |fifo_w16_d3_A_883                                                |     31|
|314   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1330                                      |     19|
|315   |    data_window_159_V_V_fifo_U                                            |fifo_w16_d3_A_884                                                |     31|
|316   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1329                                      |     19|
|317   |    data_window_15_V_V_fifo_U                                             |fifo_w16_d3_A_885                                                |     31|
|318   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1328                                      |     19|
|319   |    data_window_160_V_V_fifo_U                                            |fifo_w16_d3_A_886                                                |     31|
|320   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1327                                      |     19|
|321   |    data_window_161_V_V_fifo_U                                            |fifo_w16_d3_A_887                                                |     31|
|322   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1326                                      |     19|
|323   |    data_window_162_V_V_fifo_U                                            |fifo_w16_d3_A_888                                                |     32|
|324   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1325                                      |     20|
|325   |    data_window_163_V_V_fifo_U                                            |fifo_w16_d3_A_889                                                |     31|
|326   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1324                                      |     19|
|327   |    data_window_164_V_V_fifo_U                                            |fifo_w16_d3_A_890                                                |     33|
|328   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1323                                      |     19|
|329   |    data_window_165_V_V_fifo_U                                            |fifo_w16_d3_A_891                                                |     32|
|330   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1322                                      |     20|
|331   |    data_window_166_V_V_fifo_U                                            |fifo_w16_d3_A_892                                                |     31|
|332   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1321                                      |     19|
|333   |    data_window_167_V_V_fifo_U                                            |fifo_w16_d3_A_893                                                |     31|
|334   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1320                                      |     19|
|335   |    data_window_168_V_V_fifo_U                                            |fifo_w16_d3_A_894                                                |     31|
|336   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1319                                      |     19|
|337   |    data_window_169_V_V_fifo_U                                            |fifo_w16_d3_A_895                                                |     32|
|338   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1318                                      |     19|
|339   |    data_window_16_V_V_fifo_U                                             |fifo_w16_d3_A_896                                                |     31|
|340   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1317                                      |     19|
|341   |    data_window_170_V_V_fifo_U                                            |fifo_w16_d3_A_897                                                |     32|
|342   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1316                                      |     20|
|343   |    data_window_171_V_V_fifo_U                                            |fifo_w16_d3_A_898                                                |     31|
|344   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1315                                      |     19|
|345   |    data_window_172_V_V_fifo_U                                            |fifo_w16_d3_A_899                                                |     32|
|346   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1314                                      |     19|
|347   |    data_window_173_V_V_fifo_U                                            |fifo_w16_d3_A_900                                                |     32|
|348   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1313                                      |     20|
|349   |    data_window_174_V_V_fifo_U                                            |fifo_w16_d3_A_901                                                |     31|
|350   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1312                                      |     19|
|351   |    data_window_175_V_V_fifo_U                                            |fifo_w16_d3_A_902                                                |     31|
|352   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1311                                      |     19|
|353   |    data_window_176_V_V_fifo_U                                            |fifo_w16_d3_A_903                                                |     31|
|354   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1310                                      |     19|
|355   |    data_window_177_V_V_fifo_U                                            |fifo_w16_d3_A_904                                                |     31|
|356   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1309                                      |     19|
|357   |    data_window_178_V_V_fifo_U                                            |fifo_w16_d3_A_905                                                |    335|
|358   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1308                                      |     31|
|359   |    data_window_179_V_V_fifo_U                                            |fifo_w16_d3_A_906                                                |     31|
|360   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1307                                      |     19|
|361   |    data_window_17_V_V_fifo_U                                             |fifo_w16_d3_A_907                                                |     33|
|362   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1306                                      |     20|
|363   |    data_window_180_V_V_fifo_U                                            |fifo_w16_d3_A_908                                                |     34|
|364   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1305                                      |     19|
|365   |    data_window_181_V_V_fifo_U                                            |fifo_w16_d3_A_909                                                |     32|
|366   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1304                                      |     20|
|367   |    data_window_182_V_V_fifo_U                                            |fifo_w16_d3_A_910                                                |     31|
|368   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1303                                      |     19|
|369   |    data_window_183_V_V_fifo_U                                            |fifo_w16_d3_A_911                                                |     31|
|370   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1302                                      |     19|
|371   |    data_window_184_V_V_fifo_U                                            |fifo_w16_d3_A_912                                                |     31|
|372   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1301                                      |     19|
|373   |    data_window_185_V_V_fifo_U                                            |fifo_w16_d3_A_913                                                |     32|
|374   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1300                                      |     19|
|375   |    data_window_186_V_V_fifo_U                                            |fifo_w16_d3_A_914                                                |     32|
|376   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1299                                      |     20|
|377   |    data_window_187_V_V_fifo_U                                            |fifo_w16_d3_A_915                                                |     31|
|378   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1298                                      |     19|
|379   |    data_window_188_V_V_fifo_U                                            |fifo_w16_d3_A_916                                                |     32|
|380   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1297                                      |     19|
|381   |    data_window_189_V_V_fifo_U                                            |fifo_w16_d3_A_917                                                |     32|
|382   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1296                                      |     20|
|383   |    data_window_18_V_V_fifo_U                                             |fifo_w16_d3_A_918                                                |     31|
|384   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1295                                      |     19|
|385   |    data_window_190_V_V_fifo_U                                            |fifo_w16_d3_A_919                                                |     31|
|386   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1294                                      |     19|
|387   |    data_window_191_V_V_fifo_U                                            |fifo_w16_d3_A_920                                                |     31|
|388   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1293                                      |     19|
|389   |    data_window_192_V_V_fifo_U                                            |fifo_w16_d3_A_921                                                |     37|
|390   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1292                                      |     25|
|391   |    data_window_193_V_V_fifo_U                                            |fifo_w16_d3_A_922                                                |     32|
|392   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1291                                      |     20|
|393   |    data_window_194_V_V_fifo_U                                            |fifo_w16_d3_A_923                                                |     31|
|394   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1290                                      |     19|
|395   |    data_window_195_V_V_fifo_U                                            |fifo_w16_d3_A_924                                                |     31|
|396   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1289                                      |     19|
|397   |    data_window_196_V_V_fifo_U                                            |fifo_w16_d3_A_925                                                |     33|
|398   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1288                                      |     19|
|399   |    data_window_197_V_V_fifo_U                                            |fifo_w16_d3_A_926                                                |     33|
|400   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1287                                      |     21|
|401   |    data_window_198_V_V_fifo_U                                            |fifo_w16_d3_A_927                                                |     31|
|402   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1286                                      |     19|
|403   |    data_window_199_V_V_fifo_U                                            |fifo_w16_d3_A_928                                                |     31|
|404   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1285                                      |     19|
|405   |    data_window_19_V_V_fifo_U                                             |fifo_w16_d3_A_929                                                |     31|
|406   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1284                                      |     19|
|407   |    data_window_1_V_V_fifo_U                                              |fifo_w16_d3_A_930                                                |     33|
|408   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1283                                      |     19|
|409   |    data_window_200_V_V_fifo_U                                            |fifo_w16_d3_A_931                                                |     31|
|410   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1282                                      |     19|
|411   |    data_window_201_V_V_fifo_U                                            |fifo_w16_d3_A_932                                                |     33|
|412   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1281                                      |     20|
|413   |    data_window_202_V_V_fifo_U                                            |fifo_w16_d3_A_933                                                |     31|
|414   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1280                                      |     19|
|415   |    data_window_203_V_V_fifo_U                                            |fifo_w16_d3_A_934                                                |     31|
|416   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1279                                      |     19|
|417   |    data_window_204_V_V_fifo_U                                            |fifo_w16_d3_A_935                                                |     32|
|418   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1278                                      |     19|
|419   |    data_window_205_V_V_fifo_U                                            |fifo_w16_d3_A_936                                                |     32|
|420   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1277                                      |     20|
|421   |    data_window_206_V_V_fifo_U                                            |fifo_w16_d3_A_937                                                |     31|
|422   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1276                                      |     19|
|423   |    data_window_207_V_V_fifo_U                                            |fifo_w16_d3_A_938                                                |     31|
|424   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1275                                      |     19|
|425   |    data_window_208_V_V_fifo_U                                            |fifo_w16_d3_A_939                                                |     31|
|426   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1274                                      |     19|
|427   |    data_window_209_V_V_fifo_U                                            |fifo_w16_d3_A_940                                                |     32|
|428   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1273                                      |     20|
|429   |    data_window_20_V_V_fifo_U                                             |fifo_w16_d3_A_941                                                |     32|
|430   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1272                                      |     19|
|431   |    data_window_210_V_V_fifo_U                                            |fifo_w16_d3_A_942                                                |     31|
|432   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1271                                      |     19|
|433   |    data_window_211_V_V_fifo_U                                            |fifo_w16_d3_A_943                                                |     31|
|434   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1270                                      |     19|
|435   |    data_window_212_V_V_fifo_U                                            |fifo_w16_d3_A_944                                                |     33|
|436   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1269                                      |     19|
|437   |    data_window_213_V_V_fifo_U                                            |fifo_w16_d3_A_945                                                |     33|
|438   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1268                                      |     21|
|439   |    data_window_214_V_V_fifo_U                                            |fifo_w16_d3_A_946                                                |     31|
|440   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1267                                      |     19|
|441   |    data_window_215_V_V_fifo_U                                            |fifo_w16_d3_A_947                                                |     31|
|442   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1266                                      |     19|
|443   |    data_window_216_V_V_fifo_U                                            |fifo_w16_d3_A_948                                                |     31|
|444   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1265                                      |     19|
|445   |    data_window_217_V_V_fifo_U                                            |fifo_w16_d3_A_949                                                |     33|
|446   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1264                                      |     20|
|447   |    data_window_218_V_V_fifo_U                                            |fifo_w16_d3_A_950                                                |     31|
|448   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1263                                      |     19|
|449   |    data_window_219_V_V_fifo_U                                            |fifo_w16_d3_A_951                                                |     31|
|450   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1262                                      |     19|
|451   |    data_window_21_V_V_fifo_U                                             |fifo_w16_d3_A_952                                                |     34|
|452   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1261                                      |     22|
|453   |    data_window_220_V_V_fifo_U                                            |fifo_w16_d3_A_953                                                |     32|
|454   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1260                                      |     19|
|455   |    data_window_221_V_V_fifo_U                                            |fifo_w16_d3_A_954                                                |     32|
|456   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1259                                      |     20|
|457   |    data_window_222_V_V_fifo_U                                            |fifo_w16_d3_A_955                                                |     31|
|458   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1258                                      |     19|
|459   |    data_window_223_V_V_fifo_U                                            |fifo_w16_d3_A_956                                                |     31|
|460   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1257                                      |     19|
|461   |    data_window_224_V_V_fifo_U                                            |fifo_w16_d3_A_957                                                |     31|
|462   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1256                                      |     19|
|463   |    data_window_225_V_V_fifo_U                                            |fifo_w16_d3_A_958                                                |     31|
|464   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1255                                      |     19|
|465   |    data_window_226_V_V_fifo_U                                            |fifo_w16_d3_A_959                                                |     32|
|466   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1254                                      |     20|
|467   |    data_window_227_V_V_fifo_U                                            |fifo_w16_d3_A_960                                                |     31|
|468   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1253                                      |     19|
|469   |    data_window_228_V_V_fifo_U                                            |fifo_w16_d3_A_961                                                |     33|
|470   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1252                                      |     19|
|471   |    data_window_229_V_V_fifo_U                                            |fifo_w16_d3_A_962                                                |     32|
|472   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1251                                      |     20|
|473   |    data_window_22_V_V_fifo_U                                             |fifo_w16_d3_A_963                                                |     31|
|474   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1250                                      |     19|
|475   |    data_window_230_V_V_fifo_U                                            |fifo_w16_d3_A_964                                                |     31|
|476   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1249                                      |     19|
|477   |    data_window_231_V_V_fifo_U                                            |fifo_w16_d3_A_965                                                |     31|
|478   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1248                                      |     19|
|479   |    data_window_232_V_V_fifo_U                                            |fifo_w16_d3_A_966                                                |     31|
|480   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1247                                      |     19|
|481   |    data_window_233_V_V_fifo_U                                            |fifo_w16_d3_A_967                                                |     32|
|482   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1246                                      |     19|
|483   |    data_window_234_V_V_fifo_U                                            |fifo_w16_d3_A_968                                                |     32|
|484   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1245                                      |     20|
|485   |    data_window_235_V_V_fifo_U                                            |fifo_w16_d3_A_969                                                |     31|
|486   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1244                                      |     19|
|487   |    data_window_236_V_V_fifo_U                                            |fifo_w16_d3_A_970                                                |     32|
|488   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1243                                      |     19|
|489   |    data_window_237_V_V_fifo_U                                            |fifo_w16_d3_A_971                                                |     32|
|490   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1242                                      |     20|
|491   |    data_window_238_V_V_fifo_U                                            |fifo_w16_d3_A_972                                                |     31|
|492   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1241                                      |     19|
|493   |    data_window_239_V_V_fifo_U                                            |fifo_w16_d3_A_973                                                |     31|
|494   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1240                                      |     19|
|495   |    data_window_23_V_V_fifo_U                                             |fifo_w16_d3_A_974                                                |     31|
|496   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1239                                      |     19|
|497   |    data_window_240_V_V_fifo_U                                            |fifo_w16_d3_A_975                                                |     31|
|498   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1238                                      |     19|
|499   |    data_window_241_V_V_fifo_U                                            |fifo_w16_d3_A_976                                                |     31|
|500   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1237                                      |     19|
|501   |    data_window_242_V_V_fifo_U                                            |fifo_w16_d3_A_977                                                |     33|
|502   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1236                                      |     21|
|503   |    data_window_243_V_V_fifo_U                                            |fifo_w16_d3_A_978                                                |     31|
|504   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1235                                      |     19|
|505   |    data_window_244_V_V_fifo_U                                            |fifo_w16_d3_A_979                                                |     34|
|506   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1234                                      |     19|
|507   |    data_window_245_V_V_fifo_U                                            |fifo_w16_d3_A_980                                                |     32|
|508   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1233                                      |     20|
|509   |    data_window_246_V_V_fifo_U                                            |fifo_w16_d3_A_981                                                |     31|
|510   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1232                                      |     19|
|511   |    data_window_247_V_V_fifo_U                                            |fifo_w16_d3_A_982                                                |     31|
|512   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1231                                      |     19|
|513   |    data_window_248_V_V_fifo_U                                            |fifo_w16_d3_A_983                                                |     31|
|514   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1230                                      |     19|
|515   |    data_window_249_V_V_fifo_U                                            |fifo_w16_d3_A_984                                                |     32|
|516   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1229                                      |     19|
|517   |    data_window_24_V_V_fifo_U                                             |fifo_w16_d3_A_985                                                |     31|
|518   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1228                                      |     19|
|519   |    data_window_250_V_V_fifo_U                                            |fifo_w16_d3_A_986                                                |     32|
|520   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1227                                      |     20|
|521   |    data_window_251_V_V_fifo_U                                            |fifo_w16_d3_A_987                                                |     31|
|522   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1226                                      |     19|
|523   |    data_window_252_V_V_fifo_U                                            |fifo_w16_d3_A_988                                                |     32|
|524   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1225                                      |     19|
|525   |    data_window_253_V_V_fifo_U                                            |fifo_w16_d3_A_989                                                |     32|
|526   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1224                                      |     20|
|527   |    data_window_254_V_V_fifo_U                                            |fifo_w16_d3_A_990                                                |     31|
|528   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1223                                      |     19|
|529   |    data_window_255_V_V_fifo_U                                            |fifo_w16_d3_A_991                                                |     31|
|530   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1222                                      |     19|
|531   |    data_window_256_V_V_fifo_U                                            |fifo_w16_d3_A_992                                                |     31|
|532   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1221                                      |     19|
|533   |    data_window_257_V_V_fifo_U                                            |fifo_w16_d3_A_993                                                |     32|
|534   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1220                                      |     20|
|535   |    data_window_258_V_V_fifo_U                                            |fifo_w16_d3_A_994                                                |     31|
|536   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1219                                      |     19|
|537   |    data_window_259_V_V_fifo_U                                            |fifo_w16_d3_A_995                                                |     31|
|538   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1218                                      |     19|
|539   |    data_window_25_V_V_fifo_U                                             |fifo_w16_d3_A_996                                                |     33|
|540   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1217                                      |     20|
|541   |    data_window_260_V_V_fifo_U                                            |fifo_w16_d3_A_997                                                |     33|
|542   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1216                                      |     19|
|543   |    data_window_261_V_V_fifo_U                                            |fifo_w16_d3_A_998                                                |     33|
|544   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1215                                      |     21|
|545   |    data_window_262_V_V_fifo_U                                            |fifo_w16_d3_A_999                                                |     31|
|546   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1214                                      |     19|
|547   |    data_window_263_V_V_fifo_U                                            |fifo_w16_d3_A_1000                                               |     31|
|548   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1213                                      |     19|
|549   |    data_window_264_V_V_fifo_U                                            |fifo_w16_d3_A_1001                                               |     31|
|550   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1212                                      |     19|
|551   |    data_window_265_V_V_fifo_U                                            |fifo_w16_d3_A_1002                                               |     33|
|552   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1211                                      |     20|
|553   |    data_window_266_V_V_fifo_U                                            |fifo_w16_d3_A_1003                                               |     31|
|554   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1210                                      |     19|
|555   |    data_window_267_V_V_fifo_U                                            |fifo_w16_d3_A_1004                                               |     31|
|556   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1209                                      |     19|
|557   |    data_window_268_V_V_fifo_U                                            |fifo_w16_d3_A_1005                                               |     32|
|558   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1208                                      |     19|
|559   |    data_window_269_V_V_fifo_U                                            |fifo_w16_d3_A_1006                                               |     32|
|560   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1207                                      |     20|
|561   |    data_window_26_V_V_fifo_U                                             |fifo_w16_d3_A_1007                                               |     31|
|562   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1206                                      |     19|
|563   |    data_window_270_V_V_fifo_U                                            |fifo_w16_d3_A_1008                                               |     31|
|564   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1205                                      |     19|
|565   |    data_window_271_V_V_fifo_U                                            |fifo_w16_d3_A_1009                                               |     31|
|566   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1204                                      |     19|
|567   |    data_window_272_V_V_fifo_U                                            |fifo_w16_d3_A_1010                                               |     31|
|568   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1203                                      |     19|
|569   |    data_window_273_V_V_fifo_U                                            |fifo_w16_d3_A_1011                                               |     32|
|570   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1202                                      |     20|
|571   |    data_window_274_V_V_fifo_U                                            |fifo_w16_d3_A_1012                                               |     31|
|572   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1201                                      |     19|
|573   |    data_window_275_V_V_fifo_U                                            |fifo_w16_d3_A_1013                                               |     31|
|574   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1200                                      |     19|
|575   |    data_window_276_V_V_fifo_U                                            |fifo_w16_d3_A_1014                                               |     33|
|576   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1199                                      |     19|
|577   |    data_window_277_V_V_fifo_U                                            |fifo_w16_d3_A_1015                                               |     33|
|578   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1198                                      |     21|
|579   |    data_window_278_V_V_fifo_U                                            |fifo_w16_d3_A_1016                                               |     31|
|580   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1197                                      |     19|
|581   |    data_window_279_V_V_fifo_U                                            |fifo_w16_d3_A_1017                                               |     31|
|582   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1196                                      |     19|
|583   |    data_window_27_V_V_fifo_U                                             |fifo_w16_d3_A_1018                                               |     31|
|584   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1195                                      |     19|
|585   |    data_window_280_V_V_fifo_U                                            |fifo_w16_d3_A_1019                                               |     31|
|586   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1194                                      |     19|
|587   |    data_window_281_V_V_fifo_U                                            |fifo_w16_d3_A_1020                                               |     33|
|588   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1193                                      |     20|
|589   |    data_window_282_V_V_fifo_U                                            |fifo_w16_d3_A_1021                                               |     31|
|590   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1192                                      |     19|
|591   |    data_window_283_V_V_fifo_U                                            |fifo_w16_d3_A_1022                                               |     31|
|592   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1191                                      |     19|
|593   |    data_window_284_V_V_fifo_U                                            |fifo_w16_d3_A_1023                                               |     32|
|594   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1190                                      |     19|
|595   |    data_window_285_V_V_fifo_U                                            |fifo_w16_d3_A_1024                                               |     32|
|596   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1189                                      |     20|
|597   |    data_window_286_V_V_fifo_U                                            |fifo_w16_d3_A_1025                                               |     31|
|598   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1188                                      |     19|
|599   |    data_window_287_V_V_fifo_U                                            |fifo_w16_d3_A_1026                                               |     31|
|600   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1187                                      |     19|
|601   |    data_window_28_V_V_fifo_U                                             |fifo_w16_d3_A_1027                                               |     32|
|602   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1186                                      |     19|
|603   |    data_window_29_V_V_fifo_U                                             |fifo_w16_d3_A_1028                                               |     32|
|604   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1185                                      |     20|
|605   |    data_window_2_V_V_fifo_U                                              |fifo_w16_d3_A_1029                                               |     32|
|606   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1184                                      |     20|
|607   |    data_window_30_V_V_fifo_U                                             |fifo_w16_d3_A_1030                                               |     31|
|608   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1183                                      |     19|
|609   |    data_window_31_V_V_fifo_U                                             |fifo_w16_d3_A_1031                                               |     31|
|610   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1182                                      |     19|
|611   |    data_window_32_V_V_fifo_U                                             |fifo_w16_d3_A_1032                                               |     31|
|612   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1181                                      |     19|
|613   |    data_window_33_V_V_fifo_U                                             |fifo_w16_d3_A_1033                                               |     31|
|614   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1180                                      |     19|
|615   |    data_window_34_V_V_fifo_U                                             |fifo_w16_d3_A_1034                                               |     33|
|616   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1179                                      |     21|
|617   |    data_window_35_V_V_fifo_U                                             |fifo_w16_d3_A_1035                                               |     31|
|618   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1178                                      |     19|
|619   |    data_window_36_V_V_fifo_U                                             |fifo_w16_d3_A_1036                                               |     33|
|620   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1177                                      |     19|
|621   |    data_window_37_V_V_fifo_U                                             |fifo_w16_d3_A_1037                                               |     31|
|622   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1176                                      |     19|
|623   |    data_window_38_V_V_fifo_U                                             |fifo_w16_d3_A_1038                                               |     32|
|624   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1175                                      |     20|
|625   |    data_window_39_V_V_fifo_U                                             |fifo_w16_d3_A_1039                                               |     31|
|626   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1174                                      |     19|
|627   |    data_window_3_V_V_fifo_U                                              |fifo_w16_d3_A_1040                                               |     31|
|628   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1173                                      |     19|
|629   |    data_window_40_V_V_fifo_U                                             |fifo_w16_d3_A_1041                                               |     31|
|630   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1172                                      |     19|
|631   |    data_window_41_V_V_fifo_U                                             |fifo_w16_d3_A_1042                                               |     32|
|632   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1171                                      |     19|
|633   |    data_window_42_V_V_fifo_U                                             |fifo_w16_d3_A_1043                                               |     32|
|634   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1170                                      |     20|
|635   |    data_window_43_V_V_fifo_U                                             |fifo_w16_d3_A_1044                                               |     31|
|636   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1169                                      |     19|
|637   |    data_window_44_V_V_fifo_U                                             |fifo_w16_d3_A_1045                                               |     32|
|638   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1168                                      |     19|
|639   |    data_window_45_V_V_fifo_U                                             |fifo_w16_d3_A_1046                                               |     31|
|640   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1167                                      |     19|
|641   |    data_window_46_V_V_fifo_U                                             |fifo_w16_d3_A_1047                                               |     32|
|642   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1166                                      |     20|
|643   |    data_window_47_V_V_fifo_U                                             |fifo_w16_d3_A_1048                                               |     31|
|644   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1165                                      |     19|
|645   |    data_window_48_V_V_fifo_U                                             |fifo_w16_d3_A_1049                                               |     31|
|646   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1164                                      |     19|
|647   |    data_window_49_V_V_fifo_U                                             |fifo_w16_d3_A_1050                                               |     32|
|648   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1163                                      |     20|
|649   |    data_window_4_V_V_fifo_U                                              |fifo_w16_d3_A_1051                                               |     32|
|650   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1162                                      |     19|
|651   |    data_window_50_V_V_fifo_U                                             |fifo_w16_d3_A_1052                                               |     31|
|652   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1161                                      |     19|
|653   |    data_window_51_V_V_fifo_U                                             |fifo_w16_d3_A_1053                                               |     31|
|654   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1160                                      |     19|
|655   |    data_window_52_V_V_fifo_U                                             |fifo_w16_d3_A_1054                                               |     34|
|656   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1159                                      |     19|
|657   |    data_window_53_V_V_fifo_U                                             |fifo_w16_d3_A_1055                                               |     31|
|658   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1158                                      |     19|
|659   |    data_window_54_V_V_fifo_U                                             |fifo_w16_d3_A_1056                                               |     32|
|660   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1157                                      |     20|
|661   |    data_window_55_V_V_fifo_U                                             |fifo_w16_d3_A_1057                                               |     31|
|662   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1156                                      |     19|
|663   |    data_window_56_V_V_fifo_U                                             |fifo_w16_d3_A_1058                                               |     31|
|664   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1155                                      |     19|
|665   |    data_window_57_V_V_fifo_U                                             |fifo_w16_d3_A_1059                                               |     33|
|666   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1154                                      |     20|
|667   |    data_window_58_V_V_fifo_U                                             |fifo_w16_d3_A_1060                                               |     31|
|668   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1153                                      |     19|
|669   |    data_window_59_V_V_fifo_U                                             |fifo_w16_d3_A_1061                                               |     31|
|670   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1152                                      |     19|
|671   |    data_window_5_V_V_fifo_U                                              |fifo_w16_d3_A_1062                                               |     32|
|672   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1151                                      |     20|
|673   |    data_window_60_V_V_fifo_U                                             |fifo_w16_d3_A_1063                                               |     32|
|674   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1150                                      |     19|
|675   |    data_window_61_V_V_fifo_U                                             |fifo_w16_d3_A_1064                                               |     32|
|676   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1149                                      |     20|
|677   |    data_window_62_V_V_fifo_U                                             |fifo_w16_d3_A_1065                                               |     31|
|678   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1148                                      |     19|
|679   |    data_window_63_V_V_fifo_U                                             |fifo_w16_d3_A_1066                                               |     31|
|680   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1147                                      |     19|
|681   |    data_window_64_V_V_fifo_U                                             |fifo_w16_d3_A_1067                                               |     31|
|682   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1146                                      |     19|
|683   |    data_window_65_V_V_fifo_U                                             |fifo_w16_d3_A_1068                                               |     31|
|684   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1145                                      |     19|
|685   |    data_window_66_V_V_fifo_U                                             |fifo_w16_d3_A_1069                                               |     32|
|686   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1144                                      |     20|
|687   |    data_window_67_V_V_fifo_U                                             |fifo_w16_d3_A_1070                                               |     31|
|688   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1143                                      |     19|
|689   |    data_window_68_V_V_fifo_U                                             |fifo_w16_d3_A_1071                                               |     33|
|690   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1142                                      |     19|
|691   |    data_window_69_V_V_fifo_U                                             |fifo_w16_d3_A_1072                                               |     32|
|692   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1141                                      |     20|
|693   |    data_window_6_V_V_fifo_U                                              |fifo_w16_d3_A_1073                                               |     31|
|694   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1140                                      |     19|
|695   |    data_window_70_V_V_fifo_U                                             |fifo_w16_d3_A_1074                                               |     31|
|696   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1139                                      |     19|
|697   |    data_window_71_V_V_fifo_U                                             |fifo_w16_d3_A_1075                                               |     31|
|698   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1138                                      |     19|
|699   |    data_window_72_V_V_fifo_U                                             |fifo_w16_d3_A_1076                                               |     31|
|700   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1137                                      |     19|
|701   |    data_window_73_V_V_fifo_U                                             |fifo_w16_d3_A_1077                                               |     32|
|702   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1136                                      |     19|
|703   |    data_window_74_V_V_fifo_U                                             |fifo_w16_d3_A_1078                                               |     32|
|704   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1135                                      |     20|
|705   |    data_window_75_V_V_fifo_U                                             |fifo_w16_d3_A_1079                                               |     31|
|706   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1134                                      |     19|
|707   |    data_window_76_V_V_fifo_U                                             |fifo_w16_d3_A_1080                                               |     32|
|708   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1133                                      |     19|
|709   |    data_window_77_V_V_fifo_U                                             |fifo_w16_d3_A_1081                                               |     32|
|710   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1132                                      |     20|
|711   |    data_window_78_V_V_fifo_U                                             |fifo_w16_d3_A_1082                                               |     31|
|712   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1131                                      |     19|
|713   |    data_window_79_V_V_fifo_U                                             |fifo_w16_d3_A_1083                                               |     31|
|714   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1130                                      |     19|
|715   |    data_window_7_V_V_fifo_U                                              |fifo_w16_d3_A_1084                                               |     31|
|716   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1129                                      |     19|
|717   |    data_window_80_V_V_fifo_U                                             |fifo_w16_d3_A_1085                                               |     31|
|718   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1128                                      |     19|
|719   |    data_window_81_V_V_fifo_U                                             |fifo_w16_d3_A_1086                                               |     31|
|720   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1127                                      |     19|
|721   |    data_window_82_V_V_fifo_U                                             |fifo_w16_d3_A_1087                                               |     33|
|722   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1126                                      |     21|
|723   |    data_window_83_V_V_fifo_U                                             |fifo_w16_d3_A_1088                                               |     31|
|724   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1125                                      |     19|
|725   |    data_window_84_V_V_fifo_U                                             |fifo_w16_d3_A_1089                                               |     33|
|726   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1124                                      |     19|
|727   |    data_window_85_V_V_fifo_U                                             |fifo_w16_d3_A_1090                                               |     32|
|728   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1123                                      |     20|
|729   |    data_window_86_V_V_fifo_U                                             |fifo_w16_d3_A_1091                                               |     31|
|730   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1122                                      |     19|
|731   |    data_window_87_V_V_fifo_U                                             |fifo_w16_d3_A_1092                                               |     31|
|732   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1121                                      |     19|
|733   |    data_window_88_V_V_fifo_U                                             |fifo_w16_d3_A_1093                                               |     31|
|734   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1120                                      |     19|
|735   |    data_window_89_V_V_fifo_U                                             |fifo_w16_d3_A_1094                                               |     32|
|736   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1119                                      |     19|
|737   |    data_window_8_V_V_fifo_U                                              |fifo_w16_d3_A_1095                                               |     31|
|738   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1118                                      |     19|
|739   |    data_window_90_V_V_fifo_U                                             |fifo_w16_d3_A_1096                                               |     32|
|740   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1117                                      |     20|
|741   |    data_window_91_V_V_fifo_U                                             |fifo_w16_d3_A_1097                                               |     31|
|742   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1116                                      |     19|
|743   |    data_window_92_V_V_fifo_U                                             |fifo_w16_d3_A_1098                                               |     32|
|744   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1115                                      |     19|
|745   |    data_window_93_V_V_fifo_U                                             |fifo_w16_d3_A_1099                                               |     32|
|746   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1114                                      |     20|
|747   |    data_window_94_V_V_fifo_U                                             |fifo_w16_d3_A_1100                                               |     31|
|748   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1113                                      |     19|
|749   |    data_window_95_V_V_fifo_U                                             |fifo_w16_d3_A_1101                                               |     31|
|750   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1112                                      |     19|
|751   |    data_window_96_V_V_fifo_U                                             |fifo_w16_d3_A_1102                                               |     31|
|752   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1111                                      |     19|
|753   |    data_window_97_V_V_fifo_U                                             |fifo_w16_d3_A_1103                                               |     31|
|754   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1110                                      |     19|
|755   |    data_window_98_V_V_fifo_U                                             |fifo_w16_d3_A_1104                                               |     32|
|756   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1109                                      |     20|
|757   |    data_window_99_V_V_fifo_U                                             |fifo_w16_d3_A_1105                                               |     31|
|758   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg_1108                                      |     19|
|759   |    data_window_9_V_V_fifo_U                                              |fifo_w16_d3_A_1106                                               |     33|
|760   |      U_fifo_w16_d3_A_ram                                                 |fifo_w16_d3_A_shiftReg                                           |     19|
|761   |    myproject_mux_164_16_1_1_U785                                         |myproject_mux_164_16_1_1_1107                                    |    112|
|762   |    w8_V_U                                                                |conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V               |  30249|
|763   |      conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom_U            |conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom           |  30249|
|764   |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0                    |dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s              |   6953|
|765   |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073     |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s            |   5885|
|766   |      myproject_mux_164_16_1_1_U2708                                      |myproject_mux_164_16_1_1                                         |    112|
|767   |      myproject_mux_646_16_1_1_U2709                                      |myproject_mux_646_16_1_1                                         |    112|
|768   |      myproject_mux_646_16_1_1_U2711                                      |myproject_mux_646_16_1_1_819                                     |    112|
|769   |      w12_V_U                                                             |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V      |     89|
|770   |        dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom  |     89|
|771   |  global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0                |global_pooling1d_cl_array_array_ap_fixed_64u_config10_s          |   4265|
|772   |  layer10_out_V_data_0_V_U                                                |fifo_w16_d1_A                                                    |     27|
|773   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_818                                       |     17|
|774   |  layer10_out_V_data_10_V_U                                               |fifo_w16_d1_A_0                                                  |     27|
|775   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_817                                       |     17|
|776   |  layer10_out_V_data_11_V_U                                               |fifo_w16_d1_A_1                                                  |     28|
|777   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_816                                       |     17|
|778   |  layer10_out_V_data_12_V_U                                               |fifo_w16_d1_A_2                                                  |     27|
|779   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_815                                       |     17|
|780   |  layer10_out_V_data_13_V_U                                               |fifo_w16_d1_A_3                                                  |     28|
|781   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_814                                       |     17|
|782   |  layer10_out_V_data_14_V_U                                               |fifo_w16_d1_A_4                                                  |     27|
|783   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_813                                       |     17|
|784   |  layer10_out_V_data_15_V_U                                               |fifo_w16_d1_A_5                                                  |     28|
|785   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_812                                       |     17|
|786   |  layer10_out_V_data_16_V_U                                               |fifo_w16_d1_A_6                                                  |     27|
|787   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_811                                       |     17|
|788   |  layer10_out_V_data_17_V_U                                               |fifo_w16_d1_A_7                                                  |     28|
|789   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_810                                       |     17|
|790   |  layer10_out_V_data_18_V_U                                               |fifo_w16_d1_A_8                                                  |     27|
|791   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_809                                       |     17|
|792   |  layer10_out_V_data_19_V_U                                               |fifo_w16_d1_A_9                                                  |     28|
|793   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_808                                       |     17|
|794   |  layer10_out_V_data_1_V_U                                                |fifo_w16_d1_A_10                                                 |     27|
|795   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_807                                       |     17|
|796   |  layer10_out_V_data_20_V_U                                               |fifo_w16_d1_A_11                                                 |     28|
|797   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_806                                       |     17|
|798   |  layer10_out_V_data_21_V_U                                               |fifo_w16_d1_A_12                                                 |     27|
|799   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_805                                       |     17|
|800   |  layer10_out_V_data_22_V_U                                               |fifo_w16_d1_A_13                                                 |     28|
|801   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_804                                       |     17|
|802   |  layer10_out_V_data_23_V_U                                               |fifo_w16_d1_A_14                                                 |     27|
|803   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_803                                       |     17|
|804   |  layer10_out_V_data_24_V_U                                               |fifo_w16_d1_A_15                                                 |     28|
|805   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_802                                       |     17|
|806   |  layer10_out_V_data_25_V_U                                               |fifo_w16_d1_A_16                                                 |     29|
|807   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_801                                       |     17|
|808   |  layer10_out_V_data_26_V_U                                               |fifo_w16_d1_A_17                                                 |     27|
|809   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_800                                       |     17|
|810   |  layer10_out_V_data_27_V_U                                               |fifo_w16_d1_A_18                                                 |     27|
|811   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_799                                       |     17|
|812   |  layer10_out_V_data_28_V_U                                               |fifo_w16_d1_A_19                                                 |     28|
|813   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_798                                       |     17|
|814   |  layer10_out_V_data_29_V_U                                               |fifo_w16_d1_A_20                                                 |     27|
|815   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_797                                       |     17|
|816   |  layer10_out_V_data_2_V_U                                                |fifo_w16_d1_A_21                                                 |     28|
|817   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_796                                       |     17|
|818   |  layer10_out_V_data_30_V_U                                               |fifo_w16_d1_A_22                                                 |     30|
|819   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_795                                       |     17|
|820   |  layer10_out_V_data_31_V_U                                               |fifo_w16_d1_A_23                                                 |     28|
|821   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_794                                       |     17|
|822   |  layer10_out_V_data_32_V_U                                               |fifo_w16_d1_A_24                                                 |     27|
|823   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_793                                       |     17|
|824   |  layer10_out_V_data_33_V_U                                               |fifo_w16_d1_A_25                                                 |     27|
|825   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_792                                       |     17|
|826   |  layer10_out_V_data_34_V_U                                               |fifo_w16_d1_A_26                                                 |     27|
|827   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_791                                       |     17|
|828   |  layer10_out_V_data_35_V_U                                               |fifo_w16_d1_A_27                                                 |     27|
|829   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_790                                       |     17|
|830   |  layer10_out_V_data_36_V_U                                               |fifo_w16_d1_A_28                                                 |     27|
|831   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_789                                       |     17|
|832   |  layer10_out_V_data_37_V_U                                               |fifo_w16_d1_A_29                                                 |     27|
|833   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_788                                       |     17|
|834   |  layer10_out_V_data_38_V_U                                               |fifo_w16_d1_A_30                                                 |     27|
|835   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_787                                       |     17|
|836   |  layer10_out_V_data_39_V_U                                               |fifo_w16_d1_A_31                                                 |     29|
|837   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_786                                       |     18|
|838   |  layer10_out_V_data_3_V_U                                                |fifo_w16_d1_A_32                                                 |     27|
|839   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_785                                       |     17|
|840   |  layer10_out_V_data_40_V_U                                               |fifo_w16_d1_A_33                                                 |     28|
|841   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_784                                       |     17|
|842   |  layer10_out_V_data_41_V_U                                               |fifo_w16_d1_A_34                                                 |     28|
|843   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_783                                       |     17|
|844   |  layer10_out_V_data_42_V_U                                               |fifo_w16_d1_A_35                                                 |     27|
|845   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_782                                       |     17|
|846   |  layer10_out_V_data_43_V_U                                               |fifo_w16_d1_A_36                                                 |     27|
|847   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_781                                       |     17|
|848   |  layer10_out_V_data_44_V_U                                               |fifo_w16_d1_A_37                                                 |     27|
|849   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_780                                       |     17|
|850   |  layer10_out_V_data_45_V_U                                               |fifo_w16_d1_A_38                                                 |     27|
|851   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_779                                       |     17|
|852   |  layer10_out_V_data_46_V_U                                               |fifo_w16_d1_A_39                                                 |     28|
|853   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_778                                       |     17|
|854   |  layer10_out_V_data_47_V_U                                               |fifo_w16_d1_A_40                                                 |     28|
|855   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_777                                       |     17|
|856   |  layer10_out_V_data_48_V_U                                               |fifo_w16_d1_A_41                                                 |     29|
|857   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_776                                       |     17|
|858   |  layer10_out_V_data_49_V_U                                               |fifo_w16_d1_A_42                                                 |     27|
|859   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_775                                       |     17|
|860   |  layer10_out_V_data_4_V_U                                                |fifo_w16_d1_A_43                                                 |     27|
|861   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_774                                       |     17|
|862   |  layer10_out_V_data_50_V_U                                               |fifo_w16_d1_A_44                                                 |     27|
|863   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_773                                       |     17|
|864   |  layer10_out_V_data_51_V_U                                               |fifo_w16_d1_A_45                                                 |     27|
|865   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_772                                       |     17|
|866   |  layer10_out_V_data_52_V_U                                               |fifo_w16_d1_A_46                                                 |     27|
|867   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_771                                       |     17|
|868   |  layer10_out_V_data_53_V_U                                               |fifo_w16_d1_A_47                                                 |     29|
|869   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_770                                       |     18|
|870   |  layer10_out_V_data_54_V_U                                               |fifo_w16_d1_A_48                                                 |     29|
|871   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_769                                       |     18|
|872   |  layer10_out_V_data_55_V_U                                               |fifo_w16_d1_A_49                                                 |     27|
|873   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_768                                       |     17|
|874   |  layer10_out_V_data_56_V_U                                               |fifo_w16_d1_A_50                                                 |     27|
|875   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_767                                       |     17|
|876   |  layer10_out_V_data_57_V_U                                               |fifo_w16_d1_A_51                                                 |     27|
|877   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_766                                       |     17|
|878   |  layer10_out_V_data_58_V_U                                               |fifo_w16_d1_A_52                                                 |     27|
|879   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_765                                       |     17|
|880   |  layer10_out_V_data_59_V_U                                               |fifo_w16_d1_A_53                                                 |     27|
|881   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_764                                       |     17|
|882   |  layer10_out_V_data_5_V_U                                                |fifo_w16_d1_A_54                                                 |     28|
|883   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_763                                       |     18|
|884   |  layer10_out_V_data_60_V_U                                               |fifo_w16_d1_A_55                                                 |     28|
|885   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_762                                       |     17|
|886   |  layer10_out_V_data_61_V_U                                               |fifo_w16_d1_A_56                                                 |     27|
|887   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_761                                       |     17|
|888   |  layer10_out_V_data_62_V_U                                               |fifo_w16_d1_A_57                                                 |     27|
|889   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_760                                       |     17|
|890   |  layer10_out_V_data_63_V_U                                               |fifo_w16_d1_A_58                                                 |     27|
|891   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_759                                       |     17|
|892   |  layer10_out_V_data_6_V_U                                                |fifo_w16_d1_A_59                                                 |     31|
|893   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_758                                       |     18|
|894   |  layer10_out_V_data_7_V_U                                                |fifo_w16_d1_A_60                                                 |     27|
|895   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_757                                       |     17|
|896   |  layer10_out_V_data_8_V_U                                                |fifo_w16_d1_A_61                                                 |     27|
|897   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_756                                       |     17|
|898   |  layer10_out_V_data_9_V_U                                                |fifo_w16_d1_A_62                                                 |     28|
|899   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg_755                                       |     17|
|900   |  layer12_out_V_data_0_V_U                                                |fifo_w16_d1_A_63                                                 |     45|
|901   |    U_fifo_w16_d1_A_ram                                                   |fifo_w16_d1_A_shiftReg                                           |     34|
|902   |  layer2_out_V_data_0_V_U                                                 |fifo_w16_d99_A_x                                                 |    123|
|903   |  layer2_out_V_data_10_V_U                                                |fifo_w16_d99_A_x_64                                              |    123|
|904   |  layer2_out_V_data_11_V_U                                                |fifo_w16_d99_A_x_65                                              |    123|
|905   |  layer2_out_V_data_12_V_U                                                |fifo_w16_d99_A_x_66                                              |    123|
|906   |  layer2_out_V_data_13_V_U                                                |fifo_w16_d99_A_x_67                                              |    123|
|907   |  layer2_out_V_data_14_V_U                                                |fifo_w16_d99_A_x_68                                              |    124|
|908   |  layer2_out_V_data_15_V_U                                                |fifo_w16_d99_A_x_69                                              |    124|
|909   |  layer2_out_V_data_1_V_U                                                 |fifo_w16_d99_A_x_70                                              |    123|
|910   |  layer2_out_V_data_2_V_U                                                 |fifo_w16_d99_A_x_71                                              |    123|
|911   |  layer2_out_V_data_3_V_U                                                 |fifo_w16_d99_A_x_72                                              |    124|
|912   |  layer2_out_V_data_4_V_U                                                 |fifo_w16_d99_A_x_73                                              |    123|
|913   |  layer2_out_V_data_5_V_U                                                 |fifo_w16_d99_A_x_74                                              |    124|
|914   |  layer2_out_V_data_6_V_U                                                 |fifo_w16_d99_A_x_75                                              |    125|
|915   |  layer2_out_V_data_7_V_U                                                 |fifo_w16_d99_A_x_76                                              |    124|
|916   |  layer2_out_V_data_8_V_U                                                 |fifo_w16_d99_A_x_77                                              |    123|
|917   |  layer2_out_V_data_9_V_U                                                 |fifo_w16_d99_A_x_78                                              |    124|
|918   |  layer3_out_V_data_0_V_U                                                 |fifo_w16_d99_A_x_79                                              |    115|
|919   |  layer3_out_V_data_10_V_U                                                |fifo_w16_d99_A_x_80                                              |    115|
|920   |  layer3_out_V_data_11_V_U                                                |fifo_w16_d99_A_x_81                                              |    115|
|921   |  layer3_out_V_data_12_V_U                                                |fifo_w16_d99_A_x_82                                              |    115|
|922   |  layer3_out_V_data_13_V_U                                                |fifo_w16_d99_A_x_83                                              |    115|
|923   |  layer3_out_V_data_14_V_U                                                |fifo_w16_d99_A_x_84                                              |    115|
|924   |  layer3_out_V_data_15_V_U                                                |fifo_w16_d99_A_x_85                                              |    116|
|925   |  layer3_out_V_data_1_V_U                                                 |fifo_w16_d99_A_x_86                                              |    116|
|926   |  layer3_out_V_data_2_V_U                                                 |fifo_w16_d99_A_x_87                                              |    117|
|927   |  layer3_out_V_data_3_V_U                                                 |fifo_w16_d99_A_x_88                                              |    116|
|928   |  layer3_out_V_data_4_V_U                                                 |fifo_w16_d99_A_x_89                                              |    115|
|929   |  layer3_out_V_data_5_V_U                                                 |fifo_w16_d99_A_x_90                                              |    117|
|930   |  layer3_out_V_data_6_V_U                                                 |fifo_w16_d99_A_x_91                                              |    115|
|931   |  layer3_out_V_data_7_V_U                                                 |fifo_w16_d99_A_x_92                                              |    115|
|932   |  layer3_out_V_data_8_V_U                                                 |fifo_w16_d99_A_x_93                                              |    115|
|933   |  layer3_out_V_data_9_V_U                                                 |fifo_w16_d99_A_x_94                                              |    116|
|934   |  layer4_out_V_data_0_V_U                                                 |fifo_w16_d49_A_x                                                 |     82|
|935   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_754                                    |     56|
|936   |  layer4_out_V_data_10_V_U                                                |fifo_w16_d49_A_x_95                                              |     80|
|937   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_753                                    |     53|
|938   |  layer4_out_V_data_11_V_U                                                |fifo_w16_d49_A_x_96                                              |     80|
|939   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_752                                    |     53|
|940   |  layer4_out_V_data_12_V_U                                                |fifo_w16_d49_A_x_97                                              |     82|
|941   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_751                                    |     53|
|942   |  layer4_out_V_data_13_V_U                                                |fifo_w16_d49_A_x_98                                              |     80|
|943   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_750                                    |     53|
|944   |  layer4_out_V_data_14_V_U                                                |fifo_w16_d49_A_x_99                                              |     82|
|945   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_749                                    |     54|
|946   |  layer4_out_V_data_15_V_U                                                |fifo_w16_d49_A_x_100                                             |     81|
|947   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_748                                    |     54|
|948   |  layer4_out_V_data_1_V_U                                                 |fifo_w16_d49_A_x_101                                             |     80|
|949   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_747                                    |     54|
|950   |  layer4_out_V_data_2_V_U                                                 |fifo_w16_d49_A_x_102                                             |     80|
|951   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_746                                    |     54|
|952   |  layer4_out_V_data_3_V_U                                                 |fifo_w16_d49_A_x_103                                             |     81|
|953   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_745                                    |     54|
|954   |  layer4_out_V_data_4_V_U                                                 |fifo_w16_d49_A_x_104                                             |     80|
|955   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_744                                    |     54|
|956   |  layer4_out_V_data_5_V_U                                                 |fifo_w16_d49_A_x_105                                             |     80|
|957   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_743                                    |     53|
|958   |  layer4_out_V_data_6_V_U                                                 |fifo_w16_d49_A_x_106                                             |     81|
|959   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_742                                    |     54|
|960   |  layer4_out_V_data_7_V_U                                                 |fifo_w16_d49_A_x_107                                             |     80|
|961   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_741                                    |     53|
|962   |  layer4_out_V_data_8_V_U                                                 |fifo_w16_d49_A_x_108                                             |     80|
|963   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg_740                                    |     53|
|964   |  layer4_out_V_data_9_V_U                                                 |fifo_w16_d49_A_x_109                                             |     80|
|965   |    U_fifo_w16_d49_A_x_ram                                                |fifo_w16_d49_A_x_shiftReg                                        |     53|
|966   |  layer5_out_V_data_0_V_U                                                 |fifo_w16_d23_A_x                                                 |     52|
|967   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_739                                    |     31|
|968   |  layer5_out_V_data_10_V_U                                                |fifo_w16_d23_A_x_110                                             |     53|
|969   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_738                                    |     31|
|970   |  layer5_out_V_data_11_V_U                                                |fifo_w16_d23_A_x_111                                             |     52|
|971   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_737                                    |     31|
|972   |  layer5_out_V_data_12_V_U                                                |fifo_w16_d23_A_x_112                                             |     53|
|973   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_736                                    |     31|
|974   |  layer5_out_V_data_13_V_U                                                |fifo_w16_d23_A_x_113                                             |     52|
|975   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_735                                    |     31|
|976   |  layer5_out_V_data_14_V_U                                                |fifo_w16_d23_A_x_114                                             |     54|
|977   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_734                                    |     31|
|978   |  layer5_out_V_data_15_V_U                                                |fifo_w16_d23_A_x_115                                             |     53|
|979   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_733                                    |     31|
|980   |  layer5_out_V_data_16_V_U                                                |fifo_w16_d23_A_x_116                                             |     52|
|981   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_732                                    |     31|
|982   |  layer5_out_V_data_17_V_U                                                |fifo_w16_d23_A_x_117                                             |     53|
|983   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_731                                    |     31|
|984   |  layer5_out_V_data_18_V_U                                                |fifo_w16_d23_A_x_118                                             |     53|
|985   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_730                                    |     31|
|986   |  layer5_out_V_data_19_V_U                                                |fifo_w16_d23_A_x_119                                             |     52|
|987   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_729                                    |     31|
|988   |  layer5_out_V_data_1_V_U                                                 |fifo_w16_d23_A_x_120                                             |     53|
|989   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_728                                    |     31|
|990   |  layer5_out_V_data_20_V_U                                                |fifo_w16_d23_A_x_121                                             |     52|
|991   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_727                                    |     31|
|992   |  layer5_out_V_data_21_V_U                                                |fifo_w16_d23_A_x_122                                             |     54|
|993   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_726                                    |     31|
|994   |  layer5_out_V_data_22_V_U                                                |fifo_w16_d23_A_x_123                                             |     52|
|995   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_725                                    |     31|
|996   |  layer5_out_V_data_23_V_U                                                |fifo_w16_d23_A_x_124                                             |     52|
|997   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_724                                    |     31|
|998   |  layer5_out_V_data_24_V_U                                                |fifo_w16_d23_A_x_125                                             |     52|
|999   |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_723                                    |     31|
|1000  |  layer5_out_V_data_25_V_U                                                |fifo_w16_d23_A_x_126                                             |     53|
|1001  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_722                                    |     31|
|1002  |  layer5_out_V_data_26_V_U                                                |fifo_w16_d23_A_x_127                                             |     52|
|1003  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_721                                    |     31|
|1004  |  layer5_out_V_data_27_V_U                                                |fifo_w16_d23_A_x_128                                             |     52|
|1005  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_720                                    |     31|
|1006  |  layer5_out_V_data_28_V_U                                                |fifo_w16_d23_A_x_129                                             |     52|
|1007  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_719                                    |     31|
|1008  |  layer5_out_V_data_29_V_U                                                |fifo_w16_d23_A_x_130                                             |     54|
|1009  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_718                                    |     31|
|1010  |  layer5_out_V_data_2_V_U                                                 |fifo_w16_d23_A_x_131                                             |     52|
|1011  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_717                                    |     31|
|1012  |  layer5_out_V_data_30_V_U                                                |fifo_w16_d23_A_x_132                                             |     52|
|1013  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_716                                    |     31|
|1014  |  layer5_out_V_data_31_V_U                                                |fifo_w16_d23_A_x_133                                             |     52|
|1015  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_715                                    |     31|
|1016  |  layer5_out_V_data_3_V_U                                                 |fifo_w16_d23_A_x_134                                             |     53|
|1017  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_714                                    |     31|
|1018  |  layer5_out_V_data_4_V_U                                                 |fifo_w16_d23_A_x_135                                             |     52|
|1019  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_713                                    |     31|
|1020  |  layer5_out_V_data_5_V_U                                                 |fifo_w16_d23_A_x_136                                             |     53|
|1021  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_712                                    |     31|
|1022  |  layer5_out_V_data_6_V_U                                                 |fifo_w16_d23_A_x_137                                             |     52|
|1023  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_711                                    |     31|
|1024  |  layer5_out_V_data_7_V_U                                                 |fifo_w16_d23_A_x_138                                             |     53|
|1025  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_710                                    |     31|
|1026  |  layer5_out_V_data_8_V_U                                                 |fifo_w16_d23_A_x_139                                             |     53|
|1027  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_709                                    |     31|
|1028  |  layer5_out_V_data_9_V_U                                                 |fifo_w16_d23_A_x_140                                             |     53|
|1029  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_708                                    |     31|
|1030  |  layer6_out_V_data_0_V_U                                                 |fifo_w16_d23_A_x_141                                             |     43|
|1031  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_707                                    |     21|
|1032  |  layer6_out_V_data_10_V_U                                                |fifo_w16_d23_A_x_142                                             |     43|
|1033  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_706                                    |     21|
|1034  |  layer6_out_V_data_11_V_U                                                |fifo_w16_d23_A_x_143                                             |     42|
|1035  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_705                                    |     21|
|1036  |  layer6_out_V_data_12_V_U                                                |fifo_w16_d23_A_x_144                                             |     42|
|1037  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_704                                    |     21|
|1038  |  layer6_out_V_data_13_V_U                                                |fifo_w16_d23_A_x_145                                             |     42|
|1039  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_703                                    |     21|
|1040  |  layer6_out_V_data_14_V_U                                                |fifo_w16_d23_A_x_146                                             |     42|
|1041  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_702                                    |     21|
|1042  |  layer6_out_V_data_15_V_U                                                |fifo_w16_d23_A_x_147                                             |     42|
|1043  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_701                                    |     21|
|1044  |  layer6_out_V_data_16_V_U                                                |fifo_w16_d23_A_x_148                                             |     44|
|1045  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_700                                    |     21|
|1046  |  layer6_out_V_data_17_V_U                                                |fifo_w16_d23_A_x_149                                             |     43|
|1047  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_699                                    |     21|
|1048  |  layer6_out_V_data_18_V_U                                                |fifo_w16_d23_A_x_150                                             |     43|
|1049  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_698                                    |     21|
|1050  |  layer6_out_V_data_19_V_U                                                |fifo_w16_d23_A_x_151                                             |     43|
|1051  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_697                                    |     21|
|1052  |  layer6_out_V_data_1_V_U                                                 |fifo_w16_d23_A_x_152                                             |     44|
|1053  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_696                                    |     21|
|1054  |  layer6_out_V_data_20_V_U                                                |fifo_w16_d23_A_x_153                                             |     42|
|1055  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_695                                    |     21|
|1056  |  layer6_out_V_data_21_V_U                                                |fifo_w16_d23_A_x_154                                             |     42|
|1057  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_694                                    |     21|
|1058  |  layer6_out_V_data_22_V_U                                                |fifo_w16_d23_A_x_155                                             |     45|
|1059  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_693                                    |     21|
|1060  |  layer6_out_V_data_23_V_U                                                |fifo_w16_d23_A_x_156                                             |     44|
|1061  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_692                                    |     21|
|1062  |  layer6_out_V_data_24_V_U                                                |fifo_w16_d23_A_x_157                                             |     45|
|1063  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_691                                    |     21|
|1064  |  layer6_out_V_data_25_V_U                                                |fifo_w16_d23_A_x_158                                             |     42|
|1065  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_690                                    |     21|
|1066  |  layer6_out_V_data_26_V_U                                                |fifo_w16_d23_A_x_159                                             |     42|
|1067  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_689                                    |     21|
|1068  |  layer6_out_V_data_27_V_U                                                |fifo_w16_d23_A_x_160                                             |     43|
|1069  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_688                                    |     21|
|1070  |  layer6_out_V_data_28_V_U                                                |fifo_w16_d23_A_x_161                                             |     42|
|1071  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_687                                    |     21|
|1072  |  layer6_out_V_data_29_V_U                                                |fifo_w16_d23_A_x_162                                             |     43|
|1073  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_686                                    |     21|
|1074  |  layer6_out_V_data_2_V_U                                                 |fifo_w16_d23_A_x_163                                             |     42|
|1075  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_685                                    |     21|
|1076  |  layer6_out_V_data_30_V_U                                                |fifo_w16_d23_A_x_164                                             |     43|
|1077  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_684                                    |     21|
|1078  |  layer6_out_V_data_31_V_U                                                |fifo_w16_d23_A_x_165                                             |     42|
|1079  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_683                                    |     21|
|1080  |  layer6_out_V_data_3_V_U                                                 |fifo_w16_d23_A_x_166                                             |     44|
|1081  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_682                                    |     21|
|1082  |  layer6_out_V_data_4_V_U                                                 |fifo_w16_d23_A_x_167                                             |     42|
|1083  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_681                                    |     21|
|1084  |  layer6_out_V_data_5_V_U                                                 |fifo_w16_d23_A_x_168                                             |     42|
|1085  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_680                                    |     21|
|1086  |  layer6_out_V_data_6_V_U                                                 |fifo_w16_d23_A_x_169                                             |     43|
|1087  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_679                                    |     21|
|1088  |  layer6_out_V_data_7_V_U                                                 |fifo_w16_d23_A_x_170                                             |     42|
|1089  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_678                                    |     21|
|1090  |  layer6_out_V_data_8_V_U                                                 |fifo_w16_d23_A_x_171                                             |     42|
|1091  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg_677                                    |     21|
|1092  |  layer6_out_V_data_9_V_U                                                 |fifo_w16_d23_A_x_172                                             |     43|
|1093  |    U_fifo_w16_d23_A_x_ram                                                |fifo_w16_d23_A_x_shiftReg                                        |     21|
|1094  |  layer7_out_V_data_0_V_U                                                 |fifo_w16_d11_A_x                                                 |     38|
|1095  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_676                                    |     20|
|1096  |  layer7_out_V_data_10_V_U                                                |fifo_w16_d11_A_x_173                                             |     39|
|1097  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_675                                    |     20|
|1098  |  layer7_out_V_data_11_V_U                                                |fifo_w16_d11_A_x_174                                             |     38|
|1099  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_674                                    |     20|
|1100  |  layer7_out_V_data_12_V_U                                                |fifo_w16_d11_A_x_175                                             |     41|
|1101  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_673                                    |     20|
|1102  |  layer7_out_V_data_13_V_U                                                |fifo_w16_d11_A_x_176                                             |     38|
|1103  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_672                                    |     20|
|1104  |  layer7_out_V_data_14_V_U                                                |fifo_w16_d11_A_x_177                                             |     38|
|1105  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_671                                    |     20|
|1106  |  layer7_out_V_data_15_V_U                                                |fifo_w16_d11_A_x_178                                             |     38|
|1107  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_670                                    |     20|
|1108  |  layer7_out_V_data_16_V_U                                                |fifo_w16_d11_A_x_179                                             |     39|
|1109  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_669                                    |     20|
|1110  |  layer7_out_V_data_17_V_U                                                |fifo_w16_d11_A_x_180                                             |     40|
|1111  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_668                                    |     20|
|1112  |  layer7_out_V_data_18_V_U                                                |fifo_w16_d11_A_x_181                                             |     38|
|1113  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_667                                    |     20|
|1114  |  layer7_out_V_data_19_V_U                                                |fifo_w16_d11_A_x_182                                             |     38|
|1115  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_666                                    |     20|
|1116  |  layer7_out_V_data_1_V_U                                                 |fifo_w16_d11_A_x_183                                             |     39|
|1117  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_665                                    |     20|
|1118  |  layer7_out_V_data_20_V_U                                                |fifo_w16_d11_A_x_184                                             |     38|
|1119  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_664                                    |     20|
|1120  |  layer7_out_V_data_21_V_U                                                |fifo_w16_d11_A_x_185                                             |     38|
|1121  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_663                                    |     20|
|1122  |  layer7_out_V_data_22_V_U                                                |fifo_w16_d11_A_x_186                                             |     38|
|1123  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_662                                    |     20|
|1124  |  layer7_out_V_data_23_V_U                                                |fifo_w16_d11_A_x_187                                             |     38|
|1125  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_661                                    |     20|
|1126  |  layer7_out_V_data_24_V_U                                                |fifo_w16_d11_A_x_188                                             |     38|
|1127  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_660                                    |     20|
|1128  |  layer7_out_V_data_25_V_U                                                |fifo_w16_d11_A_x_189                                             |     38|
|1129  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_659                                    |     20|
|1130  |  layer7_out_V_data_26_V_U                                                |fifo_w16_d11_A_x_190                                             |     39|
|1131  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_658                                    |     20|
|1132  |  layer7_out_V_data_27_V_U                                                |fifo_w16_d11_A_x_191                                             |     40|
|1133  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_657                                    |     20|
|1134  |  layer7_out_V_data_28_V_U                                                |fifo_w16_d11_A_x_192                                             |     38|
|1135  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_656                                    |     20|
|1136  |  layer7_out_V_data_29_V_U                                                |fifo_w16_d11_A_x_193                                             |     38|
|1137  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_655                                    |     20|
|1138  |  layer7_out_V_data_2_V_U                                                 |fifo_w16_d11_A_x_194                                             |     38|
|1139  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_654                                    |     20|
|1140  |  layer7_out_V_data_30_V_U                                                |fifo_w16_d11_A_x_195                                             |     39|
|1141  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_653                                    |     20|
|1142  |  layer7_out_V_data_31_V_U                                                |fifo_w16_d11_A_x_196                                             |     40|
|1143  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_652                                    |     20|
|1144  |  layer7_out_V_data_3_V_U                                                 |fifo_w16_d11_A_x_197                                             |     39|
|1145  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_651                                    |     20|
|1146  |  layer7_out_V_data_4_V_U                                                 |fifo_w16_d11_A_x_198                                             |     38|
|1147  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_650                                    |     20|
|1148  |  layer7_out_V_data_5_V_U                                                 |fifo_w16_d11_A_x_199                                             |     39|
|1149  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_649                                    |     20|
|1150  |  layer7_out_V_data_6_V_U                                                 |fifo_w16_d11_A_x_200                                             |     38|
|1151  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_648                                    |     20|
|1152  |  layer7_out_V_data_7_V_U                                                 |fifo_w16_d11_A_x_201                                             |     38|
|1153  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_647                                    |     20|
|1154  |  layer7_out_V_data_8_V_U                                                 |fifo_w16_d11_A_x_202                                             |     38|
|1155  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg_646                                    |     20|
|1156  |  layer7_out_V_data_9_V_U                                                 |fifo_w16_d11_A_x_203                                             |     38|
|1157  |    U_fifo_w16_d11_A_x_ram                                                |fifo_w16_d11_A_x_shiftReg                                        |     20|
|1158  |  layer8_out_V_data_0_V_U                                                 |fifo_w16_d3_A_x                                                  |     42|
|1159  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_645                                     |     28|
|1160  |  layer8_out_V_data_10_V_U                                                |fifo_w16_d3_A_x_204                                              |     40|
|1161  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_644                                     |     28|
|1162  |  layer8_out_V_data_11_V_U                                                |fifo_w16_d3_A_x_205                                              |     42|
|1163  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_643                                     |     29|
|1164  |  layer8_out_V_data_12_V_U                                                |fifo_w16_d3_A_x_206                                              |     40|
|1165  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_642                                     |     28|
|1166  |  layer8_out_V_data_13_V_U                                                |fifo_w16_d3_A_x_207                                              |     40|
|1167  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_641                                     |     28|
|1168  |  layer8_out_V_data_14_V_U                                                |fifo_w16_d3_A_x_208                                              |     40|
|1169  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_640                                     |     28|
|1170  |  layer8_out_V_data_15_V_U                                                |fifo_w16_d3_A_x_209                                              |     40|
|1171  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_639                                     |     28|
|1172  |  layer8_out_V_data_16_V_U                                                |fifo_w16_d3_A_x_210                                              |     40|
|1173  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_638                                     |     28|
|1174  |  layer8_out_V_data_17_V_U                                                |fifo_w16_d3_A_x_211                                              |     41|
|1175  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_637                                     |     29|
|1176  |  layer8_out_V_data_18_V_U                                                |fifo_w16_d3_A_x_212                                              |     40|
|1177  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_636                                     |     28|
|1178  |  layer8_out_V_data_19_V_U                                                |fifo_w16_d3_A_x_213                                              |     42|
|1179  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_635                                     |     28|
|1180  |  layer8_out_V_data_1_V_U                                                 |fifo_w16_d3_A_x_214                                              |     40|
|1181  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_634                                     |     28|
|1182  |  layer8_out_V_data_20_V_U                                                |fifo_w16_d3_A_x_215                                              |     41|
|1183  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_633                                     |     29|
|1184  |  layer8_out_V_data_21_V_U                                                |fifo_w16_d3_A_x_216                                              |     40|
|1185  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_632                                     |     28|
|1186  |  layer8_out_V_data_22_V_U                                                |fifo_w16_d3_A_x_217                                              |     40|
|1187  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_631                                     |     28|
|1188  |  layer8_out_V_data_23_V_U                                                |fifo_w16_d3_A_x_218                                              |     40|
|1189  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_630                                     |     28|
|1190  |  layer8_out_V_data_24_V_U                                                |fifo_w16_d3_A_x_219                                              |     43|
|1191  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_629                                     |     29|
|1192  |  layer8_out_V_data_25_V_U                                                |fifo_w16_d3_A_x_220                                              |     40|
|1193  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_628                                     |     28|
|1194  |  layer8_out_V_data_26_V_U                                                |fifo_w16_d3_A_x_221                                              |     41|
|1195  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_627                                     |     29|
|1196  |  layer8_out_V_data_27_V_U                                                |fifo_w16_d3_A_x_222                                              |     44|
|1197  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_626                                     |     31|
|1198  |  layer8_out_V_data_28_V_U                                                |fifo_w16_d3_A_x_223                                              |     40|
|1199  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_625                                     |     28|
|1200  |  layer8_out_V_data_29_V_U                                                |fifo_w16_d3_A_x_224                                              |     40|
|1201  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_624                                     |     28|
|1202  |  layer8_out_V_data_2_V_U                                                 |fifo_w16_d3_A_x_225                                              |     41|
|1203  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_623                                     |     28|
|1204  |  layer8_out_V_data_30_V_U                                                |fifo_w16_d3_A_x_226                                              |     40|
|1205  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_622                                     |     28|
|1206  |  layer8_out_V_data_31_V_U                                                |fifo_w16_d3_A_x_227                                              |     40|
|1207  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_621                                     |     28|
|1208  |  layer8_out_V_data_32_V_U                                                |fifo_w16_d3_A_x_228                                              |     40|
|1209  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_620                                     |     28|
|1210  |  layer8_out_V_data_33_V_U                                                |fifo_w16_d3_A_x_229                                              |     40|
|1211  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_619                                     |     28|
|1212  |  layer8_out_V_data_34_V_U                                                |fifo_w16_d3_A_x_230                                              |     40|
|1213  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_618                                     |     28|
|1214  |  layer8_out_V_data_35_V_U                                                |fifo_w16_d3_A_x_231                                              |     40|
|1215  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_617                                     |     28|
|1216  |  layer8_out_V_data_36_V_U                                                |fifo_w16_d3_A_x_232                                              |     40|
|1217  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_616                                     |     28|
|1218  |  layer8_out_V_data_37_V_U                                                |fifo_w16_d3_A_x_233                                              |     40|
|1219  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_615                                     |     28|
|1220  |  layer8_out_V_data_38_V_U                                                |fifo_w16_d3_A_x_234                                              |     40|
|1221  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_614                                     |     28|
|1222  |  layer8_out_V_data_39_V_U                                                |fifo_w16_d3_A_x_235                                              |     40|
|1223  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_613                                     |     28|
|1224  |  layer8_out_V_data_3_V_U                                                 |fifo_w16_d3_A_x_236                                              |     40|
|1225  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_612                                     |     28|
|1226  |  layer8_out_V_data_40_V_U                                                |fifo_w16_d3_A_x_237                                              |     40|
|1227  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_611                                     |     28|
|1228  |  layer8_out_V_data_41_V_U                                                |fifo_w16_d3_A_x_238                                              |     41|
|1229  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_610                                     |     28|
|1230  |  layer8_out_V_data_42_V_U                                                |fifo_w16_d3_A_x_239                                              |     41|
|1231  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_609                                     |     29|
|1232  |  layer8_out_V_data_43_V_U                                                |fifo_w16_d3_A_x_240                                              |     41|
|1233  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_608                                     |     29|
|1234  |  layer8_out_V_data_44_V_U                                                |fifo_w16_d3_A_x_241                                              |     41|
|1235  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_607                                     |     28|
|1236  |  layer8_out_V_data_45_V_U                                                |fifo_w16_d3_A_x_242                                              |     40|
|1237  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_606                                     |     28|
|1238  |  layer8_out_V_data_46_V_U                                                |fifo_w16_d3_A_x_243                                              |     40|
|1239  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_605                                     |     28|
|1240  |  layer8_out_V_data_47_V_U                                                |fifo_w16_d3_A_x_244                                              |     40|
|1241  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_604                                     |     28|
|1242  |  layer8_out_V_data_48_V_U                                                |fifo_w16_d3_A_x_245                                              |     40|
|1243  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_603                                     |     28|
|1244  |  layer8_out_V_data_49_V_U                                                |fifo_w16_d3_A_x_246                                              |     40|
|1245  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_602                                     |     28|
|1246  |  layer8_out_V_data_4_V_U                                                 |fifo_w16_d3_A_x_247                                              |     42|
|1247  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_601                                     |     29|
|1248  |  layer8_out_V_data_50_V_U                                                |fifo_w16_d3_A_x_248                                              |     41|
|1249  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_600                                     |     28|
|1250  |  layer8_out_V_data_51_V_U                                                |fifo_w16_d3_A_x_249                                              |     42|
|1251  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_599                                     |     28|
|1252  |  layer8_out_V_data_52_V_U                                                |fifo_w16_d3_A_x_250                                              |     40|
|1253  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_598                                     |     28|
|1254  |  layer8_out_V_data_53_V_U                                                |fifo_w16_d3_A_x_251                                              |     40|
|1255  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_597                                     |     28|
|1256  |  layer8_out_V_data_54_V_U                                                |fifo_w16_d3_A_x_252                                              |     40|
|1257  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_596                                     |     28|
|1258  |  layer8_out_V_data_55_V_U                                                |fifo_w16_d3_A_x_253                                              |     40|
|1259  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_595                                     |     28|
|1260  |  layer8_out_V_data_56_V_U                                                |fifo_w16_d3_A_x_254                                              |     42|
|1261  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_594                                     |     28|
|1262  |  layer8_out_V_data_57_V_U                                                |fifo_w16_d3_A_x_255                                              |     40|
|1263  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_593                                     |     28|
|1264  |  layer8_out_V_data_58_V_U                                                |fifo_w16_d3_A_x_256                                              |     40|
|1265  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_592                                     |     28|
|1266  |  layer8_out_V_data_59_V_U                                                |fifo_w16_d3_A_x_257                                              |     40|
|1267  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_591                                     |     28|
|1268  |  layer8_out_V_data_5_V_U                                                 |fifo_w16_d3_A_x_258                                              |     40|
|1269  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_590                                     |     28|
|1270  |  layer8_out_V_data_60_V_U                                                |fifo_w16_d3_A_x_259                                              |     42|
|1271  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_589                                     |     29|
|1272  |  layer8_out_V_data_61_V_U                                                |fifo_w16_d3_A_x_260                                              |     40|
|1273  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_588                                     |     28|
|1274  |  layer8_out_V_data_62_V_U                                                |fifo_w16_d3_A_x_261                                              |     41|
|1275  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_587                                     |     28|
|1276  |  layer8_out_V_data_63_V_U                                                |fifo_w16_d3_A_x_262                                              |     40|
|1277  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_586                                     |     28|
|1278  |  layer8_out_V_data_6_V_U                                                 |fifo_w16_d3_A_x_263                                              |     41|
|1279  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_585                                     |     29|
|1280  |  layer8_out_V_data_7_V_U                                                 |fifo_w16_d3_A_x_264                                              |     43|
|1281  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_584                                     |     29|
|1282  |  layer8_out_V_data_8_V_U                                                 |fifo_w16_d3_A_x_265                                              |     40|
|1283  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_583                                     |     28|
|1284  |  layer8_out_V_data_9_V_U                                                 |fifo_w16_d3_A_x_266                                              |     40|
|1285  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_582                                     |     28|
|1286  |  layer9_out_V_data_0_V_U                                                 |fifo_w16_d3_A_x_267                                              |     31|
|1287  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_581                                     |     19|
|1288  |  layer9_out_V_data_10_V_U                                                |fifo_w16_d3_A_x_268                                              |     32|
|1289  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_580                                     |     19|
|1290  |  layer9_out_V_data_11_V_U                                                |fifo_w16_d3_A_x_269                                              |     31|
|1291  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_579                                     |     19|
|1292  |  layer9_out_V_data_12_V_U                                                |fifo_w16_d3_A_x_270                                              |     32|
|1293  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_578                                     |     20|
|1294  |  layer9_out_V_data_13_V_U                                                |fifo_w16_d3_A_x_271                                              |     31|
|1295  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_577                                     |     19|
|1296  |  layer9_out_V_data_14_V_U                                                |fifo_w16_d3_A_x_272                                              |     33|
|1297  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_576                                     |     19|
|1298  |  layer9_out_V_data_15_V_U                                                |fifo_w16_d3_A_x_273                                              |     31|
|1299  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_575                                     |     19|
|1300  |  layer9_out_V_data_16_V_U                                                |fifo_w16_d3_A_x_274                                              |     32|
|1301  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_574                                     |     20|
|1302  |  layer9_out_V_data_17_V_U                                                |fifo_w16_d3_A_x_275                                              |     32|
|1303  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_573                                     |     19|
|1304  |  layer9_out_V_data_18_V_U                                                |fifo_w16_d3_A_x_276                                              |     31|
|1305  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_572                                     |     19|
|1306  |  layer9_out_V_data_19_V_U                                                |fifo_w16_d3_A_x_277                                              |     31|
|1307  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_571                                     |     19|
|1308  |  layer9_out_V_data_1_V_U                                                 |fifo_w16_d3_A_x_278                                              |     32|
|1309  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_570                                     |     20|
|1310  |  layer9_out_V_data_20_V_U                                                |fifo_w16_d3_A_x_279                                              |     32|
|1311  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_569                                     |     19|
|1312  |  layer9_out_V_data_21_V_U                                                |fifo_w16_d3_A_x_280                                              |     31|
|1313  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_568                                     |     19|
|1314  |  layer9_out_V_data_22_V_U                                                |fifo_w16_d3_A_x_281                                              |     31|
|1315  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_567                                     |     19|
|1316  |  layer9_out_V_data_23_V_U                                                |fifo_w16_d3_A_x_282                                              |     32|
|1317  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_566                                     |     20|
|1318  |  layer9_out_V_data_24_V_U                                                |fifo_w16_d3_A_x_283                                              |     33|
|1319  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_565                                     |     20|
|1320  |  layer9_out_V_data_25_V_U                                                |fifo_w16_d3_A_x_284                                              |     31|
|1321  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_564                                     |     19|
|1322  |  layer9_out_V_data_26_V_U                                                |fifo_w16_d3_A_x_285                                              |     33|
|1323  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_563                                     |     21|
|1324  |  layer9_out_V_data_27_V_U                                                |fifo_w16_d3_A_x_286                                              |     31|
|1325  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_562                                     |     19|
|1326  |  layer9_out_V_data_28_V_U                                                |fifo_w16_d3_A_x_287                                              |     32|
|1327  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_561                                     |     19|
|1328  |  layer9_out_V_data_29_V_U                                                |fifo_w16_d3_A_x_288                                              |     32|
|1329  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_560                                     |     19|
|1330  |  layer9_out_V_data_2_V_U                                                 |fifo_w16_d3_A_x_289                                              |     31|
|1331  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_559                                     |     19|
|1332  |  layer9_out_V_data_30_V_U                                                |fifo_w16_d3_A_x_290                                              |     33|
|1333  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_558                                     |     19|
|1334  |  layer9_out_V_data_31_V_U                                                |fifo_w16_d3_A_x_291                                              |     31|
|1335  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_557                                     |     19|
|1336  |  layer9_out_V_data_32_V_U                                                |fifo_w16_d3_A_x_292                                              |     33|
|1337  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_556                                     |     21|
|1338  |  layer9_out_V_data_33_V_U                                                |fifo_w16_d3_A_x_293                                              |     31|
|1339  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_555                                     |     19|
|1340  |  layer9_out_V_data_34_V_U                                                |fifo_w16_d3_A_x_294                                              |     31|
|1341  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_554                                     |     19|
|1342  |  layer9_out_V_data_35_V_U                                                |fifo_w16_d3_A_x_295                                              |     31|
|1343  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_553                                     |     19|
|1344  |  layer9_out_V_data_36_V_U                                                |fifo_w16_d3_A_x_296                                              |     31|
|1345  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_552                                     |     19|
|1346  |  layer9_out_V_data_37_V_U                                                |fifo_w16_d3_A_x_297                                              |     33|
|1347  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_551                                     |     19|
|1348  |  layer9_out_V_data_38_V_U                                                |fifo_w16_d3_A_x_298                                              |     31|
|1349  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_550                                     |     19|
|1350  |  layer9_out_V_data_39_V_U                                                |fifo_w16_d3_A_x_299                                              |     31|
|1351  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_549                                     |     19|
|1352  |  layer9_out_V_data_3_V_U                                                 |fifo_w16_d3_A_x_300                                              |     31|
|1353  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_548                                     |     19|
|1354  |  layer9_out_V_data_40_V_U                                                |fifo_w16_d3_A_x_301                                              |     31|
|1355  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_547                                     |     19|
|1356  |  layer9_out_V_data_41_V_U                                                |fifo_w16_d3_A_x_302                                              |     31|
|1357  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_546                                     |     19|
|1358  |  layer9_out_V_data_42_V_U                                                |fifo_w16_d3_A_x_303                                              |     31|
|1359  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_545                                     |     19|
|1360  |  layer9_out_V_data_43_V_U                                                |fifo_w16_d3_A_x_304                                              |     32|
|1361  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_544                                     |     20|
|1362  |  layer9_out_V_data_44_V_U                                                |fifo_w16_d3_A_x_305                                              |     32|
|1363  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_543                                     |     20|
|1364  |  layer9_out_V_data_45_V_U                                                |fifo_w16_d3_A_x_306                                              |     31|
|1365  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_542                                     |     19|
|1366  |  layer9_out_V_data_46_V_U                                                |fifo_w16_d3_A_x_307                                              |     32|
|1367  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_541                                     |     19|
|1368  |  layer9_out_V_data_47_V_U                                                |fifo_w16_d3_A_x_308                                              |     31|
|1369  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_540                                     |     19|
|1370  |  layer9_out_V_data_48_V_U                                                |fifo_w16_d3_A_x_309                                              |     31|
|1371  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_539                                     |     19|
|1372  |  layer9_out_V_data_49_V_U                                                |fifo_w16_d3_A_x_310                                              |     31|
|1373  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_538                                     |     19|
|1374  |  layer9_out_V_data_4_V_U                                                 |fifo_w16_d3_A_x_311                                              |     32|
|1375  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_537                                     |     19|
|1376  |  layer9_out_V_data_50_V_U                                                |fifo_w16_d3_A_x_312                                              |     32|
|1377  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_536                                     |     20|
|1378  |  layer9_out_V_data_51_V_U                                                |fifo_w16_d3_A_x_313                                              |     33|
|1379  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_535                                     |     21|
|1380  |  layer9_out_V_data_52_V_U                                                |fifo_w16_d3_A_x_314                                              |     31|
|1381  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_534                                     |     19|
|1382  |  layer9_out_V_data_53_V_U                                                |fifo_w16_d3_A_x_315                                              |     32|
|1383  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_533                                     |     19|
|1384  |  layer9_out_V_data_54_V_U                                                |fifo_w16_d3_A_x_316                                              |     31|
|1385  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_532                                     |     19|
|1386  |  layer9_out_V_data_55_V_U                                                |fifo_w16_d3_A_x_317                                              |     31|
|1387  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_531                                     |     19|
|1388  |  layer9_out_V_data_56_V_U                                                |fifo_w16_d3_A_x_318                                              |     31|
|1389  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_530                                     |     19|
|1390  |  layer9_out_V_data_57_V_U                                                |fifo_w16_d3_A_x_319                                              |     33|
|1391  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_529                                     |     20|
|1392  |  layer9_out_V_data_58_V_U                                                |fifo_w16_d3_A_x_320                                              |     32|
|1393  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_528                                     |     19|
|1394  |  layer9_out_V_data_59_V_U                                                |fifo_w16_d3_A_x_321                                              |     31|
|1395  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_527                                     |     19|
|1396  |  layer9_out_V_data_5_V_U                                                 |fifo_w16_d3_A_x_322                                              |     32|
|1397  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_526                                     |     19|
|1398  |  layer9_out_V_data_60_V_U                                                |fifo_w16_d3_A_x_323                                              |     31|
|1399  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_525                                     |     19|
|1400  |  layer9_out_V_data_61_V_U                                                |fifo_w16_d3_A_x_324                                              |     32|
|1401  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_524                                     |     20|
|1402  |  layer9_out_V_data_62_V_U                                                |fifo_w16_d3_A_x_325                                              |     32|
|1403  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_523                                     |     20|
|1404  |  layer9_out_V_data_63_V_U                                                |fifo_w16_d3_A_x_326                                              |     31|
|1405  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_522                                     |     19|
|1406  |  layer9_out_V_data_6_V_U                                                 |fifo_w16_d3_A_x_327                                              |     34|
|1407  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_521                                     |     20|
|1408  |  layer9_out_V_data_7_V_U                                                 |fifo_w16_d3_A_x_328                                              |     31|
|1409  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_520                                     |     19|
|1410  |  layer9_out_V_data_8_V_U                                                 |fifo_w16_d3_A_x_329                                              |     31|
|1411  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg_519                                     |     19|
|1412  |  layer9_out_V_data_9_V_U                                                 |fifo_w16_d3_A_x_330                                              |     31|
|1413  |    U_fifo_w16_d3_A_x_ram                                                 |fifo_w16_d3_A_x_shiftReg                                         |     19|
|1414  |  pooling1d_cl_array_array_ap_fixed_16u_config4_U0                        |pooling1d_cl_array_array_ap_fixed_16u_config4_s                  |   3681|
|1415  |    data_window_0_V_V_fifo_U                                              |fifo_w16_d49_A                                                   |     76|
|1416  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_518                                      |     53|
|1417  |    data_window_10_V_V_fifo_U                                             |fifo_w16_d49_A_457                                               |     76|
|1418  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_517                                      |     53|
|1419  |    data_window_11_V_V_fifo_U                                             |fifo_w16_d49_A_458                                               |     76|
|1420  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_516                                      |     53|
|1421  |    data_window_12_V_V_fifo_U                                             |fifo_w16_d49_A_459                                               |     76|
|1422  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_515                                      |     53|
|1423  |    data_window_13_V_V_fifo_U                                             |fifo_w16_d49_A_460                                               |     77|
|1424  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_514                                      |     53|
|1425  |    data_window_14_V_V_fifo_U                                             |fifo_w16_d49_A_461                                               |     76|
|1426  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_513                                      |     53|
|1427  |    data_window_15_V_V_fifo_U                                             |fifo_w16_d49_A_462                                               |     76|
|1428  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_512                                      |     53|
|1429  |    data_window_16_V_V_fifo_U                                             |fifo_w16_d49_A_463                                               |     76|
|1430  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_511                                      |     53|
|1431  |    data_window_17_V_V_fifo_U                                             |fifo_w16_d49_A_464                                               |     76|
|1432  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_510                                      |     53|
|1433  |    data_window_18_V_V_fifo_U                                             |fifo_w16_d49_A_465                                               |     79|
|1434  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_509                                      |     53|
|1435  |    data_window_19_V_V_fifo_U                                             |fifo_w16_d49_A_466                                               |     89|
|1436  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_508                                      |     53|
|1437  |    data_window_1_V_V_fifo_U                                              |fifo_w16_d49_A_467                                               |     77|
|1438  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_507                                      |     53|
|1439  |    data_window_20_V_V_fifo_U                                             |fifo_w16_d49_A_468                                               |     76|
|1440  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_506                                      |     53|
|1441  |    data_window_21_V_V_fifo_U                                             |fifo_w16_d49_A_469                                               |     77|
|1442  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_505                                      |     53|
|1443  |    data_window_22_V_V_fifo_U                                             |fifo_w16_d49_A_470                                               |     77|
|1444  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_504                                      |     53|
|1445  |    data_window_23_V_V_fifo_U                                             |fifo_w16_d49_A_471                                               |     77|
|1446  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_503                                      |     53|
|1447  |    data_window_24_V_V_fifo_U                                             |fifo_w16_d49_A_472                                               |     77|
|1448  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_502                                      |     53|
|1449  |    data_window_25_V_V_fifo_U                                             |fifo_w16_d49_A_473                                               |     76|
|1450  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_501                                      |     53|
|1451  |    data_window_26_V_V_fifo_U                                             |fifo_w16_d49_A_474                                               |     76|
|1452  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_500                                      |     53|
|1453  |    data_window_27_V_V_fifo_U                                             |fifo_w16_d49_A_475                                               |     76|
|1454  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_499                                      |     53|
|1455  |    data_window_28_V_V_fifo_U                                             |fifo_w16_d49_A_476                                               |     76|
|1456  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_498                                      |     53|
|1457  |    data_window_29_V_V_fifo_U                                             |fifo_w16_d49_A_477                                               |     77|
|1458  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_497                                      |     53|
|1459  |    data_window_2_V_V_fifo_U                                              |fifo_w16_d49_A_478                                               |     76|
|1460  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_496                                      |     53|
|1461  |    data_window_30_V_V_fifo_U                                             |fifo_w16_d49_A_479                                               |     76|
|1462  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_495                                      |     53|
|1463  |    data_window_31_V_V_fifo_U                                             |fifo_w16_d49_A_480                                               |     77|
|1464  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_494                                      |     53|
|1465  |    data_window_3_V_V_fifo_U                                              |fifo_w16_d49_A_481                                               |     76|
|1466  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_493                                      |     53|
|1467  |    data_window_4_V_V_fifo_U                                              |fifo_w16_d49_A_482                                               |     76|
|1468  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_492                                      |     53|
|1469  |    data_window_5_V_V_fifo_U                                              |fifo_w16_d49_A_483                                               |     77|
|1470  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_491                                      |     53|
|1471  |    data_window_6_V_V_fifo_U                                              |fifo_w16_d49_A_484                                               |    182|
|1472  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_490                                      |     56|
|1473  |    data_window_7_V_V_fifo_U                                              |fifo_w16_d49_A_485                                               |     76|
|1474  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_489                                      |     53|
|1475  |    data_window_8_V_V_fifo_U                                              |fifo_w16_d49_A_486                                               |     77|
|1476  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg_488                                      |     53|
|1477  |    data_window_9_V_V_fifo_U                                              |fifo_w16_d49_A_487                                               |     76|
|1478  |      U_fifo_w16_d49_A_ram                                                |fifo_w16_d49_A_shiftReg                                          |     53|
|1479  |    pool_table_width16_U                                                  |pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb     |      3|
|1480  |      pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom_U  |pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom |      3|
|1481  |  pooling1d_cl_array_array_ap_fixed_32u_config7_U0                        |pooling1d_cl_array_array_ap_fixed_32u_config7_s                  |   4810|
|1482  |    data_window_0_V_V_fifo_U                                              |fifo_w16_d11_A                                                   |     38|
|1483  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_456                                      |     20|
|1484  |    data_window_10_V_V_fifo_U                                             |fifo_w16_d11_A_331                                               |     39|
|1485  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_455                                      |     20|
|1486  |    data_window_11_V_V_fifo_U                                             |fifo_w16_d11_A_332                                               |     38|
|1487  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_454                                      |     20|
|1488  |    data_window_12_V_V_fifo_U                                             |fifo_w16_d11_A_333                                               |     38|
|1489  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_453                                      |     20|
|1490  |    data_window_13_V_V_fifo_U                                             |fifo_w16_d11_A_334                                               |     38|
|1491  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_452                                      |     20|
|1492  |    data_window_14_V_V_fifo_U                                             |fifo_w16_d11_A_335                                               |     39|
|1493  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_451                                      |     21|
|1494  |    data_window_15_V_V_fifo_U                                             |fifo_w16_d11_A_336                                               |     38|
|1495  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_450                                      |     20|
|1496  |    data_window_16_V_V_fifo_U                                             |fifo_w16_d11_A_337                                               |     40|
|1497  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_449                                      |     20|
|1498  |    data_window_17_V_V_fifo_U                                             |fifo_w16_d11_A_338                                               |     40|
|1499  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_448                                      |     22|
|1500  |    data_window_18_V_V_fifo_U                                             |fifo_w16_d11_A_339                                               |     38|
|1501  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_447                                      |     20|
|1502  |    data_window_19_V_V_fifo_U                                             |fifo_w16_d11_A_340                                               |     39|
|1503  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_446                                      |     20|
|1504  |    data_window_1_V_V_fifo_U                                              |fifo_w16_d11_A_341                                               |    128|
|1505  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_445                                      |     89|
|1506  |    data_window_20_V_V_fifo_U                                             |fifo_w16_d11_A_342                                               |     38|
|1507  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_444                                      |     20|
|1508  |    data_window_21_V_V_fifo_U                                             |fifo_w16_d11_A_343                                               |     39|
|1509  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_443                                      |     20|
|1510  |    data_window_22_V_V_fifo_U                                             |fifo_w16_d11_A_344                                               |     39|
|1511  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_442                                      |     21|
|1512  |    data_window_23_V_V_fifo_U                                             |fifo_w16_d11_A_345                                               |     38|
|1513  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_441                                      |     20|
|1514  |    data_window_24_V_V_fifo_U                                             |fifo_w16_d11_A_346                                               |     38|
|1515  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_440                                      |     20|
|1516  |    data_window_25_V_V_fifo_U                                             |fifo_w16_d11_A_347                                               |     38|
|1517  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_439                                      |     20|
|1518  |    data_window_26_V_V_fifo_U                                             |fifo_w16_d11_A_348                                               |     38|
|1519  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_438                                      |     20|
|1520  |    data_window_27_V_V_fifo_U                                             |fifo_w16_d11_A_349                                               |     38|
|1521  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_437                                      |     20|
|1522  |    data_window_28_V_V_fifo_U                                             |fifo_w16_d11_A_350                                               |     38|
|1523  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_436                                      |     20|
|1524  |    data_window_29_V_V_fifo_U                                             |fifo_w16_d11_A_351                                               |     38|
|1525  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_435                                      |     20|
|1526  |    data_window_2_V_V_fifo_U                                              |fifo_w16_d11_A_352                                               |     39|
|1527  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_434                                      |     20|
|1528  |    data_window_30_V_V_fifo_U                                             |fifo_w16_d11_A_353                                               |     39|
|1529  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_433                                      |     21|
|1530  |    data_window_31_V_V_fifo_U                                             |fifo_w16_d11_A_354                                               |     41|
|1531  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_432                                      |     20|
|1532  |    data_window_32_V_V_fifo_U                                             |fifo_w16_d11_A_355                                               |     38|
|1533  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_431                                      |     20|
|1534  |    data_window_33_V_V_fifo_U                                             |fifo_w16_d11_A_356                                               |     39|
|1535  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_430                                      |     21|
|1536  |    data_window_34_V_V_fifo_U                                             |fifo_w16_d11_A_357                                               |     38|
|1537  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_429                                      |     20|
|1538  |    data_window_35_V_V_fifo_U                                             |fifo_w16_d11_A_358                                               |     38|
|1539  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_428                                      |     20|
|1540  |    data_window_36_V_V_fifo_U                                             |fifo_w16_d11_A_359                                               |     39|
|1541  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_427                                      |     20|
|1542  |    data_window_37_V_V_fifo_U                                             |fifo_w16_d11_A_360                                               |     39|
|1543  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_426                                      |     20|
|1544  |    data_window_38_V_V_fifo_U                                             |fifo_w16_d11_A_361                                               |     39|
|1545  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_425                                      |     20|
|1546  |    data_window_39_V_V_fifo_U                                             |fifo_w16_d11_A_362                                               |     40|
|1547  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_424                                      |     20|
|1548  |    data_window_3_V_V_fifo_U                                              |fifo_w16_d11_A_363                                               |    106|
|1549  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_423                                      |     20|
|1550  |    data_window_40_V_V_fifo_U                                             |fifo_w16_d11_A_364                                               |     38|
|1551  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_422                                      |     20|
|1552  |    data_window_41_V_V_fifo_U                                             |fifo_w16_d11_A_365                                               |     38|
|1553  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_421                                      |     20|
|1554  |    data_window_42_V_V_fifo_U                                             |fifo_w16_d11_A_366                                               |     38|
|1555  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_420                                      |     20|
|1556  |    data_window_43_V_V_fifo_U                                             |fifo_w16_d11_A_367                                               |     40|
|1557  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_419                                      |     21|
|1558  |    data_window_44_V_V_fifo_U                                             |fifo_w16_d11_A_368                                               |     38|
|1559  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_418                                      |     20|
|1560  |    data_window_45_V_V_fifo_U                                             |fifo_w16_d11_A_369                                               |     38|
|1561  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_417                                      |     20|
|1562  |    data_window_46_V_V_fifo_U                                             |fifo_w16_d11_A_370                                               |     40|
|1563  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_416                                      |     22|
|1564  |    data_window_47_V_V_fifo_U                                             |fifo_w16_d11_A_371                                               |     38|
|1565  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_415                                      |     20|
|1566  |    data_window_48_V_V_fifo_U                                             |fifo_w16_d11_A_372                                               |     38|
|1567  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_414                                      |     20|
|1568  |    data_window_49_V_V_fifo_U                                             |fifo_w16_d11_A_373                                               |     41|
|1569  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_413                                      |     22|
|1570  |    data_window_4_V_V_fifo_U                                              |fifo_w16_d11_A_374                                               |     39|
|1571  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_412                                      |     20|
|1572  |    data_window_50_V_V_fifo_U                                             |fifo_w16_d11_A_375                                               |     38|
|1573  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_411                                      |     20|
|1574  |    data_window_51_V_V_fifo_U                                             |fifo_w16_d11_A_376                                               |     38|
|1575  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_410                                      |     20|
|1576  |    data_window_52_V_V_fifo_U                                             |fifo_w16_d11_A_377                                               |     39|
|1577  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_409                                      |     20|
|1578  |    data_window_53_V_V_fifo_U                                             |fifo_w16_d11_A_378                                               |     38|
|1579  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_408                                      |     20|
|1580  |    data_window_54_V_V_fifo_U                                             |fifo_w16_d11_A_379                                               |     40|
|1581  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_407                                      |     21|
|1582  |    data_window_55_V_V_fifo_U                                             |fifo_w16_d11_A_380                                               |     39|
|1583  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_406                                      |     20|
|1584  |    data_window_56_V_V_fifo_U                                             |fifo_w16_d11_A_381                                               |     38|
|1585  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_405                                      |     20|
|1586  |    data_window_57_V_V_fifo_U                                             |fifo_w16_d11_A_382                                               |     38|
|1587  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_404                                      |     20|
|1588  |    data_window_58_V_V_fifo_U                                             |fifo_w16_d11_A_383                                               |     38|
|1589  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_403                                      |     20|
|1590  |    data_window_59_V_V_fifo_U                                             |fifo_w16_d11_A_384                                               |     38|
|1591  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_402                                      |     20|
|1592  |    data_window_5_V_V_fifo_U                                              |fifo_w16_d11_A_385                                               |     39|
|1593  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_401                                      |     20|
|1594  |    data_window_60_V_V_fifo_U                                             |fifo_w16_d11_A_386                                               |     38|
|1595  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_400                                      |     20|
|1596  |    data_window_61_V_V_fifo_U                                             |fifo_w16_d11_A_387                                               |     38|
|1597  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_399                                      |     20|
|1598  |    data_window_62_V_V_fifo_U                                             |fifo_w16_d11_A_388                                               |     40|
|1599  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_398                                      |     22|
|1600  |    data_window_63_V_V_fifo_U                                             |fifo_w16_d11_A_389                                               |     40|
|1601  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_397                                      |     22|
|1602  |    data_window_6_V_V_fifo_U                                              |fifo_w16_d11_A_390                                               |     39|
|1603  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_396                                      |     21|
|1604  |    data_window_7_V_V_fifo_U                                              |fifo_w16_d11_A_391                                               |     38|
|1605  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_395                                      |     20|
|1606  |    data_window_8_V_V_fifo_U                                              |fifo_w16_d11_A_392                                               |     38|
|1607  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg_394                                      |     20|
|1608  |    data_window_9_V_V_fifo_U                                              |fifo_w16_d11_A_393                                               |     38|
|1609  |      U_fifo_w16_d11_A_ram                                                |fifo_w16_d11_A_shiftReg                                          |     20|
|1610  |    pool_table_width12_U                                                  |pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud     |      4|
|1611  |      pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom_U  |pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom |      4|
|1612  |  relu_array_array_ap_fixed_16u_relu_config3_U0                           |relu_array_array_ap_fixed_16u_relu_config3_s                     |    748|
|1613  |  relu_array_array_ap_fixed_32u_relu_config6_U0                           |relu_array_array_ap_fixed_32u_relu_config6_s                     |   1482|
|1614  |  relu_array_array_ap_fixed_64u_relu_config9_U0                           |relu_array_array_ap_fixed_64u_relu_config9_s                     |   2790|
|1615  |  sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0                     |sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s               |    128|
|1616  |    regslice_both_res_V_data_V_U                                          |regslice_both                                                    |     49|
|1617  |      ibuf_inst                                                           |ibuf                                                             |     33|
|1618  |      obuf_inst                                                           |obuf                                                             |     14|
|1619  |    sigmoid_table10_U                                                     |sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe     |      1|
|1620  |      sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom_U  |sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom |      1|
|1621  |  start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_U              |start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0         |      9|
|1622  |  start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_U              |start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0         |     11|
|1623  |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_U          |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi     |     11|
|1624  |  start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_U          |start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg     |     11|
|1625  |  start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_U            |start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0       |      9|
|1626  |  start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_U            |start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0       |     11|
|1627  |  start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U               |start_for_relu_array_array_ap_fixed_16u_relu_config3_U0          |     13|
|1628  |  start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_U               |start_for_relu_array_array_ap_fixed_32u_relu_config6_U0          |     11|
|1629  |  start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_U               |start_for_relu_array_array_ap_fixed_64u_relu_config9_U0          |     11|
|1630  |  start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_U          |start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j     |     12|
+------+--------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:53 ; elapsed = 00:10:23 . Memory (MB): peak = 2109.090 ; gain = 1077.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 543 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:53 ; elapsed = 00:10:25 . Memory (MB): peak = 2109.090 ; gain = 1077.031
Synthesis Optimization Complete : Time (s): cpu = 00:03:53 ; elapsed = 00:10:25 . Memory (MB): peak = 2109.090 ; gain = 1077.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2144.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
537 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:11:29 . Memory (MB): peak = 2144.168 ; gain = 1112.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/OneDrive/Desktop/HLS4ML_NeutDetector/tools/xilinx/uplane-reuse16/uplane-reuse16.runs/synth_1/myproject.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2144.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file myproject_utilization_synth.rpt -pb myproject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 17 12:42:37 2023...
