INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/data_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_processor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_reg' is not allowed [/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/data_processor.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/iobuf_xil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iobuf_xil
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/led_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_0_even_0/sim/design_2_blk_mem_0_even_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_0_even_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_0_odd_0/sim/design_2_blk_mem_0_odd_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_0_odd_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_2_odd_0/sim/design_2_blk_mem_2_odd_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_2_odd_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_1_even_1/sim/design_2_blk_mem_1_even_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_1_even_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_1_even_0/sim/design_2_blk_mem_1_even_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_1_even_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_0_even_1/sim/design_2_blk_mem_0_even_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_0_even_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_0c5c_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_0c5c_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_0c5c_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_0c5c_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_0c5c_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_0c5c_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_0c5c_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_0c5c_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_0c5c_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_0c5c_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_0c5c_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_0c5c_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_0c5c_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_0c5c_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_0c5c_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_0c5c_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_0c5c_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_0c5c_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_0c5c_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_0c5c_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_0c5c_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_0c5c_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_0c5c_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_0c5c_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_0c5c_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0c5c_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_smartconnect_0_0/sim/design_2_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk0_mem_tx_odd_0/sim/design_2_blk0_mem_tx_odd_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk0_mem_tx_odd_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk1_mem_tx_odd_0/sim/design_2_blk1_mem_tx_odd_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk1_mem_tx_odd_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_1_even_2/sim/design_2_blk_mem_1_even_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_1_even_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk1_mem_tx_even_0/sim/design_2_blk1_mem_tx_even_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk1_mem_tx_even_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk2_mem_tx_even_0/sim/design_2_blk2_mem_tx_even_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk2_mem_tx_even_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_blk_mem_tx_even_0/sim/design_2_blk_mem_tx_even_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_blk_mem_tx_even_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/src/BiDirChannels_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BiDirChannels_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/hdl/GyroInputOutputSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroInputOutputSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/src/clock_divider_by_10.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_by_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/src/clock_divider_by_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_by_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/src/mux_8x1_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8x1_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/src/upCounter8Bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upCounter8Bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ipshared/2840/hdl/BiDirChannels_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BiDirChannels_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.ip_user_files/bd/design_2/ip/design_2_BiDirChannels_0_0/sim/design_2_BiDirChannels_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_BiDirChannels_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/funcsim/models/spi_dummy_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_dummy_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/testbench/gyro_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
