// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft_top (
        direction,
        in_r_address0,
        in_r_ce0,
        in_r_d0,
        in_r_q0,
        in_r_we0,
        in_r_address1,
        in_r_ce1,
        in_r_d1,
        in_r_q1,
        in_r_we1,
        out_r_address0,
        out_r_ce0,
        out_r_d0,
        out_r_q0,
        out_r_we0,
        out_r_address1,
        out_r_ce1,
        out_r_d1,
        out_r_q1,
        out_r_we1,
        ap_clk,
        ap_rst,
        direction_ap_vld,
        direction_ap_ack,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   direction;
output  [6:0] in_r_address0;
output   in_r_ce0;
output  [63:0] in_r_d0;
input  [63:0] in_r_q0;
output   in_r_we0;
output  [6:0] in_r_address1;
output   in_r_ce1;
output  [63:0] in_r_d1;
input  [63:0] in_r_q1;
output   in_r_we1;
output  [6:0] out_r_address0;
output   out_r_ce0;
output  [63:0] out_r_d0;
input  [63:0] out_r_q0;
output   out_r_we0;
output  [6:0] out_r_address1;
output   out_r_ce1;
output  [63:0] out_r_d1;
input  [63:0] out_r_q1;
output   out_r_we1;
input   ap_clk;
input   ap_rst;
input   direction_ap_vld;
output   direction_ap_ack;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    dummy_proc_fe_1_U0_ap_start;
wire    dummy_proc_fe_1_U0_start_full_n;
wire    dummy_proc_fe_1_U0_ap_done;
wire    dummy_proc_fe_1_U0_ap_continue;
wire    dummy_proc_fe_1_U0_ap_idle;
wire    dummy_proc_fe_1_U0_ap_ready;
wire    dummy_proc_fe_1_U0_start_out;
wire    dummy_proc_fe_1_U0_start_write;
wire   [0:0] dummy_proc_fe_1_U0_direction;
wire    dummy_proc_fe_1_U0_config_data_V_read;
wire   [15:0] dummy_proc_fe_1_U0_config_data_V_din;
wire    dummy_proc_fe_1_U0_config_data_V_write;
wire   [6:0] dummy_proc_fe_1_U0_in_r_address0;
wire    dummy_proc_fe_1_U0_in_r_ce0;
wire   [63:0] dummy_proc_fe_1_U0_out_r_din;
wire    dummy_proc_fe_1_U0_out_r_write;
wire    fft_config1_U0_ap_start;
wire    fft_config1_U0_ap_done;
wire    fft_config1_U0_ap_idle;
wire    fft_config1_U0_ap_ready;
wire    fft_config1_U0_ap_continue;
wire    fft_config1_U0_xn_read;
wire   [63:0] fft_config1_U0_xk_din;
wire    fft_config1_U0_xk_write;
wire   [7:0] fft_config1_U0_status_data_V_din;
wire    fft_config1_U0_status_data_V_write;
wire    fft_config1_U0_config_ch_data_V_read;
wire    dummy_proc_be_1_U0_ap_start;
wire    dummy_proc_be_1_U0_ap_done;
wire    dummy_proc_be_1_U0_ap_continue;
wire    dummy_proc_be_1_U0_ap_idle;
wire    dummy_proc_be_1_U0_ap_ready;
wire    dummy_proc_be_1_U0_in_r_read;
wire   [6:0] dummy_proc_be_1_U0_out_r_address0;
wire    dummy_proc_be_1_U0_out_r_ce0;
wire    dummy_proc_be_1_U0_out_r_we0;
wire   [63:0] dummy_proc_be_1_U0_out_r_d0;
wire    ap_sync_continue;
wire    fft_config_data_V_full_n;
wire   [15:0] fft_config_data_V_dout;
wire    fft_config_data_V_empty_n;
wire    fft_config1_U0_config_ch_data_V_full_n;
wire    fft_config1_U0_config_ch_data_V_write;
wire   [15:0] fft_config1_U0_config_ch_data_V_din;
wire    xn_channel_full_n;
wire   [63:0] xn_channel_dout;
wire    xn_channel_empty_n;
wire    xk_channel_full_n;
wire   [63:0] xk_channel_dout;
wire    xk_channel_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_fft_config1_U0_din;
wire    start_for_fft_config1_U0_full_n;
wire   [0:0] start_for_fft_config1_U0_dout;
wire    start_for_fft_config1_U0_empty_n;
wire   [0:0] start_for_dummy_proc_be_1_U0_din;
wire    start_for_dummy_proc_be_1_U0_full_n;
wire   [0:0] start_for_dummy_proc_be_1_U0_dout;
wire    start_for_dummy_proc_be_1_U0_empty_n;
wire    fft_config1_U0_start_full_n;
wire    fft_config1_U0_start_write;
wire    dummy_proc_be_1_U0_start_full_n;
wire    dummy_proc_be_1_U0_start_write;

dummy_proc_fe_1 dummy_proc_fe_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dummy_proc_fe_1_U0_ap_start),
    .start_full_n(dummy_proc_fe_1_U0_start_full_n),
    .ap_done(dummy_proc_fe_1_U0_ap_done),
    .ap_continue(dummy_proc_fe_1_U0_ap_continue),
    .ap_idle(dummy_proc_fe_1_U0_ap_idle),
    .ap_ready(dummy_proc_fe_1_U0_ap_ready),
    .start_out(dummy_proc_fe_1_U0_start_out),
    .start_write(dummy_proc_fe_1_U0_start_write),
    .direction(dummy_proc_fe_1_U0_direction),
    .config_data_V_dout(fft_config_data_V_dout),
    .config_data_V_empty_n(fft_config_data_V_empty_n),
    .config_data_V_read(dummy_proc_fe_1_U0_config_data_V_read),
    .config_data_V_din(dummy_proc_fe_1_U0_config_data_V_din),
    .config_data_V_full_n(1'b1),
    .config_data_V_write(dummy_proc_fe_1_U0_config_data_V_write),
    .in_r_address0(dummy_proc_fe_1_U0_in_r_address0),
    .in_r_ce0(dummy_proc_fe_1_U0_in_r_ce0),
    .in_r_q0(in_r_q0),
    .out_r_din(dummy_proc_fe_1_U0_out_r_din),
    .out_r_full_n(xn_channel_full_n),
    .out_r_write(dummy_proc_fe_1_U0_out_r_write)
);

fft_config1_s fft_config1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_config1_U0_ap_start),
    .ap_ce(1'b1),
    .ap_done(fft_config1_U0_ap_done),
    .ap_idle(fft_config1_U0_ap_idle),
    .ap_ready(fft_config1_U0_ap_ready),
    .ap_continue(fft_config1_U0_ap_continue),
    .xn_dout(xn_channel_dout),
    .xn_empty_n(xn_channel_empty_n),
    .xn_read(fft_config1_U0_xn_read),
    .xk_din(fft_config1_U0_xk_din),
    .xk_full_n(xk_channel_full_n),
    .xk_write(fft_config1_U0_xk_write),
    .status_data_V_din(fft_config1_U0_status_data_V_din),
    .status_data_V_full_n(1'b1),
    .status_data_V_write(fft_config1_U0_status_data_V_write),
    .config_ch_data_V_dout(16'd0),
    .config_ch_data_V_empty_n(1'b1),
    .config_ch_data_V_read(fft_config1_U0_config_ch_data_V_read)
);

dummy_proc_be_1 dummy_proc_be_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dummy_proc_be_1_U0_ap_start),
    .ap_done(dummy_proc_be_1_U0_ap_done),
    .ap_continue(dummy_proc_be_1_U0_ap_continue),
    .ap_idle(dummy_proc_be_1_U0_ap_idle),
    .ap_ready(dummy_proc_be_1_U0_ap_ready),
    .in_r_dout(xk_channel_dout),
    .in_r_empty_n(xk_channel_empty_n),
    .in_r_read(dummy_proc_be_1_U0_in_r_read),
    .out_r_address0(dummy_proc_be_1_U0_out_r_address0),
    .out_r_ce0(dummy_proc_be_1_U0_out_r_ce0),
    .out_r_we0(dummy_proc_be_1_U0_out_r_we0),
    .out_r_d0(dummy_proc_be_1_U0_out_r_d0)
);

fifo_w16_d2_A fft_config_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_config1_U0_config_ch_data_V_din),
    .if_full_n(fft_config_data_V_full_n),
    .if_write(fft_config1_U0_config_ch_data_V_write),
    .if_dout(fft_config_data_V_dout),
    .if_empty_n(fft_config_data_V_empty_n),
    .if_read(dummy_proc_fe_1_U0_config_data_V_read)
);

fifo_w64_d128_A xn_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dummy_proc_fe_1_U0_out_r_din),
    .if_full_n(xn_channel_full_n),
    .if_write(dummy_proc_fe_1_U0_out_r_write),
    .if_dout(xn_channel_dout),
    .if_empty_n(xn_channel_empty_n),
    .if_read(fft_config1_U0_xn_read)
);

fifo_w64_d128_A xk_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_config1_U0_xk_din),
    .if_full_n(xk_channel_full_n),
    .if_write(fft_config1_U0_xk_write),
    .if_dout(xk_channel_dout),
    .if_empty_n(xk_channel_empty_n),
    .if_read(dummy_proc_be_1_U0_in_r_read)
);

start_for_fft_conmb6 start_for_fft_conmb6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_config1_U0_din),
    .if_full_n(start_for_fft_config1_U0_full_n),
    .if_write(dummy_proc_fe_1_U0_start_write),
    .if_dout(start_for_fft_config1_U0_dout),
    .if_empty_n(start_for_fft_config1_U0_empty_n),
    .if_read(fft_config1_U0_ap_ready)
);

start_for_dummy_pncg start_for_dummy_pncg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dummy_proc_be_1_U0_din),
    .if_full_n(start_for_dummy_proc_be_1_U0_full_n),
    .if_write(dummy_proc_fe_1_U0_start_write),
    .if_dout(start_for_dummy_proc_be_1_U0_dout),
    .if_empty_n(start_for_dummy_proc_be_1_U0_empty_n),
    .if_read(dummy_proc_be_1_U0_ap_ready)
);

assign ap_done = dummy_proc_be_1_U0_ap_done;

assign ap_idle = (fft_config1_U0_ap_idle & dummy_proc_fe_1_U0_ap_idle & dummy_proc_be_1_U0_ap_idle);

assign ap_ready = dummy_proc_fe_1_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = dummy_proc_be_1_U0_ap_done;

assign ap_sync_ready = dummy_proc_fe_1_U0_ap_ready;

assign direction_ap_ack = 1'b1;

assign dummy_proc_be_1_U0_ap_continue = ap_continue;

assign dummy_proc_be_1_U0_ap_start = start_for_dummy_proc_be_1_U0_empty_n;

assign dummy_proc_be_1_U0_start_full_n = 1'b1;

assign dummy_proc_be_1_U0_start_write = 1'b0;

assign dummy_proc_fe_1_U0_ap_continue = 1'b1;

assign dummy_proc_fe_1_U0_ap_start = ap_start;

assign dummy_proc_fe_1_U0_direction = direction;

assign dummy_proc_fe_1_U0_start_full_n = (start_for_fft_config1_U0_full_n & start_for_dummy_proc_be_1_U0_full_n);

assign fft_config1_U0_ap_continue = 1'b1;

assign fft_config1_U0_ap_start = start_for_fft_config1_U0_empty_n;

assign fft_config1_U0_config_ch_data_V_din = 16'd0;

assign fft_config1_U0_config_ch_data_V_full_n = fft_config_data_V_full_n;

assign fft_config1_U0_config_ch_data_V_write = 1'b0;

assign fft_config1_U0_start_full_n = 1'b1;

assign fft_config1_U0_start_write = 1'b0;

assign in_r_address0 = dummy_proc_fe_1_U0_in_r_address0;

assign in_r_address1 = 7'd0;

assign in_r_ce0 = dummy_proc_fe_1_U0_in_r_ce0;

assign in_r_ce1 = 1'b0;

assign in_r_d0 = 64'd0;

assign in_r_d1 = 64'd0;

assign in_r_we0 = 1'b0;

assign in_r_we1 = 1'b0;

assign out_r_address0 = dummy_proc_be_1_U0_out_r_address0;

assign out_r_address1 = 7'd0;

assign out_r_ce0 = dummy_proc_be_1_U0_out_r_ce0;

assign out_r_ce1 = 1'b0;

assign out_r_d0 = dummy_proc_be_1_U0_out_r_d0;

assign out_r_d1 = 64'd0;

assign out_r_we0 = dummy_proc_be_1_U0_out_r_we0;

assign out_r_we1 = 1'b0;

assign start_for_dummy_proc_be_1_U0_din = 1'b1;

assign start_for_fft_config1_U0_din = 1'b1;

endmodule //fft_top
