

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:03:47 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D4
    * Solution:       comb_1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       92|  920.000|         -|       93|     -|        no|  4 (~0%)|  932 (36%)|  11288 (2%)|  49350 (18%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_42_1  |     -|  0.02|        6|   60.000|         -|        6|     -|        no|        -|  636 (25%)|  4040 (~0%)|  33907 (12%)|    -|
    |  o VITIS_LOOP_42_1               |     -|  7.30|        4|   40.000|         3|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d4.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d4.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d4.cpp:129:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d4.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d4.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d4.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d4.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d4.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d4.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d4.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d4.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d4.cpp:131:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d4.cpp:129:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d4.cpp:131:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d4.cpp:129:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 932 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U396      | 4   |        | mul_ln94     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U397      | 4   |        | mul_ln94_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U398      | 4   |        | mul_ln94_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U399      | 4   |        | mul_ln94_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U400      | 4   |        | mul_ln94_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U401      | 4   |        | mul_ln94_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U402      | 4   |        | mul_ln94_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U403      | 4   |        | mul_ln94_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U404      | 4   |        | mul_ln94_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U405      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U406      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U407      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U408      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U409      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U410      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U411      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U412      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U413      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U414      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U415      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U416      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U417      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U418      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U419      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U420      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U421      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U396      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U397      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U398      | 4   |        | mul_ln100_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U399      | 4   |        | mul_ln100_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U400      | 4   |        | mul_ln100_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U401      | 4   |        | mul_ln100_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U402      | 4   |        | mul_ln100_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U403      | 4   |        | mul_ln100_7  | mul | auto   | 0       |
|   add_ln100_fu_1040_p2           | -   |        | add_ln100    | add | fabric | 0       |
|   add_ln100_1_fu_1046_p2         | -   |        | add_ln100_1  | add | fabric | 0       |
|   add_ln100_2_fu_1060_p2         | -   |        | add_ln100_2  | add | fabric | 0       |
|   grp_fu_752_p2                  | -   |        | add_ln100_3  | add | fabric | 0       |
|   add_ln100_4_fu_1066_p2         | -   |        | add_ln100_4  | add | fabric | 0       |
|   add_ln100_5_fu_1080_p2         | -   |        | add_ln100_5  | add | fabric | 0       |
|   add_ln100_7_fu_1086_p2         | -   |        | add_ln100_7  | add | fabric | 0       |
|   add_ln100_8_fu_1092_p2         | -   |        | add_ln100_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U404      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U405      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U422      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U423      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U424      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U425      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U406      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U426      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   add_ln96_fu_1422_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_1428_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_1442_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_1448_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_4_fu_1454_p2          | -   |        | add_ln96_4   | add | fabric | 0       |
|   add_ln96_5_fu_1468_p2          | -   |        | add_ln96_5   | add | fabric | 0       |
|   add_ln96_8_fu_1474_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U427      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U428      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U407      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U429      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   add_ln97_5_fu_1522_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U430      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U408      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U431      | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   add_ln98_fu_1534_p2            | -   |        | add_ln98     | add | fabric | 0       |
|   add_ln98_1_fu_1540_p2          | -   |        | add_ln98_1   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U409      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U410      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U411      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   add_ln99_fu_1128_p2            | -   |        | add_ln99     | add | fabric | 0       |
|   arr_34_fu_1574_p2              | -   |        | arr_34       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U412      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U413      | 4   |        | mul_ln101_7  | mul | auto   | 0       |
|   add_ln101_fu_1146_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   add_ln101_1_fu_1152_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_2_fu_1166_p2         | -   |        | add_ln101_2  | add | fabric | 0       |
|   add_ln101_3_fu_1172_p2         | -   |        | add_ln101_3  | add | fabric | 0       |
|   add_ln101_4_fu_1178_p2         | -   |        | add_ln101_4  | add | fabric | 0       |
|   add_ln101_5_fu_1192_p2         | -   |        | add_ln101_5  | add | fabric | 0       |
|   add_ln101_7_fu_1198_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_1204_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U432      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U433      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U434      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U435      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U436      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U437      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U438      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U439      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U440      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U441      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U442      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U443      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U444      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U445      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U446      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U447      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U448      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U449      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U450      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U451      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U452      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U453      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U414      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U415      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U416      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U417      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U418      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U419      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   arr_38_fu_1611_p2              | -   |        | arr_38       | add | fabric | 0       |
|   add_ln110_fu_1630_p2           | -   |        | add_ln110    | add | fabric | 0       |
|   add_ln110_1_fu_1636_p2         | -   |        | add_ln110_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U420      | 4   |        | mul_ln110    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U421      | 4   |        | mul_ln110_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U422      | 4   |        | mul_ln110_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U423      | 4   |        | mul_ln110_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U424      | 4   |        | mul_ln110_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U425      | 4   |        | mul_ln110_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U426      | 4   |        | mul_ln110_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U427      | 4   |        | mul_ln110_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U428      | 4   |        | mul_ln110_8  | mul | auto   | 0       |
|   add_ln110_2_fu_1282_p2         | -   |        | add_ln110_2  | add | fabric | 0       |
|   add_ln110_3_fu_1292_p2         | -   |        | add_ln110_3  | add | fabric | 0       |
|   add_ln110_4_fu_1298_p2         | -   |        | add_ln110_4  | add | fabric | 0       |
|   add_ln110_5_fu_1308_p2         | -   |        | add_ln110_5  | add | fabric | 0       |
|   add_ln110_41_fu_1684_p2        | -   |        | add_ln110_41 | add | fabric | 0       |
|   add_ln110_6_fu_1688_p2         | -   |        | add_ln110_6  | add | fabric | 0       |
|   add_ln110_7_fu_1314_p2         | -   |        | add_ln110_7  | add | fabric | 0       |
|   add_ln110_8_fu_1324_p2         | -   |        | add_ln110_8  | add | fabric | 0       |
|   add_ln110_12_fu_1721_p2        | -   |        | add_ln110_12 | add | fabric | 0       |
|   add_ln110_35_fu_1735_p2        | -   |        | add_ln110_35 | add | fabric | 0       |
|   add_ln110_11_fu_1741_p2        | -   |        | add_ln110_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U454      | 4   |        | mul_ln110_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U455      | 4   |        | mul_ln110_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U456      | 4   |        | mul_ln110_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U457      | 4   |        | mul_ln110_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U458      | 4   |        | mul_ln110_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U459      | 4   |        | mul_ln110_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U460      | 4   |        | mul_ln110_15 | mul | auto   | 0       |
|   add_ln110_13_fu_1831_p2        | -   |        | add_ln110_13 | add | fabric | 0       |
|   add_ln110_14_fu_1841_p2        | -   |        | add_ln110_14 | add | fabric | 0       |
|   add_ln110_15_fu_1851_p2        | -   |        | add_ln110_15 | add | fabric | 0       |
|   add_ln110_16_fu_1857_p2        | -   |        | add_ln110_16 | add | fabric | 0       |
|   add_ln110_17_fu_1867_p2        | -   |        | add_ln110_17 | add | fabric | 0       |
|   add_ln110_18_fu_1877_p2        | -   |        | add_ln110_18 | add | fabric | 0       |
|   add_ln110_20_fu_1887_p2        | -   |        | add_ln110_20 | add | fabric | 0       |
|   add_ln110_19_fu_2603_p2        | -   |        | add_ln110_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U461      | 4   |        | mul_ln110_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U462      | 4   |        | mul_ln110_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U463      | 4   |        | mul_ln110_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U464      | 4   |        | mul_ln110_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U465      | 4   |        | mul_ln110_20 | mul | auto   | 0       |
|   add_ln110_21_fu_1933_p2        | -   |        | add_ln110_21 | add | fabric | 0       |
|   add_ln110_22_fu_1943_p2        | -   |        | add_ln110_22 | add | fabric | 0       |
|   add_ln110_23_fu_1953_p2        | -   |        | add_ln110_23 | add | fabric | 0       |
|   add_ln110_24_fu_2642_p2        | -   |        | add_ln110_24 | add | fabric | 0       |
|   add_ln110_42_fu_2652_p2        | -   |        | add_ln110_42 | add | fabric | 0       |
|   add_ln110_26_fu_2657_p2        | -   |        | add_ln110_26 | add | fabric | 0       |
|   add_ln110_40_fu_2671_p2        | -   |        | add_ln110_40 | add | fabric | 0       |
|   add_ln110_25_fu_2676_p2        | -   |        | add_ln110_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U466      | 4   |        | mul_ln110_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U467      | 4   |        | mul_ln110_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U468      | 4   |        | mul_ln110_23 | mul | auto   | 0       |
|   add_ln110_27_fu_1979_p2        | -   |        | add_ln110_27 | add | fabric | 0       |
|   add_ln110_28_fu_2712_p2        | -   |        | add_ln110_28 | add | fabric | 0       |
|   add_ln110_30_fu_2722_p2        | -   |        | add_ln110_30 | add | fabric | 0       |
|   add_ln110_29_fu_2992_p2        | -   |        | add_ln110_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U469      | 4   |        | mul_ln110_24 | mul | auto   | 0       |
|   add_ln110_36_fu_3028_p2        | -   |        | add_ln110_36 | add | fabric | 0       |
|   add_ln110_31_fu_3038_p2        | -   |        | add_ln110_31 | add | fabric | 0       |
|   add_ln95_fu_1989_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_1995_p2          | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_2_fu_2009_p2          | -   |        | add_ln95_2   | add | fabric | 0       |
|   add_ln95_3_fu_2015_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_6_fu_2041_p2          | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_2047_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_2053_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln110_37_fu_3080_p2        | -   |        | add_ln110_37 | add | fabric | 0       |
|   grp_fu_752_p2                  | -   |        | add_ln94     | add | fabric | 0       |
|   add_ln94_1_fu_2059_p2          | -   |        | add_ln94_1   | add | fabric | 0       |
|   add_ln94_2_fu_2073_p2          | -   |        | add_ln94_2   | add | fabric | 0       |
|   add_ln94_3_fu_2079_p2          | -   |        | add_ln94_3   | add | fabric | 0       |
|   add_ln94_6_fu_2105_p2          | -   |        | add_ln94_6   | add | fabric | 0       |
|   add_ln94_8_fu_2111_p2          | -   |        | add_ln94_8   | add | fabric | 0       |
|   add_ln94_9_fu_2117_p2          | -   |        | add_ln94_9   | add | fabric | 0       |
|   add_ln110_38_fu_3128_p2        | -   |        | add_ln110_38 | add | fabric | 0       |
|   add_ln110_34_fu_3215_p2        | -   |        | add_ln110_34 | add | fabric | 0       |
|   out1_w_fu_3239_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln111_fu_3248_p2           | -   |        | add_ln111    | add | fabric | 0       |
|   add_ln107_fu_1330_p2           | -   |        | add_ln107    | add | fabric | 0       |
|   out1_w_1_fu_3269_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln105_fu_2243_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln105_1_fu_2249_p2         | -   |        | add_ln105_1  | add | fabric | 0       |
|   add_ln113_1_fu_2289_p2         | -   |        | add_ln113_1  | add | fabric | 0       |
|   add_ln113_2_fu_2301_p2         | -   |        | add_ln113_2  | add | fabric | 0       |
|   add_ln104_fu_2323_p2           | -   |        | add_ln104    | add | fabric | 0       |
|   add_ln114_1_fu_2743_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_2755_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln115_1_fu_2802_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2814_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln102_2_fu_2403_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_2409_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_2423_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_6_fu_2433_p2         | -   |        | add_ln102_6  | add | fabric | 0       |
|   add_ln116_1_fu_2862_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_2874_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   out1_w_7_fu_2910_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln118_fu_2918_p2           | -   |        | add_ln118    | add | fabric | 0       |
|   add_ln118_7_fu_1368_p2         | -   |        | add_ln118_7  | add | fabric | 0       |
|   add_ln119_3_fu_2487_p2         | -   |        | add_ln119_3  | add | fabric | 0       |
|   out1_w_9_fu_3324_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln120_fu_2540_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_2546_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   add_ln121_fu_2552_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln122_1_fu_3154_p2         | -   |        | add_ln122_1  | add | fabric | 0       |
|   add_ln123_fu_3165_p2           | -   |        | add_ln123    | add | fabric | 0       |
|   add_ln124_fu_3177_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   out1_w_15_fu_3331_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_42_1 | 636 |        |              |     |        |         |
|    add_ln53_fu_3038_p2           | -   |        | add_ln53     | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U191     | 4   |        | mul_ln53     | mul | auto   | 0       |
|    empty_fu_1402_p2              | -   |        | empty        | add | fabric | 0       |
|    empty_34_fu_1414_p2           | -   |        | empty_34     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln74     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln74_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln83     | mul | auto   | 0       |
|    add_ln53_1_fu_3159_p2         | -   |        | add_ln53_1   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln74_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln74_3   | mul | auto   | 0       |
|    sub_ln78_20_fu_1480_p2        | -   |        | sub_ln78_20  | sub | fabric | 0       |
|    sub_ln83_fu_3223_p2           | -   |        | sub_ln83     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln83_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln74_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln74_5   | mul | auto   | 0       |
|    sub_ln78_21_fu_1496_p2        | -   |        | sub_ln78_21  | sub | fabric | 0       |
|    sub_ln83_1_fu_3369_p2         | -   |        | sub_ln83_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln83_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln74_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln74_7   | mul | auto   | 0       |
|    sub_ln78_10_fu_1516_p2        | -   |        | sub_ln78_10  | sub | fabric | 0       |
|    sub_ln83_2_fu_3516_p2         | -   |        | sub_ln83_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln83_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln74_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln74_9   | mul | auto   | 0       |
|    sub_ln78_11_fu_1532_p2        | -   |        | sub_ln78_11  | sub | fabric | 0       |
|    tmp_113_fu_2457_p17           | -   |        | sub_ln83_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U59      | 4   |        | mul_ln83_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U60      | 4   |        | mul_ln74_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U61      | 4   |        | mul_ln74_11  | mul | auto   | 0       |
|    sub_ln78_12_fu_1554_p2        | -   |        | sub_ln78_12  | sub | fabric | 0       |
|    tmp_114_fu_2573_p17           | -   |        | sub_ln83_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U62      | 4   |        | mul_ln83_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63      | 4   |        | mul_ln74_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U64      | 4   |        | mul_ln74_13  | mul | auto   | 0       |
|    sub_ln78_13_fu_1576_p2        | -   |        | sub_ln78_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65      | 4   |        | mul_ln74_14  | mul | auto   | 0       |
|    sub_ln58_fu_1592_p2           | -   |        | sub_ln58     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U66      | 4   |        | mul_ln74_15  | mul | auto   | 0       |
|    sub_ln78_fu_4029_p2           | -   |        | sub_ln78     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U67      | 4   |        | mul_ln74_16  | mul | auto   | 0       |
|    sub_ln78_1_fu_4083_p2         | -   |        | sub_ln78_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U68      | 4   |        | mul_ln86     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U166     | 4   |        | mul_ln74_17  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U69      | 4   |        | mul_ln86_1   | mul | auto   | 0       |
|    sub_ln58_16_fu_1656_p2        | -   |        | sub_ln58_16  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167     | 4   |        | mul_ln74_18  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U70      | 4   |        | mul_ln86_2   | mul | auto   | 0       |
|    sub_ln58_1_fu_4220_p2         | -   |        | sub_ln58_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U168     | 4   |        | mul_ln74_19  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U71      | 4   |        | mul_ln86_3   | mul | auto   | 0       |
|    sub_ln58_2_fu_4290_p2         | -   |        | sub_ln58_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U169     | 4   |        | mul_ln74_20  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72      | 4   |        | mul_ln86_4   | mul | auto   | 0       |
|    tmp_33_fu_4362_p17            | -   |        | sub_ln58_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U170     | 4   |        | mul_ln74_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U73      | 4   |        | mul_ln86_5   | mul | auto   | 0       |
|    add_ln53_2_fu_1712_p2         | -   |        | add_ln53_2   | add | fabric | 0       |
|    add_ln53_3_fu_4506_p2         | -   |        | add_ln53_3   | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U192     | 4   |        | mul_ln53_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U74      | 4   |        | mul_ln83_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U75      | 4   |        | mul_ln83_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U76      | 4   |        | mul_ln74_22  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U77      | 4   |        | mul_ln74_23  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U78      | 4   |        | mul_ln83_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U79      | 4   |        | mul_ln74_24  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U80      | 4   |        | mul_ln74_25  | mul | auto   | 0       |
|    sub_ln78_22_fu_1762_p2        | -   |        | sub_ln78_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81      | 4   |        | mul_ln83_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U82      | 4   |        | mul_ln74_26  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U83      | 4   |        | mul_ln74_27  | mul | auto   | 0       |
|    sub_ln78_23_fu_1778_p2        | -   |        | sub_ln78_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U84      | 4   |        | mul_ln83_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U85      | 4   |        | mul_ln74_28  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U86      | 4   |        | mul_ln74_29  | mul | auto   | 0       |
|    sub_ln78_14_fu_1798_p2        | -   |        | sub_ln78_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U87      | 4   |        | mul_ln83_11  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U88      | 4   |        | mul_ln74_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U89      | 4   |        | mul_ln74_31  | mul | auto   | 0       |
|    sub_ln78_15_fu_1814_p2        | -   |        | sub_ln78_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U90      | 4   |        | mul_ln83_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U91      | 4   |        | mul_ln74_32  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U92      | 4   |        | mul_ln74_33  | mul | auto   | 0       |
|    sub_ln78_16_fu_1830_p2        | -   |        | sub_ln78_16  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U93      | 4   |        | mul_ln74_34  | mul | auto   | 0       |
|    sub_ln58_17_fu_1840_p2        | -   |        | sub_ln58_17  | sub | fabric | 0       |
|    sub_ln58_4_fu_5211_p2         | -   |        | sub_ln58_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U94      | 4   |        | mul_ln74_35  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U95      | 4   |        | mul_ln74_36  | mul | auto   | 0       |
|    sub_ln78_2_fu_5300_p2         | -   |        | sub_ln78_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U96      | 4   |        | mul_ln86_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U171     | 4   |        | mul_ln74_37  | mul | auto   | 0       |
|    sub_ln78_3_fu_9059_p2         | -   |        | sub_ln78_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U97      | 4   |        | mul_ln86_7   | mul | auto   | 0       |
|    sub_ln58_18_fu_1876_p2        | -   |        | sub_ln58_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U172     | 4   |        | mul_ln74_38  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U98      | 4   |        | mul_ln86_8   | mul | auto   | 0       |
|    sub_ln58_5_fu_1898_p2         | -   |        | sub_ln58_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U173     | 4   |        | mul_ln74_39  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U99      | 4   |        | mul_ln86_9   | mul | auto   | 0       |
|    sub_ln58_6_fu_5497_p2         | -   |        | sub_ln58_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U174     | 4   |        | mul_ln74_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U100     | 4   |        | mul_ln86_10  | mul | auto   | 0       |
|    tmp_59_fu_5569_p17            | -   |        | sub_ln58_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U175     | 4   |        | mul_ln74_41  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U101     | 4   |        | mul_ln86_11  | mul | auto   | 0       |
|    add_ln53_4_fu_1948_p2         | -   |        | add_ln53_4   | add | fabric | 0       |
|    add_ln53_11_fu_1976_p2        | -   |        | add_ln53_11  | add | fabric | 0       |
|    add_ln53_5_fu_5712_p2         | -   |        | add_ln53_5   | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U193     | 4   |        | mul_ln53_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U102     | 4   |        | mul_ln83_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U103     | 4   |        | mul_ln83_14  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U104     | 4   |        | mul_ln83_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U105     | 4   |        | mul_ln83_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U106     | 4   |        | mul_ln74_42  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U107     | 4   |        | mul_ln74_43  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U108     | 4   |        | mul_ln83_17  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U109     | 4   |        | mul_ln74_44  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U110     | 4   |        | mul_ln74_45  | mul | auto   | 0       |
|    sub_ln78_24_fu_2006_p2        | -   |        | sub_ln78_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111     | 4   |        | mul_ln83_18  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112     | 4   |        | mul_ln74_46  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U113     | 4   |        | mul_ln74_47  | mul | auto   | 0       |
|    sub_ln78_25_fu_2022_p2        | -   |        | sub_ln78_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U114     | 4   |        | mul_ln83_19  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U115     | 4   |        | mul_ln74_48  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U116     | 4   |        | mul_ln74_49  | mul | auto   | 0       |
|    sub_ln78_17_fu_2042_p2        | -   |        | sub_ln78_17  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U117     | 4   |        | mul_ln83_20  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U118     | 4   |        | mul_ln74_50  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U119     | 4   |        | mul_ln74_51  | mul | auto   | 0       |
|    sub_ln78_18_fu_2058_p2        | -   |        | sub_ln78_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U120     | 4   |        | mul_ln74_52  | mul | auto   | 0       |
|    sub_ln58_19_fu_2068_p2        | -   |        | sub_ln58_19  | sub | fabric | 0       |
|    sub_ln58_20_fu_6340_p2        | -   |        | sub_ln58_20  | sub | fabric | 0       |
|    sub_ln86_fu_6349_p2           | -   |        | sub_ln86     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U121     | 4   |        | mul_ln86_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U122     | 4   |        | mul_ln74_53  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U123     | 4   |        | mul_ln74_54  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U176     | 4   |        | mul_ln74_55  | mul | auto   | 0       |
|    sub_ln78_4_fu_6481_p2         | -   |        | sub_ln78_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U177     | 4   |        | mul_ln74_56  | mul | auto   | 0       |
|    sub_ln78_5_fu_9286_p2         | -   |        | sub_ln78_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U124     | 4   |        | mul_ln86_13  | mul | auto   | 0       |
|    sub_ln58_8_fu_2110_p2         | -   |        | sub_ln58_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U178     | 4   |        | mul_ln74_57  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U125     | 4   |        | mul_ln86_14  | mul | auto   | 0       |
|    sub_ln58_9_fu_6587_p2         | -   |        | sub_ln58_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U179     | 4   |        | mul_ln74_58  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U126     | 4   |        | mul_ln86_15  | mul | auto   | 0       |
|    tmp_83_fu_6663_p17            | -   |        | sub_ln58_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U180     | 4   |        | mul_ln74_59  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U127     | 4   |        | mul_ln86_16  | mul | auto   | 0       |
|    add_ln53_6_fu_2160_p2         | -   |        | add_ln53_6   | add | fabric | 0       |
|    empty_36_fu_2188_p2           | -   |        | empty_36     | add | fabric | 0       |
|    add_ln53_7_fu_6806_p2         | -   |        | add_ln53_7   | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U194     | 4   |        | mul_ln53_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U128     | 4   |        | mul_ln83_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U129     | 4   |        | mul_ln83_22  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U130     | 4   |        | mul_ln83_23  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U131     | 4   |        | mul_ln83_24  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U132     | 4   |        | mul_ln83_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U133     | 4   |        | mul_ln83_26  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U134     | 4   |        | mul_ln74_60  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U135     | 4   |        | mul_ln74_61  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U136     | 4   |        | mul_ln83_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U137     | 4   |        | mul_ln74_62  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U138     | 4   |        | mul_ln74_63  | mul | auto   | 0       |
|    sub_ln78_26_fu_2218_p2        | -   |        | sub_ln78_26  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U139     | 4   |        | mul_ln83_28  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U140     | 4   |        | mul_ln74_64  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U141     | 4   |        | mul_ln74_65  | mul | auto   | 0       |
|    sub_ln78_27_fu_2234_p2        | -   |        | sub_ln78_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U142     | 4   |        | mul_ln83_29  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U143     | 4   |        | mul_ln74_66  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U144     | 4   |        | mul_ln74_67  | mul | auto   | 0       |
|    sub_ln78_19_fu_2254_p2        | -   |        | sub_ln78_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U145     | 4   |        | mul_ln74_68  | mul | auto   | 0       |
|    sub_ln58_21_fu_2264_p2        | -   |        | sub_ln58_21  | sub | fabric | 0       |
|    sub_ln58_22_fu_7369_p2        | -   |        | sub_ln58_22  | sub | fabric | 0       |
|    sub_ln86_1_fu_7378_p2         | -   |        | sub_ln86_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U146     | 4   |        | mul_ln86_17  | mul | auto   | 0       |
|    sub_ln58_11_fu_7427_p2        | -   |        | sub_ln58_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U147     | 4   |        | mul_ln74_69  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U148     | 4   |        | mul_ln74_70  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U181     | 4   |        | mul_ln74_71  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U182     | 4   |        | mul_ln74_72  | mul | auto   | 0       |
|    sub_ln78_6_fu_7526_p2         | -   |        | sub_ln78_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U183     | 4   |        | mul_ln74_73  | mul | auto   | 0       |
|    sub_ln78_7_fu_9528_p2         | -   |        | sub_ln78_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U149     | 4   |        | mul_ln86_18  | mul | auto   | 0       |
|    sub_ln58_12_fu_7578_p2        | -   |        | sub_ln58_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U184     | 4   |        | mul_ln74_74  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U150     | 4   |        | mul_ln86_19  | mul | auto   | 0       |
|    sub_ln58_13_fu_7650_p2        | -   |        | sub_ln58_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U185     | 4   |        | mul_ln74_75  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U151     | 4   |        | mul_ln86_20  | mul | auto   | 0       |
|    add_ln53_8_fu_2342_p2         | -   |        | add_ln53_8   | add | fabric | 0       |
|    add_ln53_9_fu_7717_p2         | -   |        | add_ln53_9   | add | fabric | 0       |
|    empty_37_fu_2423_p2           | -   |        | empty_37     | add | fabric | 0       |
|    add_ln53_10_fu_7754_p2        | -   |        | add_ln53_10  | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U195     | 4   |        | mul_ln53_4   | mul | auto   | 0       |
|    add_ln53_12_fu_7778_p2        | -   |        | add_ln53_12  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U152     | 4   |        | mul_ln83_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U153     | 4   |        | mul_ln83_31  | mul | auto   | 0       |
|    add_ln83_4_fu_7889_p2         | -   |        | add_ln83_4   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U154     | 4   |        | mul_ln83_32  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U155     | 4   |        | mul_ln83_33  | mul | auto   | 0       |
|    add_ln83_11_fu_7963_p2        | -   |        | add_ln83_11  | add | fabric | 0       |
|    add_ln83_14_fu_7975_p2        | -   |        | add_ln83_14  | add | fabric | 0       |
|    add_ln83_17_fu_7987_p2        | -   |        | add_ln83_17  | add | fabric | 0       |
|    add_ln83_20_fu_7999_p2        | -   |        | add_ln83_20  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U156     | 4   |        | mul_ln83_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U157     | 4   |        | mul_ln83_35  | mul | auto   | 0       |
|    add_ln83_25_fu_8055_p2        | -   |        | add_ln83_25  | add | fabric | 0       |
|    add_ln83_26_fu_8061_p2        | -   |        | add_ln83_26  | add | fabric | 0       |
|    add_ln83_29_fu_8073_p2        | -   |        | add_ln83_29  | add | fabric | 0       |
|    add_ln83_32_fu_8085_p2        | -   |        | add_ln83_32  | add | fabric | 0       |
|    add_ln83_33_fu_8091_p2        | -   |        | add_ln83_33  | add | fabric | 0       |
|    add_ln83_36_fu_8103_p2        | -   |        | add_ln83_36  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U158     | 4   |        | mul_ln83_36  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U159     | 4   |        | mul_ln83_37  | mul | auto   | 0       |
|    add_ln83_41_fu_8159_p2        | -   |        | add_ln83_41  | add | fabric | 0       |
|    add_ln83_42_fu_8165_p2        | -   |        | add_ln83_42  | add | fabric | 0       |
|    add_ln83_49_fu_8195_p2        | -   |        | add_ln83_49  | add | fabric | 0       |
|    add_ln83_50_fu_8201_p2        | -   |        | add_ln83_50  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U160     | 4   |        | mul_ln74_76  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln74_77  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln83_38  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U161     | 4   |        | mul_ln74_78  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln74_79  | mul | auto   | 0       |
|    sub_ln78_28_fu_2563_p2        | -   |        | sub_ln78_28  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln83_39  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U162     | 4   |        | mul_ln74_80  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln74_81  | mul | auto   | 0       |
|    sub_ln78_29_fu_2695_p2        | -   |        | sub_ln78_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U163     | 4   |        | mul_ln74_82  | mul | auto   | 0       |
|    add_ln74_fu_8305_p2           | -   |        | add_ln74     | add | fabric | 0       |
|    sub_ln58_23_fu_2709_p2        | -   |        | sub_ln58_23  | sub | fabric | 0       |
|    sub_ln58_24_fu_8338_p2        | -   |        | sub_ln58_24  | sub | fabric | 0       |
|    sub_ln86_2_fu_8347_p2         | -   |        | sub_ln86_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln86_21  | mul | auto   | 0       |
|    sub_ln58_25_fu_8362_p2        | -   |        | sub_ln58_25  | sub | fabric | 0       |
|    sub_ln58_14_fu_8377_p2        | -   |        | sub_ln58_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U164     | 4   |        | mul_ln74_83  | mul | auto   | 0       |
|    add_ln74_5_fu_8426_p2         | -   |        | add_ln74_5   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U165     | 4   |        | mul_ln74_84  | mul | auto   | 0       |
|    add_ln74_10_fu_8499_p2        | -   |        | add_ln74_10  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U186     | 4   |        | mul_ln74_85  | mul | auto   | 0       |
|    add_ln74_15_fu_9755_p2        | -   |        | add_ln74_15  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U187     | 4   |        | mul_ln74_86  | mul | auto   | 0       |
|    add_ln74_20_fu_9832_p2        | -   |        | add_ln74_20  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U188     | 4   |        | mul_ln74_87  | mul | auto   | 0       |
|    add_ln74_25_fu_9908_p2        | -   |        | add_ln74_25  | add | fabric | 0       |
|    sub_ln78_8_fu_8532_p2         | -   |        | sub_ln78_8   | sub | fabric | 0       |
|    add_ln86_fu_8538_p2           | -   |        | add_ln86     | add | fabric | 0       |
|    add_ln86_9_fu_8580_p2         | -   |        | add_ln86_9   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U189     | 4   |        | mul_ln74_88  | mul | auto   | 0       |
|    add_ln74_30_fu_10003_p2       | -   |        | add_ln74_30  | add | fabric | 0       |
|    tmp_124_fu_10061_p17          | -   |        | sub_ln78_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln86_22  | mul | auto   | 0       |
|    add_ln86_20_fu_8626_p2        | -   |        | add_ln86_20  | add | fabric | 0       |
|    add_ln86_29_fu_8668_p2        | -   |        | add_ln86_29  | add | fabric | 0       |
|    sub_ln58_15_fu_2887_p2        | -   |        | sub_ln58_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U190     | 4   |        | mul_ln74_89  | mul | auto   | 0       |
|    add_ln74_35_fu_10093_p2       | -   |        | add_ln74_35  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln86_23  | mul | auto   | 0       |
|    add_ln86_40_fu_8726_p2        | -   |        | add_ln86_40  | add | fabric | 0       |
|    add_ln86_43_fu_8738_p2        | -   |        | add_ln86_43  | add | fabric | 0       |
|    add_ln86_46_fu_8750_p2        | -   |        | add_ln86_46  | add | fabric | 0       |
|    add_ln86_47_fu_8756_p2        | -   |        | add_ln86_47  | add | fabric | 0       |
|    add_ln86_50_fu_8774_p2        | -   |        | add_ln86_50  | add | fabric | 0       |
|    add_ln42_fu_2956_p2           | -   |        | add_ln42     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln129_fu_280_p2           | -   |        | add_ln129    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d4.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d4.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d4.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d4.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d4.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d4.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d4.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d4.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d4.cpp:44 in test         |
| unroll          |                                                  | d4.cpp:48 in test         |
| pipeline        | II = 1                                           | d4.cpp:57 in test         |
| unroll          |                                                  | d4.cpp:60 in test         |
+-----------------+--------------------------------------------------+---------------------------+


