// Seed: 3711137511
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd79
) (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_17,
    output supply1 id_5,
    input wire _id_6,
    input supply1 id_7,
    output wand id_8,
    output tri id_9,
    output tri0 id_10,
    output uwire id_11,
    output wor id_12,
    input tri1 id_13,
    output wire id_14,
    input tri id_15
);
  logic [id_6 : -1] id_18 = -1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_4,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
