# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:50 on Apr 21,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:31:50 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 14:31:50 on Apr 21,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
# End time: 15:15:04 on Apr 21,2022, Elapsed time: 0:43:14
# Errors: 0, Warnings: 0
