/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_timer.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 3:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:28 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_moca_timer.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 3:19p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_TIMER_H__
#define BCHP_MOCA_TIMER_H__

/***************************************************************************
 *MOCA_TIMER - MOCA_TIMER registers
 ***************************************************************************/
#define BCHP_MOCA_TIMER_TMR_VALUE_0              0x00ffe400 /* Timer Up Counter State , register set index 0. */
#define BCHP_MOCA_TIMER_TMR_VALUE_1              0x00ffe420 /* Timer Up Counter State , register set index 1. */
#define BCHP_MOCA_TIMER_TMR_VALUE_2              0x00ffe440 /* Timer Up Counter State , register set index 2. */
#define BCHP_MOCA_TIMER_TMR_VALUE_3              0x00ffe460 /* Timer Up Counter State , register set index 3. */
#define BCHP_MOCA_TIMER_TMR_VALUE_4              0x00ffe480 /* Timer Up Counter State , register set index 4. */
#define BCHP_MOCA_TIMER_TMR_VALUE_5              0x00ffe4a0 /* Timer Up Counter State , register set index 5. */
#define BCHP_MOCA_TIMER_TMR_VALUE_6              0x00ffe4c0 /* Timer Up Counter State , register set index 6. */
#define BCHP_MOCA_TIMER_TMR_VALUE_7              0x00ffe4e0 /* Timer Up Counter State , register set index 7. */
#define BCHP_MOCA_TIMER_REFERENCE_0              0x00ffe404 /* reference value for one shot and periodic mode , register set index 0. */
#define BCHP_MOCA_TIMER_REFERENCE_1              0x00ffe424 /* reference value for one shot and periodic mode , register set index 1. */
#define BCHP_MOCA_TIMER_REFERENCE_2              0x00ffe444 /* reference value for one shot and periodic mode , register set index 2. */
#define BCHP_MOCA_TIMER_REFERENCE_3              0x00ffe464 /* reference value for one shot and periodic mode , register set index 3. */
#define BCHP_MOCA_TIMER_REFERENCE_4              0x00ffe484 /* reference value for one shot and periodic mode , register set index 4. */
#define BCHP_MOCA_TIMER_REFERENCE_5              0x00ffe4a4 /* reference value for one shot and periodic mode , register set index 5. */
#define BCHP_MOCA_TIMER_REFERENCE_6              0x00ffe4c4 /* reference value for one shot and periodic mode , register set index 6. */
#define BCHP_MOCA_TIMER_REFERENCE_7              0x00ffe4e4 /* reference value for one shot and periodic mode , register set index 7. */
#define BCHP_MOCA_TIMER_CTRL_0                   0x00ffe408 /* Contains the control bits of the counter , register set index 0. */
#define BCHP_MOCA_TIMER_CTRL_1                   0x00ffe428 /* Contains the control bits of the counter , register set index 1. */
#define BCHP_MOCA_TIMER_CTRL_2                   0x00ffe448 /* Contains the control bits of the counter , register set index 2. */
#define BCHP_MOCA_TIMER_CTRL_3                   0x00ffe468 /* Contains the control bits of the counter , register set index 3. */
#define BCHP_MOCA_TIMER_CTRL_4                   0x00ffe488 /* Contains the control bits of the counter , register set index 4. */
#define BCHP_MOCA_TIMER_CTRL_5                   0x00ffe4a8 /* Contains the control bits of the counter , register set index 5. */
#define BCHP_MOCA_TIMER_CTRL_6                   0x00ffe4c8 /* Contains the control bits of the counter , register set index 6. */
#define BCHP_MOCA_TIMER_CTRL_7                   0x00ffe4e8 /* Contains the control bits of the counter , register set index 7. */
#define BCHP_MOCA_TIMER_RESTART_0                0x00ffe40c /* Restart the counter , register set index 0. */
#define BCHP_MOCA_TIMER_RESTART_1                0x00ffe42c /* Restart the counter , register set index 1. */
#define BCHP_MOCA_TIMER_RESTART_2                0x00ffe44c /* Restart the counter , register set index 2. */
#define BCHP_MOCA_TIMER_RESTART_3                0x00ffe46c /* Restart the counter , register set index 3. */
#define BCHP_MOCA_TIMER_RESTART_4                0x00ffe48c /* Restart the counter , register set index 4. */
#define BCHP_MOCA_TIMER_RESTART_5                0x00ffe4ac /* Restart the counter , register set index 5. */
#define BCHP_MOCA_TIMER_RESTART_6                0x00ffe4cc /* Restart the counter , register set index 6. */
#define BCHP_MOCA_TIMER_RESTART_7                0x00ffe4ec /* Restart the counter , register set index 7. */

/***************************************************************************
 *TMR_VALUE_0 - Timer Up Counter State , register set index 0.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_0 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_0_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_0_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_0_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_1 - Timer Up Counter State , register set index 1.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_1 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_1_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_1_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_1_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_2 - Timer Up Counter State , register set index 2.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_2 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_2_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_2_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_2_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_3 - Timer Up Counter State , register set index 3.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_3 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_3_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_3_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_3_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_4 - Timer Up Counter State , register set index 4.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_4 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_4_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_4_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_4_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_5 - Timer Up Counter State , register set index 5.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_5 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_5_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_5_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_5_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_6 - Timer Up Counter State , register set index 6.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_6 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_6_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_6_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_6_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TMR_VALUE_7 - Timer Up Counter State , register set index 7.
 ***************************************************************************/
/* MOCA_TIMER :: TMR_VALUE_7 :: cnt [31:00] */
#define BCHP_MOCA_TIMER_TMR_VALUE_7_cnt_MASK                       0xffffffff
#define BCHP_MOCA_TIMER_TMR_VALUE_7_cnt_SHIFT                      0
#define BCHP_MOCA_TIMER_TMR_VALUE_7_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *REFERENCE_0 - reference value for one shot and periodic mode , register set index 0.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_0 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_0_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_0_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_0_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_1 - reference value for one shot and periodic mode , register set index 1.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_1 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_1_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_1_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_1_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_2 - reference value for one shot and periodic mode , register set index 2.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_2 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_2_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_2_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_2_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_3 - reference value for one shot and periodic mode , register set index 3.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_3 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_3_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_3_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_3_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_4 - reference value for one shot and periodic mode , register set index 4.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_4 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_4_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_4_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_4_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_5 - reference value for one shot and periodic mode , register set index 5.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_5 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_5_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_5_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_5_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_6 - reference value for one shot and periodic mode , register set index 6.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_6 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_6_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_6_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_6_refr_DEFAULT                   0x00000000

/***************************************************************************
 *REFERENCE_7 - reference value for one shot and periodic mode , register set index 7.
 ***************************************************************************/
/* MOCA_TIMER :: REFERENCE_7 :: refr [31:00] */
#define BCHP_MOCA_TIMER_REFERENCE_7_refr_MASK                      0xffffffff
#define BCHP_MOCA_TIMER_REFERENCE_7_refr_SHIFT                     0
#define BCHP_MOCA_TIMER_REFERENCE_7_refr_DEFAULT                   0x00000000

/***************************************************************************
 *CTRL_0 - Contains the control bits of the counter , register set index 0.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_0 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_0_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_0_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_0 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_0_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_0_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_0_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_1 - Contains the control bits of the counter , register set index 1.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_1 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_1_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_1_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_1 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_1_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_1_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_1_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_2 - Contains the control bits of the counter , register set index 2.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_2 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_2_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_2_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_2 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_2_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_2_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_2_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_3 - Contains the control bits of the counter , register set index 3.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_3 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_3_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_3_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_3 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_3_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_3_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_3_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_4 - Contains the control bits of the counter , register set index 4.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_4 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_4_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_4_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_4 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_4_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_4_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_4_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_5 - Contains the control bits of the counter , register set index 5.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_5 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_5_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_5_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_5 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_5_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_5_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_5_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_6 - Contains the control bits of the counter , register set index 6.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_6 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_6_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_6_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_6 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_6_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_6_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_6_mode_DEFAULT                        0x00000000

/***************************************************************************
 *CTRL_7 - Contains the control bits of the counter , register set index 7.
 ***************************************************************************/
/* MOCA_TIMER :: CTRL_7 :: reserved0 [31:02] */
#define BCHP_MOCA_TIMER_CTRL_7_reserved0_MASK                      0xfffffffc
#define BCHP_MOCA_TIMER_CTRL_7_reserved0_SHIFT                     2

/* MOCA_TIMER :: CTRL_7 :: mode [01:00] */
#define BCHP_MOCA_TIMER_CTRL_7_mode_MASK                           0x00000003
#define BCHP_MOCA_TIMER_CTRL_7_mode_SHIFT                          0
#define BCHP_MOCA_TIMER_CTRL_7_mode_DEFAULT                        0x00000000

/***************************************************************************
 *RESTART_0 - Restart the counter , register set index 0.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_0 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_0_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_0_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_0 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_0_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_0_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_0_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_1 - Restart the counter , register set index 1.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_1 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_1_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_1_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_1 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_1_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_1_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_1_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_2 - Restart the counter , register set index 2.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_2 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_2_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_2_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_2 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_2_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_2_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_2_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_3 - Restart the counter , register set index 3.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_3 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_3_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_3_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_3 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_3_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_3_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_3_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_4 - Restart the counter , register set index 4.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_4 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_4_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_4_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_4 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_4_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_4_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_4_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_5 - Restart the counter , register set index 5.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_5 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_5_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_5_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_5 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_5_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_5_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_5_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_6 - Restart the counter , register set index 6.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_6 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_6_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_6_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_6 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_6_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_6_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_6_arm_DEFAULT                      0x00000000

/***************************************************************************
 *RESTART_7 - Restart the counter , register set index 7.
 ***************************************************************************/
/* MOCA_TIMER :: RESTART_7 :: reserved0 [31:01] */
#define BCHP_MOCA_TIMER_RESTART_7_reserved0_MASK                   0xfffffffe
#define BCHP_MOCA_TIMER_RESTART_7_reserved0_SHIFT                  1

/* MOCA_TIMER :: RESTART_7 :: arm [00:00] */
#define BCHP_MOCA_TIMER_RESTART_7_arm_MASK                         0x00000001
#define BCHP_MOCA_TIMER_RESTART_7_arm_SHIFT                        0
#define BCHP_MOCA_TIMER_RESTART_7_arm_DEFAULT                      0x00000000

#endif /* #ifndef BCHP_MOCA_TIMER_H__ */

/* End of File */
