{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670335686445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670335686452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 08:08:06 2022 " "Processing started: Tue Dec  6 08:08:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670335686452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670335686452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off totalProj -c totalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off totalProj -c totalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670335686452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670335686980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670335686980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file totalproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 totalProj " "Found entity 1: totalProj" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335691779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670335691779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "totalProj " "Elaborating entity \"totalProj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670335692302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/finalProj/totalProj/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335692535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335692535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:Dispense " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:Dispense\"" {  } { { "totalProj.bdf" "Dispense" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 168 1648 1768 344 "Dispense" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335692536 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevenfivefsm.bdf 1 1 " "Using design file sevenfivefsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenfiveFSM " "Found entity 1: sevenfiveFSM" {  } { { "sevenfivefsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/sevenfivefsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335692674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335692674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenfiveFSM sevenfiveFSM:inst12 " "Elaborating entity \"sevenfiveFSM\" for hierarchy \"sevenfiveFSM:inst12\"" {  } { { "totalProj.bdf" "inst12" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 384 1208 1320 512 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335692676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335692920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335692920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:inst17 " "Elaborating entity \"regFile\" for hierarchy \"regFile:inst17\"" {  } { { "totalProj.bdf" "inst17" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 456 912 1032 648 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335692920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to12.v 1 1 " "Using design file mux4to12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to12 " "Found entity 1: mux4to12" {  } { { "mux4to12.v" "" { Text "U:/CPRE281/finalProj/totalProj/mux4to12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335693061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335693061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to12 regFile:inst17\|mux4to12:inst19 " "Elaborating entity \"mux4to12\" for hierarchy \"regFile:inst17\|mux4to12:inst19\"" {  } { { "regfile.bdf" "inst19" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 888 752 872 1032 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335693061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.v 1 1 " "Using design file mux2_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "U:/CPRE281/finalProj/totalProj/mux2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335693195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335693195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 regFile:inst17\|mux2_1:inst8 " "Elaborating entity \"mux2_1\" for hierarchy \"regFile:inst17\|mux2_1:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 96 552 688 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335693195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335693921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335693921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 regFile:inst17\|clock_divider_1024:inst22 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"regFile:inst17\|clock_divider_1024:inst22\"" {  } { { "regfile.bdf" "inst22" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 896 216 368 960 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335693921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24_behaviour1.v 1 1 " "Using design file decoder24_behaviour1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24_behaviour1 " "Found entity 1: decoder24_behaviour1" {  } { { "decoder24_behaviour1.v" "" { Text "U:/CPRE281/finalProj/totalProj/decoder24_behaviour1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335694229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335694229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24_behaviour1 regFile:inst17\|decoder24_behaviour1:inst18 " "Elaborating entity \"decoder24_behaviour1\" for hierarchy \"regFile:inst17\|decoder24_behaviour1:inst18\"" {  } { { "regfile.bdf" "inst18" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 752 160 280 864 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335694229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335694967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335694967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst27 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst27\"" {  } { { "totalProj.bdf" "inst27" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 848 96 248 912 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335694968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.bdf 1 1 " "Using design file debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "debounce.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335695249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335695249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:inst9 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:inst9\"" {  } { { "totalProj.bdf" "inst9" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 856 1088 1232 952 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335695250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dollarfsm.bdf 1 1 " "Using design file dollarfsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dollarFSM " "Found entity 1: dollarFSM" {  } { { "dollarfsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/dollarfsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335695386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335695386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dollarFSM dollarFSM:inst " "Elaborating entity \"dollarFSM\" for hierarchy \"dollarFSM:inst\"" {  } { { "totalProj.bdf" "inst" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 528 1208 1320 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335695386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfsm.bdf 1 1 " "Using design file fiftyfsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyFSM " "Found entity 1: fiftyFSM" {  } { { "fiftyfsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/fiftyfsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335695540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335695540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyFSM fiftyFSM:inst68 " "Elaborating entity \"fiftyFSM\" for hierarchy \"fiftyFSM:inst68\"" {  } { { "totalProj.bdf" "inst68" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 240 1192 1304 368 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335695540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "price.v 1 1 " "Using design file price.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 price " "Found entity 1: price" {  } { { "price.v" "" { Text "U:/CPRE281/finalProj/totalProj/price.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670335695677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670335695677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price price:inst18 " "Elaborating entity \"price\" for hierarchy \"price:inst18\"" {  } { { "totalProj.bdf" "inst18" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 64 1064 1184 208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335695678 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 208 1768 1944 224 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 GND " "Pin \"C1\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 224 1768 1944 240 "C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 288 1768 1944 304 "G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 528 1760 1936 544 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -208 1336 1512 -192 "B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 GND " "Pin \"C3\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 1336 1512 -176 "C3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G3 VCC " "Pin \"G3\" is stuck at VCC" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -128 1336 1512 -112 "G3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|G3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C4 GND " "Pin \"C4\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 1672 1848 -176 "C4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|C4"} { "Warning" "WMLS_MLS_STUCK_PIN" "A4 GND " "Pin \"A4\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -224 1672 1848 -208 "A4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "C5 GND " "Pin \"C5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 2008 2184 -176 "C5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|C5"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5 GND " "Pin \"D5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -176 2008 2184 -160 "D5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|D5"} { "Warning" "WMLS_MLS_STUCK_PIN" "F5 GND " "Pin \"F5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -144 2008 2184 -128 "F5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|F5"} { "Warning" "WMLS_MLS_STUCK_PIN" "A5 GND " "Pin \"A5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -224 2008 2184 -208 "A5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670335696319 "|totalProj|A5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670335696319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670335696363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670335696584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670335697110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670335697110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670335697485 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670335697485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670335697485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670335697485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670335697593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 08:08:17 2022 " "Processing ended: Tue Dec  6 08:08:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670335697593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670335697593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670335697593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670335697593 ""}
