#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec  2 21:01:40 2024
# Process ID: 7180
# Current directory: C:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.runs/design_1_nco_ip_0_1_synth_1
# Command line: vivado.exe -log design_1_nco_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nco_ip_0_1.tcl
# Log file: C:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.runs/design_1_nco_ip_0_1_synth_1/design_1_nco_ip_0_1.vds
# Journal file: C:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.runs/design_1_nco_ip_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_nco_ip_0_1.tcl -notrace
Command: synth_design -top design_1_nco_ip_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 383.965 ; gain = 103.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_nco_ip_0_1' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ip/design_1_nco_ip_0_1/synth/design_1_nco_ip_0_1.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nco_ip_v1_0' declared at 'c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0.vhd:5' bound to instance 'U0' of component 'nco_ip_v1_0' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ip/design_1_nco_ip_0_1/synth/design_1_nco_ip_0_1.vhd:150]
INFO: [Synth 8-638] synthesizing module 'nco_ip_v1_0' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nco_ip_v1_0_S00_AXI' declared at 'c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:5' bound to instance 'nco_ip_v1_0_S00_AXI_inst' of component 'nco_ip_v1_0_S00_AXI' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'nco_ip_v1_0_S00_AXI' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:358]
INFO: [Synth 8-638] synthesizing module 'NCO' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/NCO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SineLUT' [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/sineLUT.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SineLUT' (1#1) [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/sineLUT.vhd:20]
INFO: [Synth 8-226] default block is never used [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/NCO.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'NCO' (2#1) [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/NCO.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'nco_ip_v1_0_S00_AXI' (3#1) [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'nco_ip_v1_0' (4#1) [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/hdl/nco_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_nco_ip_0_1' (5#1) [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ip/design_1_nco_ip_0_1/synth/design_1_nco_ip_0_1.vhd:83]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nco_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 438.629 ; gain = 158.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 438.629 ; gain = 158.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 438.629 ; gain = 158.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 758.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 758.766 ; gain = 478.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 758.766 ; gain = 478.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 758.766 ; gain = 478.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 758.766 ; gain = 478.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SineLUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module nco_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/addr_reg was removed.  [c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ipshared/4cfb/src/NCO.vhd:34]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_nco_ip_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/nco_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/nco_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/nco_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/nco_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/nco_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/nco_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/nco_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[15]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[14]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[13]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[12]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[11]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[10]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[9]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[8]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[7]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[6]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[5]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[4]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[3]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[2]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/sawtooth_wave_reg[0]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[15]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[14]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[13]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[12]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[11]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[10]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[9]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[8]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[7]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[6]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[5]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[4]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[3]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[2]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/triangle_wave_reg[0]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[15]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[14]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[13]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[12]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[11]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[10]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[9]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[8]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[7]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[6]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[5]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[4]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[3]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[2]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[1]) is unused and will be removed from module design_1_nco_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/square_wave_reg[0]) is unused and will be removed from module design_1_nco_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 758.766 ; gain = 478.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+-----------------------------------------------+---------------+----------------+
|Module Name         | RTL Object                                    | Depth x Width | Implemented As | 
+--------------------+-----------------------------------------------+---------------+----------------+
|SineLUT             | p_0_out                                       | 1024x16       | LUT            | 
|design_1_nco_ip_0_1 | U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/addr_reg | 1024x16       | Block RAM      | 
+--------------------+-----------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance nco_ip_v1_0_S00_AXI_insti_0/U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 766.539 ; gain = 485.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 766.762 ; gain = 486.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/nco_ip_v1_0_S00_AXI_inst/inst_NCO/addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     2|
|3     |LUT2     |    33|
|4     |LUT3     |     3|
|5     |LUT4     |    16|
|6     |LUT5     |    34|
|7     |LUT6     |     1|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   199|
|10    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   299|
|2     |  U0                         |nco_ip_v1_0         |   299|
|3     |    nco_ip_v1_0_S00_AXI_inst |nco_ip_v1_0_S00_AXI |   299|
|4     |      inst_NCO               |NCO                 |   106|
|5     |        u_SineLUT            |SineLUT             |    17|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 777.059 ; gain = 176.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.059 ; gain = 496.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 785.957 ; gain = 516.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.runs/design_1_nco_ip_0_1_synth_1/design_1_nco_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.srcs/sources_1/bd/design_1/ip/design_1_nco_ip_0_1/design_1_nco_ip_0_1.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/uba_abraham/MyS/Practicas/sinewave_ILA/Sintesis/project_2.runs/design_1_nco_ip_0_1_synth_1/design_1_nco_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_nco_ip_0_1_utilization_synth.rpt -pb design_1_nco_ip_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 785.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 21:02:10 2024...
