#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x144e260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144e3f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1446700 .functor NOT 1, L_0x147ff10, C4<0>, C4<0>, C4<0>;
L_0x147fc70 .functor XOR 1, L_0x147fb10, L_0x147fbd0, C4<0>, C4<0>;
L_0x147fe00 .functor XOR 1, L_0x147fc70, L_0x147fd30, C4<0>, C4<0>;
v0x147cbc0_0 .net *"_ivl_10", 0 0, L_0x147fd30;  1 drivers
v0x147ccc0_0 .net *"_ivl_12", 0 0, L_0x147fe00;  1 drivers
v0x147cda0_0 .net *"_ivl_2", 0 0, L_0x147eb60;  1 drivers
v0x147ce60_0 .net *"_ivl_4", 0 0, L_0x147fb10;  1 drivers
v0x147cf40_0 .net *"_ivl_6", 0 0, L_0x147fbd0;  1 drivers
v0x147d070_0 .net *"_ivl_8", 0 0, L_0x147fc70;  1 drivers
v0x147d150_0 .net "a", 0 0, v0x147a550_0;  1 drivers
v0x147d1f0_0 .net "b", 0 0, v0x147a5f0_0;  1 drivers
v0x147d290_0 .net "c", 0 0, v0x147a690_0;  1 drivers
v0x147d330_0 .var "clk", 0 0;
v0x147d3d0_0 .net "d", 0 0, v0x147a7d0_0;  1 drivers
v0x147d470_0 .net "q_dut", 0 0, L_0x147f9b0;  1 drivers
v0x147d510_0 .net "q_ref", 0 0, L_0x1446770;  1 drivers
v0x147d5b0_0 .var/2u "stats1", 159 0;
v0x147d650_0 .var/2u "strobe", 0 0;
v0x147d6f0_0 .net "tb_match", 0 0, L_0x147ff10;  1 drivers
v0x147d7b0_0 .net "tb_mismatch", 0 0, L_0x1446700;  1 drivers
v0x147d980_0 .net "wavedrom_enable", 0 0, v0x147a8c0_0;  1 drivers
v0x147da20_0 .net "wavedrom_title", 511 0, v0x147a960_0;  1 drivers
L_0x147eb60 .concat [ 1 0 0 0], L_0x1446770;
L_0x147fb10 .concat [ 1 0 0 0], L_0x1446770;
L_0x147fbd0 .concat [ 1 0 0 0], L_0x147f9b0;
L_0x147fd30 .concat [ 1 0 0 0], L_0x1446770;
L_0x147ff10 .cmp/eeq 1, L_0x147eb60, L_0x147fe00;
S_0x144e580 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x144e3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x143aea0 .functor OR 1, v0x147a550_0, v0x147a5f0_0, C4<0>, C4<0>;
L_0x144ece0 .functor OR 1, v0x147a690_0, v0x147a7d0_0, C4<0>, C4<0>;
L_0x1446770 .functor AND 1, L_0x143aea0, L_0x144ece0, C4<1>, C4<1>;
v0x1446970_0 .net *"_ivl_0", 0 0, L_0x143aea0;  1 drivers
v0x1446a10_0 .net *"_ivl_2", 0 0, L_0x144ece0;  1 drivers
v0x143aff0_0 .net "a", 0 0, v0x147a550_0;  alias, 1 drivers
v0x143b090_0 .net "b", 0 0, v0x147a5f0_0;  alias, 1 drivers
v0x14799d0_0 .net "c", 0 0, v0x147a690_0;  alias, 1 drivers
v0x1479ae0_0 .net "d", 0 0, v0x147a7d0_0;  alias, 1 drivers
v0x1479ba0_0 .net "q", 0 0, L_0x1446770;  alias, 1 drivers
S_0x1479d00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x144e3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x147a550_0 .var "a", 0 0;
v0x147a5f0_0 .var "b", 0 0;
v0x147a690_0 .var "c", 0 0;
v0x147a730_0 .net "clk", 0 0, v0x147d330_0;  1 drivers
v0x147a7d0_0 .var "d", 0 0;
v0x147a8c0_0 .var "wavedrom_enable", 0 0;
v0x147a960_0 .var "wavedrom_title", 511 0;
E_0x1449200/0 .event negedge, v0x147a730_0;
E_0x1449200/1 .event posedge, v0x147a730_0;
E_0x1449200 .event/or E_0x1449200/0, E_0x1449200/1;
E_0x1449450 .event posedge, v0x147a730_0;
E_0x14339f0 .event negedge, v0x147a730_0;
S_0x147a050 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1479d00;
 .timescale -12 -12;
v0x147a250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x147a350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1479d00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x147aac0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x144e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x147dd50 .functor NOT 1, v0x147a550_0, C4<0>, C4<0>, C4<0>;
L_0x147dde0 .functor NOT 1, v0x147a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x147de70 .functor AND 1, L_0x147dd50, L_0x147dde0, C4<1>, C4<1>;
L_0x147dee0 .functor NOT 1, v0x147a690_0, C4<0>, C4<0>, C4<0>;
L_0x147df80 .functor AND 1, L_0x147de70, L_0x147dee0, C4<1>, C4<1>;
L_0x147e090 .functor AND 1, L_0x147df80, v0x147a7d0_0, C4<1>, C4<1>;
L_0x147e190 .functor NOT 1, v0x147a550_0, C4<0>, C4<0>, C4<0>;
L_0x147e200 .functor NOT 1, v0x147a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x147e2c0 .functor AND 1, L_0x147e190, L_0x147e200, C4<1>, C4<1>;
L_0x147e3d0 .functor AND 1, L_0x147e2c0, v0x147a690_0, C4<1>, C4<1>;
L_0x147e4f0 .functor NOT 1, v0x147a7d0_0, C4<0>, C4<0>, C4<0>;
L_0x147e560 .functor AND 1, L_0x147e3d0, L_0x147e4f0, C4<1>, C4<1>;
L_0x147e690 .functor OR 1, L_0x147e090, L_0x147e560, C4<0>, C4<0>;
L_0x147e7a0 .functor NOT 1, v0x147a550_0, C4<0>, C4<0>, C4<0>;
L_0x147e620 .functor AND 1, L_0x147e7a0, v0x147a5f0_0, C4<1>, C4<1>;
L_0x147e8e0 .functor NOT 1, v0x147a690_0, C4<0>, C4<0>, C4<0>;
L_0x147e9e0 .functor AND 1, L_0x147e620, L_0x147e8e0, C4<1>, C4<1>;
L_0x147eaf0 .functor NOT 1, v0x147a7d0_0, C4<0>, C4<0>, C4<0>;
L_0x147ec00 .functor AND 1, L_0x147e9e0, L_0x147eaf0, C4<1>, C4<1>;
L_0x147ed10 .functor OR 1, L_0x147e690, L_0x147ec00, C4<0>, C4<0>;
L_0x147eed0 .functor NOT 1, v0x147a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x147f050 .functor AND 1, v0x147a550_0, L_0x147eed0, C4<1>, C4<1>;
L_0x147f2e0 .functor NOT 1, v0x147a690_0, C4<0>, C4<0>, C4<0>;
L_0x147f460 .functor AND 1, L_0x147f050, L_0x147f2e0, C4<1>, C4<1>;
L_0x147f640 .functor NOT 1, v0x147a7d0_0, C4<0>, C4<0>, C4<0>;
L_0x147f7c0 .functor AND 1, L_0x147f460, L_0x147f640, C4<1>, C4<1>;
L_0x147f9b0 .functor OR 1, L_0x147ed10, L_0x147f7c0, C4<0>, C4<0>;
v0x147adb0_0 .net *"_ivl_0", 0 0, L_0x147dd50;  1 drivers
v0x147ae90_0 .net *"_ivl_10", 0 0, L_0x147e090;  1 drivers
v0x147af70_0 .net *"_ivl_12", 0 0, L_0x147e190;  1 drivers
v0x147b060_0 .net *"_ivl_14", 0 0, L_0x147e200;  1 drivers
v0x147b140_0 .net *"_ivl_16", 0 0, L_0x147e2c0;  1 drivers
v0x147b270_0 .net *"_ivl_18", 0 0, L_0x147e3d0;  1 drivers
v0x147b350_0 .net *"_ivl_2", 0 0, L_0x147dde0;  1 drivers
v0x147b430_0 .net *"_ivl_20", 0 0, L_0x147e4f0;  1 drivers
v0x147b510_0 .net *"_ivl_22", 0 0, L_0x147e560;  1 drivers
v0x147b5f0_0 .net *"_ivl_24", 0 0, L_0x147e690;  1 drivers
v0x147b6d0_0 .net *"_ivl_26", 0 0, L_0x147e7a0;  1 drivers
v0x147b7b0_0 .net *"_ivl_28", 0 0, L_0x147e620;  1 drivers
v0x147b890_0 .net *"_ivl_30", 0 0, L_0x147e8e0;  1 drivers
v0x147b970_0 .net *"_ivl_32", 0 0, L_0x147e9e0;  1 drivers
v0x147ba50_0 .net *"_ivl_34", 0 0, L_0x147eaf0;  1 drivers
v0x147bb30_0 .net *"_ivl_36", 0 0, L_0x147ec00;  1 drivers
v0x147bc10_0 .net *"_ivl_38", 0 0, L_0x147ed10;  1 drivers
v0x147bcf0_0 .net *"_ivl_4", 0 0, L_0x147de70;  1 drivers
v0x147bdd0_0 .net *"_ivl_40", 0 0, L_0x147eed0;  1 drivers
v0x147beb0_0 .net *"_ivl_42", 0 0, L_0x147f050;  1 drivers
v0x147bf90_0 .net *"_ivl_44", 0 0, L_0x147f2e0;  1 drivers
v0x147c070_0 .net *"_ivl_46", 0 0, L_0x147f460;  1 drivers
v0x147c150_0 .net *"_ivl_48", 0 0, L_0x147f640;  1 drivers
v0x147c230_0 .net *"_ivl_50", 0 0, L_0x147f7c0;  1 drivers
v0x147c310_0 .net *"_ivl_6", 0 0, L_0x147dee0;  1 drivers
v0x147c3f0_0 .net *"_ivl_8", 0 0, L_0x147df80;  1 drivers
v0x147c4d0_0 .net "a", 0 0, v0x147a550_0;  alias, 1 drivers
v0x147c570_0 .net "b", 0 0, v0x147a5f0_0;  alias, 1 drivers
v0x147c660_0 .net "c", 0 0, v0x147a690_0;  alias, 1 drivers
v0x147c750_0 .net "d", 0 0, v0x147a7d0_0;  alias, 1 drivers
v0x147c840_0 .net "q", 0 0, L_0x147f9b0;  alias, 1 drivers
S_0x147c9a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x144e3f0;
 .timescale -12 -12;
E_0x1448fa0 .event anyedge, v0x147d650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x147d650_0;
    %nor/r;
    %assign/vec4 v0x147d650_0, 0;
    %wait E_0x1448fa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1479d00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a5f0_0, 0;
    %assign/vec4 v0x147a550_0, 0;
    %wait E_0x14339f0;
    %wait E_0x1449450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a5f0_0, 0;
    %assign/vec4 v0x147a550_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1449200;
    %load/vec4 v0x147a550_0;
    %load/vec4 v0x147a5f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147a690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147a7d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a5f0_0, 0;
    %assign/vec4 v0x147a550_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x147a350;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1449200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x147a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147a5f0_0, 0;
    %assign/vec4 v0x147a550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x144e3f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147d330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147d650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x144e3f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x147d330_0;
    %inv;
    %store/vec4 v0x147d330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x144e3f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x147a730_0, v0x147d7b0_0, v0x147d150_0, v0x147d1f0_0, v0x147d290_0, v0x147d3d0_0, v0x147d510_0, v0x147d470_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x144e3f0;
T_7 ;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x144e3f0;
T_8 ;
    %wait E_0x1449200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147d5b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147d5b0_0, 4, 32;
    %load/vec4 v0x147d6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147d5b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147d5b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147d5b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x147d510_0;
    %load/vec4 v0x147d510_0;
    %load/vec4 v0x147d470_0;
    %xor;
    %load/vec4 v0x147d510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147d5b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x147d5b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147d5b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter0/response2/top_module.sv";
