module BancoReg(
	input iCLK, iRST, iRegWrite, 
	input [4:0] iRs1, iRs2, iWriteRegister,
	input [31:0]iWriteData,
	output [31:0] oDado1,
	output [31:0] oDado2
);

reg[31:0] BR[31:0];


reg[5:0] i;

initial 
	begin	
		for(i = 0; i <= 31; i = i + 1'b1)
			BR[i] = 32'b0;
	
	end
	

always @(posedge clk)
begin

end


endmodule 