arch                       	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                           	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	3.21                 	     	0.05           	6700        	3        	0.30          	-1          	-1          	31552      	-1      	50336      	65     	99    	1           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run002/k6_frac_N10_mem32K_40nm.xml/ch_intrinsics.v/common	36268      	99                	130                	363                	493                  	1                 	251                 	295                   	12          	12           	144              	clb                      	auto       	0.13     	649                  	0.54      	0.00             	1.83922       	-196.437            	-1.83922            	1.83922                                                      	0.000404898                      	0.000360541          	0.0545123                       	0.0487133           	52            	1352             	13                                    	5.66058e+06           	4.05111e+06          	419432.                          	2912.72                             	0.57                     	0.154132                                 	0.140978                     	1256                       	10                               	539                        	688                               	49047                      	15627                    	2.26669            	2.26669                                           	-234.162 	-2.26669 	0       	0       	551878.                     	3832.49                        	0.03                	0.0164765                           	0.015642                	0.00998    	0.2118            	0.07611         	0.7121         
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	common       	10.16                	     	0.05           	6492        	15       	0.40          	-1          	-1          	33584      	-1      	52176      	36     	162   	0           	5       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run002/k6_frac_N10_mem32K_40nm.xml/diffeq1.v/common      	56364      	162               	96                 	999                	932                  	1                 	693                 	299                   	16          	16           	256              	mult_36                  	auto       	0.36     	5309                 	1.17      	0.01             	19.796        	-1786.28            	-19.796             	19.796                                                       	0.00147734                       	0.00134517           	0.203381                        	0.184991            	48            	12372            	48                                    	1.21132e+07           	3.92018e+06          	756778.                          	2956.16                             	3.88                     	0.723767                                 	0.671618                     	10033                      	17                               	3073                       	5959                              	1987433                    	483546                   	22.4043            	22.4043                                           	-2076.56 	-22.4043 	0       	0       	968034.                     	3781.38                        	0.35                	0.0874516                           	0.0832604               	0.007892   	0.3517            	0.0166          	0.6317         
