{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724838515535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724838515535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 17:48:34 2024 " "Processing started: Wed Aug 28 17:48:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724838515535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838515535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838515535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724838516158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724838516158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/dds/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724838526581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../rtl/dds.v" "" { Text "D:/git-repository/fpga_training/dds/rtl/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724838526584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds/rtl/addr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds/rtl/addr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_ctrl " "Found entity 1: addr_ctrl" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724838526587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_1port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_1port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_1port_rom " "Found entity 1: ip_1port_rom" {  } { { "ip_1port_rom.v" "" { Text "D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724838526590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724838526651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:div_clk_inst " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:div_clk_inst\"" {  } { { "../rtl/dds.v" "div_clk_inst" { Text "D:/git-repository/fpga_training/dds/rtl/dds.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_ctrl addr_ctrl:addr_ctrl_inst " "Elaborating entity \"addr_ctrl\" for hierarchy \"addr_ctrl:addr_ctrl_inst\"" {  } { { "../rtl/dds.v" "addr_ctrl_inst" { Text "D:/git-repository/fpga_training/dds/rtl/dds.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526655 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_temp addr_ctrl.v(8) " "Verilog HDL Always Construct warning at addr_ctrl.v(8): inferring latch(es) for variable \"addr_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724838526656 "|dds|addr_ctrl:addr_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_1port_rom ip_1port_rom:ip_1port_rom_inst " "Elaborating entity \"ip_1port_rom\" for hierarchy \"ip_1port_rom:ip_1port_rom_inst\"" {  } { { "../rtl/dds.v" "ip_1port_rom_inst" { Text "D:/git-repository/fpga_training/dds/rtl/dds.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_1port_rom.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_1port_rom.v" "" { Text "D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds.mif " "Parameter \"init_file\" = \"dds.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724838526768 ""}  } { { "ip_1port_rom.v" "" { Text "D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724838526768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgb1 " "Found entity 1: altsyncram_dgb1" {  } { { "db/altsyncram_dgb1.tdf" "" { Text "D:/git-repository/fpga_training/dds/prj/db/altsyncram_dgb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724838526819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgb1 ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\|altsyncram_dgb1:auto_generated " "Elaborating entity \"altsyncram_dgb1\" for hierarchy \"ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\|altsyncram_dgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526819 ""}
{ "Error" "EMIO_MIO_MISSING_END" "dds.mif " "Missing syntax END in the Memory Initialization File \"dds.mif\"" {  } { { "D:/git-repository/fpga_training/dds/prj/dds.mif" "" { Text "D:/git-repository/fpga_training/dds/prj/dds.mif" 1 -1 0 } }  } 0 113025 "Missing syntax END in the Memory Initialization File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526823 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "dds.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File dds.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "ip_1port_rom.v" "" { Text "D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v" 82 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1724838526823 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\|altsyncram_dgb1:auto_generated " "Can't elaborate user hierarchy \"ip_1port_rom:ip_1port_rom_inst\|altsyncram:altsyncram_component\|altsyncram_dgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724838526826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724838526920 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 28 17:48:46 2024 " "Processing ended: Wed Aug 28 17:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724838526920 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724838526920 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724838526920 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838526920 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724838527542 ""}
