INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_free_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_free_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_malloc_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_malloc_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA_in_list.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_SPFA_in_list_ram
INFO: [VRFC 10-311] analyzing module HLS_SPFA_in_list
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA_p_heap0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_SPFA_p_heap0_0_ram
INFO: [VRFC 10-311] analyzing module HLS_SPFA_p_heap0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/e926/hdl/verilog/HLS_SPFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_SPFA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_HLS_SPFA_0_0/sim/design_1_HLS_SPFA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_HLS_SPFA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_addr_lahbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_addr_lahbi_ram
INFO: [VRFC 10-311] analyzing module HTA_theta_addr_lahbi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_addr_tribs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_addr_tribs_ram
INFO: [VRFC 10-311] analyzing module HTA_theta_addr_tribs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_buddy_tfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_buddy_tfYi_ram
INFO: [VRFC 10-311] analyzing module HTA_theta_buddy_tfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_buddy_tg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_buddy_tg8j_ram
INFO: [VRFC 10-311] analyzing module HTA_theta_buddy_tg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_group_tbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_group_tbkb_ram
INFO: [VRFC 10-311] analyzing module HTA_theta_group_tbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_group_tdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_group_tdEe_rom
INFO: [VRFC 10-311] analyzing module HTA_theta_group_tdEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_mark_majbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_mark_majbC_rom
INFO: [VRFC 10-311] analyzing module HTA_theta_mark_majbC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_mux_32_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_mux_32_kbM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta_shift_ceOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta_shift_ceOg_rom
INFO: [VRFC 10-311] analyzing module HTA_theta_shift_ceOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/log_2_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ipshared/2c2a/hdl/verilog/HTA_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA_theta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_HTA_theta_0_0/sim/design_1_HTA_theta_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_HTA_theta_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
WARNING: [VRFC 10-2845] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/sim/design_1.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ipshared/bce8/address_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.ip_user_files/bd/design_1/ip/design_1_address_display_0_0/sim/design_1_address_display_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_address_display_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
