
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3058579 on Mon Nov  9 16:10:39 MST 2020
  **** IP Build 3058553 on Mon Nov  9 20:58:29 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.969 ; gain = 10.023 ; free physical = 16925 ; free virtual = 164479
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44402
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.840 ; gain = 0.000 ; free physical = 16828 ; free virtual = 164382
Command: link_design -part xcu50-fsvh2104-2-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/ulp_axi_data_sc_0.dcp' for cell 'level0_i/ulp/axi_data_sc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_vadd_1_0/ulp_vadd_1_0.dcp' for cell 'level0_i/ulp/vadd_1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_cdc_0/ulp_dpa_cdc_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_cdc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_fifo'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_hub'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon0_0/ulp_dpa_mon0_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/ulp_dpa_mon1_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_reg_slice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0.dcp' for cell 'level0_i/ulp/interrupt_concat/workaround_cr1039626_orgate'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_0349_lut_buffer_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_0349_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice1_4'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect0_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/slice0_6'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_adder_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/adder_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_5/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_18/bd_22c0_clk_kernel2_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_adapt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_clk_kernel2_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_clk_kernel_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_adapt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_15/bd_22c0_clk_kernel_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_7/bd_22c0_clock_throttling_avg_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_avg'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/bd_22c0_fanout_aresetn_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_kernel_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_fanout_aresetn_kernel_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_pcie_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr0'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_fanout_aresetn_pcie_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/bd_22c0_frequency_counter_aclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_frequency_counter_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_frequency_counter_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_frequency_counter_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_10/bd_22c0_gapping_demand_toggle_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_toggle'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_9/bd_22c0_gapping_demand_update_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_update'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27/bd_22c0_or_shutdown_clocks_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/or_shutdown_clocks'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_26/bd_22c0_reduce_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/reduce_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_21/bd_22c0_shutdown_clocks_latch_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/shutdown_clocks_latch'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_0/bd_22c0_vip_ctrl_mgmt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/vip_ctrl_mgmt'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_4/bd_22c0_xbar_1.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/bd_9997_axi_jtag_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/bd_9997_bs_switch_1_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/bd_9997_bsip_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bsip'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4273.547 ; gain = 0.000 ; free physical = 14685 ; free virtual = 162240
INFO: [Netlist 29-17] Analyzing 5440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7b79_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7b79_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7b79_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7b79_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7b79_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7b79_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7b79_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7b79_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7b79_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7b79_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon1/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon1/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_7be5_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_7be5_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_7be5_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_7be5_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr0/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_7be5_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_7be5_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_7be5_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_7be5_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_7be5_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_7be5_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_7be5_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_7be5_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect1_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7b79_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7b79_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect0_6/inst/clk_map/psr0/U0'
Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:189]
Finished Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:12]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_67'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_68'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_69'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_70'. [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc:76]
Finished Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/tcl_hooks/impl.xdc]
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper.xdc]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
INFO: [Timing 38-2] Deriving generated clocks [impl.clocks.xdc:35]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6495.805 ; gain = 0.000 ; free physical = 13322 ; free virtual = 160877
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
Finished Parsing XDC File [/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/xsa/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6495.805 ; gain = 0.000 ; free physical = 13096 ; free virtual = 160652
Restored from archive | CPU: 10.650000 secs | Memory: 198.090462 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6495.805 ; gain = 0.000 ; free physical = 13094 ; free virtual = 160650
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, w.w_pipe, r.r_pipe, b.b_pipe, aw.aw_pipe, and ar.ar_pipe' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc:55]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, w.w_pipe, r.r_pipe, ar.ar_pipe, aw.aw_pipe, and b.b_pipe' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc:55]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice1_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_4_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice1_4/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice0_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_6_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice0_6/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect0_6' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_6' are in the pblock. Changing the pblock assignment to 'path_6'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:56]
INFO: [Vivado 12-3520] Assignment of 'interconnect1_4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_4' are in the pblock. Changing the pblock assignment to 'path_4'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:60]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_dynamic_SLR2'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:63]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_fifo/U0'
INFO: [Vivado 12-3520] Assignment of 'COMP_IPIC2AXI_S, COMP_IPIF, GND, and gaxif.COMP_AXI4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'U0' are in the pblock. Changing the pblock assignment to 'U0'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc:55]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_fifo/U0'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_hub/inst'
INFO: [Vivado 12-3520] Assignment of 'counter_overflow_i_8, counter_overflow_i_9, counter_overflow_reg, counter_reg[0], counter_reg[10], counter_reg[11], counter_reg[12], counter_reg[13], counter_reg[14], counter_reg[15], counter_reg[15]_i_1, counter_reg[16], counter_reg[17], counter_reg[18], counter_reg[19], counter_reg[1], counter_reg[20], counter_reg[21], counter_reg[22], counter_reg[23], counter_reg[23]_i_1, counter_reg[24], counter_reg[25], counter_reg[26], counter_reg[27], counter_reg[28], counter_reg[29], counter_reg[2], counter_reg[30], counter_reg[31], counter_reg[31]_i_1, counter_reg[32], counter_reg[33], counter_reg[34], counter_reg[35], counter_reg[36], counter_reg[37], counter_reg[38], counter_reg[39], counter_reg[39]_i_1, counter_reg[3], counter_reg[40], counter_reg[41], counter_reg[42], counter_reg[43], counter_reg[44], counter_reg[44]_i_1, counter_reg[4], counter_reg[5], counter_reg[6], counter_reg[7], counter_reg[7]_i_1, counter_reg[8], counter_reg[9], ctr_src_send_i_1, ctr_src_send_reg, genblk3[0].ss_i, genblk3[1].ss_i, genblk3[2].ss_i, genblk3[3].ss_i, merge_tree_i, sw_counter_overflow_reg, sw_counter_reg[0], sw_counter_reg[10], sw_counter_reg[11], sw_counter_reg[12], sw_counter_reg[13], sw_counter_reg[14], sw_counter_reg[15], sw_counter_reg[16], sw_counter_reg[17], sw_counter_reg[18], sw_counter_reg[19], sw_counter_reg[1], sw_counter_reg[20], sw_counter_reg[21], sw_counter_reg[22], sw_counter_reg[23], sw_counter_reg[24], sw_counter_reg[25], sw_counter_reg[26], sw_counter_reg[27], sw_counter_reg[28], sw_counter_reg[29], sw_counter_reg[2], sw_counter_reg[30], sw_counter_reg[31], sw_counter_reg[32], sw_counter_reg[33], sw_counter_reg[34], sw_counter_reg[35], sw_counter_reg[36], sw_counter_reg[37], sw_counter_reg[38], sw_counter_reg[39], sw_counter_reg[3], sw_counter_reg[40], sw_counter_reg[41], sw_counter_reg[42], sw_counter_reg[43], sw_counter_reg[44], sw_counter_reg[4], sw_counter_reg[5], sw_counter_reg[6], sw_counter_reg[7], sw_counter_reg[8], sw_counter_reg[9], sw_reset_reg, sw_trace_data_reg[0], sw_trace_data_reg[10], sw_trace_data_reg[11], sw_trace_data_reg[12], sw_trace_data_reg[13], sw_trace_data_reg[14], sw_trace_data_reg[15], sw_trace_data_reg[1], sw_trace_data_reg[2], sw_trace_data_reg[3], sw_trace_data_reg[4], sw_trace_data_reg[5], sw_trace_data_reg[6], sw_trace_data_reg[7], sw_trace_data_reg[8], sw_trace_data_reg[9], sw_trace_write_reg, sw_ts, xpm_cdc_handshake_inst, xpm_cdc_single_inst, GND_1, VCC, axi_lite_if_i, counter[7]_i_2, counter_overflow_i_1, counter_overflow_i_10, counter_overflow_i_4, counter_overflow_i_2, counter_overflow_i_3, counter_overflow_i_5, counter_overflow_i_6, counter_overflow_i_7, GND, and xpm_cdc_single_sw_rst_inst' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc:55]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_hub/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice/inst'
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc:10]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2/inst'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/tr_cdc_stop_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/tr_cdc_start_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_cu 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_1109_1932/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 11 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 117 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6495.805 ; gain = 0.000 ; free physical = 13013 ; free virtual = 160570
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1783 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 77 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 865 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 55 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 150 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 72 instances

WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR1 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR0 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
130 Infos, 410 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:05:08 ; elapsed = 00:05:09 . Memory (MB): peak = 6495.805 ; gain = 3942.965 ; free physical = 13013 ; free virtual = 160570
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/output/_user_impl_clk.xdc]
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 30241
   registers : 48861
   brams     : 30.5
   dsps      : 0
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
report_accelerator_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6495.812 ; gain = 0.000 ; free physical = 13006 ; free virtual = 160564
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6495.812 ; gain = 0.000 ; free physical = 12986 ; free virtual = 160545
INFO: System Diagram: Run step: synthed

 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 11 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 57 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 38 seconds
#  +----------------------------------------------------------------------------------------------------------+
#  | Design Summary                                                                                           |
#  | design_1                                                                                                 |
#  | xcu50-fsvh2104-2-e                                                                                       |
#  | Cell: level0_i/ulp/vadd_1/inst                                                                           |
#  | Pblock: pblock_level0_ulp                                                                                |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | Criteria                                                  | Guideline | Actual | Used | Avail   | Status |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | LUT                                                       | 70%       | 0.41%  | 3052 | 743056  | OK     |
#  | FD                                                        | 50%       | 0.25%  | 3708 | 1486112 | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.20%  | 681  | 340816  | OK     |
#  | CARRY8                                                    | 25%       | 0.17%  | 154  | 92882   | OK     |
#  | MUXF7                                                     | 15%       | 0.06%  | 224  | 371528  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | 0    | 5340    | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.35%  | 4    | 1128    | OK     |
#  | URAM                                                      | 80%       | 0.00%  | 0    | 608     | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.35%  | 4    | 1128    | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | 0    | -       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | 0    | -       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | 0    | -       | OK     |
#  | Control Sets                                              | 13932     | 99     | 99   | -       | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | 0    | -       | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | 0    | -       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | 0    | -       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | 0    | -       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | 0    | -       | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | 0    | -       | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
 -I- Generated file /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/vadd.postsynth.failfast.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 107 seconds
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'.
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 7653.254 ; gain = 13.949 ; free physical = 11588 ; free virtual = 159146

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ce319222

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7653.254 ; gain = 0.000 ; free physical = 11585 ; free virtual = 159143

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 187 inverter(s) to 2206 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d88d2006

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11872 ; free virtual = 159431
INFO: [Opt 31-389] Phase Retarget created 194 cells and removed 478 cells
INFO: [Opt 31-1021] In phase Retarget, 8577 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 67 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac624a03

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11872 ; free virtual = 159431
INFO: [Opt 31-389] Phase Constant propagation created 419 cells and removed 1158 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1564 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10e84afad

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11625 ; free virtual = 159183
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3108 cells
INFO: [Opt 31-1021] In phase Sweep, 1210728 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 10e84afad

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11853 ; free virtual = 159412
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10e84afad

Time (s): cpu = 00:01:28 ; elapsed = 00:01:18 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11853 ; free virtual = 159411
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 115e892f0

Time (s): cpu = 00:01:35 ; elapsed = 00:01:26 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11849 ; free virtual = 159408
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1417 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             194  |             478  |                                           8577  |
|  Constant propagation         |             419  |            1158  |                                           1564  |
|  Sweep                        |               0  |            3108  |                                        1210728  |
|  BUFG optimization            |               0  |               0  |                                             65  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                           1417  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 7804.234 ; gain = 0.000 ; free physical = 11854 ; free virtual = 159413
Ending Logic Optimization Task | Checksum: 17474d336

Time (s): cpu = 00:01:39 ; elapsed = 00:01:30 . Memory (MB): peak = 7804.234 ; gain = 108.004 ; free physical = 11854 ; free virtual = 159413

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 204 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 17474d336

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8124.234 ; gain = 320.000 ; free physical = 11848 ; free virtual = 159407

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17474d336

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8124.234 ; gain = 0.000 ; free physical = 11849 ; free virtual = 159408

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8124.234 ; gain = 0.000 ; free physical = 11849 ; free virtual = 159408
Ending Netlist Obfuscation Task | Checksum: 17474d336

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8124.234 ; gain = 0.000 ; free physical = 11849 ; free virtual = 159408
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 418 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:11 . Memory (MB): peak = 8124.234 ; gain = 484.930 ; free physical = 11850 ; free virtual = 159408
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_opt_post.tcl
 -I- design metrics completed in 3 seconds
 -I- Generated file /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.DONT_TOUCH.rpt
 -I- DONT_TOUCH metric completed in 29 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 11 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 29 seconds
 -I- average fanout metrics completed in 6 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 41 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu50-fsvh2104-2-e                                                                      |
#  | Cell: level0_i/ulp                                                                      |
#  | Pblock: pblock_level0_ulp                                                               |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.92%  | OK     |
#  | FD                                                        | 50%       | 3.11%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.97%  | OK     |
#  | CARRY8                                                    | 25%       | 0.51%  | OK     |
#  | MUXF7                                                     | 15%       | 0.24%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.95%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.95%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 8      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 235    | REVIEW |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 13932     | 1444   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.failfast.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 124 seconds
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:au50:1.0 design_power_budget default value of 60.0 : set_operating_conditions -design_power_budget 63 
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 8541.262 ; gain = 0.000 ; free physical = 10652 ; free virtual = 158580
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 8541.262 ; gain = 0.000 ; free physical = 10973 ; free virtual = 158663
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8640.680 ; gain = 0.000 ; free physical = 10706 ; free virtual = 158396
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3c820cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8640.680 ; gain = 0.000 ; free physical = 10705 ; free virtual = 158394
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8640.680 ; gain = 0.000 ; free physical = 10702 ; free virtual = 158392

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102716c83

Time (s): cpu = 00:02:42 ; elapsed = 00:02:28 . Memory (MB): peak = 8849.898 ; gain = 209.219 ; free physical = 10640 ; free virtual = 158330

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_1be0_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_1be0_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 13a368c00

Time (s): cpu = 00:05:21 ; elapsed = 00:03:35 . Memory (MB): peak = 9418.227 ; gain = 777.547 ; free physical = 10137 ; free virtual = 157827

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a368c00

Time (s): cpu = 00:05:27 ; elapsed = 00:03:41 . Memory (MB): peak = 9418.227 ; gain = 777.547 ; free physical = 10138 ; free virtual = 157829
Phase 1 Placer Initialization | Checksum: 13a368c00

Time (s): cpu = 00:05:31 ; elapsed = 00:03:45 . Memory (MB): peak = 9418.227 ; gain = 777.547 ; free physical = 10113 ; free virtual = 157803

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1882] Failed to find partition obeying USER_SLR_ASSIGNMENT constraint for group  for Cell level0_i/ulp/vadd_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 169d90fd6

Time (s): cpu = 00:06:56 ; elapsed = 00:04:24 . Memory (MB): peak = 9498.262 ; gain = 857.582 ; free physical = 9951 ; free virtual = 157653

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18dbb954d

Time (s): cpu = 00:08:51 ; elapsed = 00:06:37 . Memory (MB): peak = 9527.133 ; gain = 886.453 ; free physical = 9892 ; free virtual = 157606

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18dbb954d

Time (s): cpu = 00:08:55 ; elapsed = 00:06:40 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9826 ; free virtual = 157540

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 219d48541

Time (s): cpu = 00:09:47 ; elapsed = 00:06:52 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9808 ; free virtual = 157522

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 219d48541

Time (s): cpu = 00:09:48 ; elapsed = 00:06:53 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9808 ; free virtual = 157522
Phase 2.1.1 Partition Driven Placement | Checksum: 219d48541

Time (s): cpu = 00:09:49 ; elapsed = 00:06:54 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9865 ; free virtual = 157579
Phase 2.1 Floorplanning | Checksum: 219d48541

Time (s): cpu = 00:09:50 ; elapsed = 00:06:55 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9865 ; free virtual = 157579

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17a8e93c0

Time (s): cpu = 00:09:54 ; elapsed = 00:06:57 . Memory (MB): peak = 9648.191 ; gain = 1007.512 ; free physical = 9873 ; free virtual = 157587

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0    38    66    75     0     0    36   920   617  1098  1295  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     0     1    26   119    48    15     6   836   700  1084  1310  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     0     0    18   113    50    23    11   887   650  1086  1307  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     0     0    19   105    52    23    16   837   698  1075  1320  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     0     0     6   109    63    20    17   889   649  1078  1314  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     0     1   101    67    30    15   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     0    15    90    67    28    14   891   648  1080  1311  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     3    15    84    71    27    14   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     3    34    67    69    27    14   891   648  1080  1311  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     7    32    66    57    35    17   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    31    66    56    31    21   891   648  1080  1311  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    33    64    56    31    21   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    35    62    56    31    21   891   648  1080  1311  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    39    59    55    31    21   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    40    58    52    34    21   891   648  1080  1311  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    39    59    53    31    23   843   691  1072  1324  Total:  4145
SLR(matching) [0-1]       0     0     0     0     0     1     9    38    60    53    31    23   891   648  1080  1311  Total:  4145

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1536 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 579 nets or cells. Created 2 new cells, deleted 577 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 32 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 98 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 89 new cells, deleted 90 existing cells and moved 98 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9782 ; free virtual = 157497
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/vadd_1/inst/ap_rst_n_inv. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_data_sc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9782 ; free virtual = 157496
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9789 ; free virtual = 157503

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            577  |                   579  |           0  |           1  |  00:00:02  |
|  Equivalent Driver Rewiring                       |           89  |             90  |                    22  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |           20  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         181  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          111  |            667  |                   603  |         185  |           9  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14625eafb

Time (s): cpu = 00:18:13 ; elapsed = 00:11:44 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9775 ; free virtual = 157490
SLR(matching) [0-1]       0     0     0     0     0     4    27    52    40    48    43     1   920   617  1098  1295  Total:  4145
Phase 2.3 Global Placement Core | Checksum: 196684e82

Time (s): cpu = 00:19:17 ; elapsed = 00:12:32 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9638 ; free virtual = 157353
Phase 2 Global Placement | Checksum: 196684e82

Time (s): cpu = 00:19:18 ; elapsed = 00:12:33 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9777 ; free virtual = 157492

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c350deee

Time (s): cpu = 00:19:30 ; elapsed = 00:12:39 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9778 ; free virtual = 157493

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     4    27    47    44    50    39     4   920   617  1098  1295  Total:  4145
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1862bc227

Time (s): cpu = 00:19:57 ; elapsed = 00:12:55 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9848 ; free virtual = 157563

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e9637f64

Time (s): cpu = 00:20:03 ; elapsed = 00:12:59 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9868 ; free virtual = 157583

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e9637f64

Time (s): cpu = 00:20:11 ; elapsed = 00:13:08 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9870 ; free virtual = 157584

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1223727bc

Time (s): cpu = 00:20:13 ; elapsed = 00:13:10 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9866 ; free virtual = 157581

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18f8b800d

Time (s): cpu = 00:21:09 ; elapsed = 00:13:21 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9878 ; free virtual = 157593

Phase 3.7 Small Shape DP

Phase 3.7.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0     0     4    27    46    45    48    44     1   888   649  1058  1335  Total:  4145
Phase 3.7.1 splitSLRCrossingNets | Checksum: 1d7f6af82

Time (s): cpu = 00:21:18 ; elapsed = 00:13:29 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9869 ; free virtual = 157584

Phase 3.7.2 Place Remaining
Phase 3.7.2 Place Remaining | Checksum: 167492669

Time (s): cpu = 00:22:19 ; elapsed = 00:14:05 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9724 ; free virtual = 157439
Phase 3.7 Small Shape DP | Checksum: 167492669

Time (s): cpu = 00:22:23 ; elapsed = 00:14:09 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9731 ; free virtual = 157446

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b507c17b

Time (s): cpu = 00:22:27 ; elapsed = 00:14:14 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9751 ; free virtual = 157466

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19e6fde19

Time (s): cpu = 00:24:10 ; elapsed = 00:14:33 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9715 ; free virtual = 157431
Phase 3 Detail Placement | Checksum: 19e6fde19

Time (s): cpu = 00:24:12 ; elapsed = 00:14:35 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9717 ; free virtual = 157433

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207b243b2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.013 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b60f1bfb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9766 ; free virtual = 157483
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2361f67d2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9759 ; free virtual = 157476
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dba391db

Time (s): cpu = 00:27:15 ; elapsed = 00:15:44 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9777 ; free virtual = 157494

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1dba391db

Time (s): cpu = 00:27:17 ; elapsed = 00:15:46 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9777 ; free virtual = 157494
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.013. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.013. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 24b8fdbe0

Time (s): cpu = 00:27:30 ; elapsed = 00:15:58 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9789 ; free virtual = 157505

Time (s): cpu = 00:27:30 ; elapsed = 00:15:58 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9793 ; free virtual = 157509
Phase 4.1 Post Commit Optimization | Checksum: 24b8fdbe0

Time (s): cpu = 00:27:32 ; elapsed = 00:16:00 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9793 ; free virtual = 157509
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9775 ; free virtual = 157492

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b3b454fb

Time (s): cpu = 00:28:18 ; elapsed = 00:16:31 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9831 ; free virtual = 157548

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                2x2|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b3b454fb

Time (s): cpu = 00:28:23 ; elapsed = 00:16:36 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9834 ; free virtual = 157550
Phase 4.3 Placer Reporting | Checksum: 2b3b454fb

Time (s): cpu = 00:28:28 ; elapsed = 00:16:41 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9838 ; free virtual = 157555

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9838 ; free virtual = 157555

Time (s): cpu = 00:28:28 ; elapsed = 00:16:41 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9838 ; free virtual = 157555
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fd622e32

Time (s): cpu = 00:28:33 ; elapsed = 00:16:46 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9838 ; free virtual = 157555
Ending Placer Task | Checksum: 154048fa1

Time (s): cpu = 00:28:34 ; elapsed = 00:16:47 . Memory (MB): peak = 10508.727 ; gain = 1868.047 ; free physical = 9890 ; free virtual = 157607
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 437 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:30:05 ; elapsed = 00:17:28 . Memory (MB): peak = 10508.727 ; gain = 1967.465 ; free physical = 10583 ; free virtual = 158299
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10599 ; free virtual = 158316
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10587 ; free virtual = 158304
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10588 ; free virtual = 158305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10046 ; free virtual = 158217
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10427 ; free virtual = 158282
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
214 Infos, 437 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:10 ; elapsed = 00:00:32 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10400 ; free virtual = 158255
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9820 ; free virtual = 158128
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 10204 ; free virtual = 158196
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c7e2b845 ConstDB: 0 ShapeSum: 23fd5e41 RouteDB: 6824791b

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9847 ; free virtual = 157840
Phase 1 Build RT Design | Checksum: 141654aad

Time (s): cpu = 00:02:52 ; elapsed = 00:00:57 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9807 ; free virtual = 157800
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Post Restoration Checksum: NetGraph: aad68af6 NumContArr: c43cae6d Constraints: f01a37cd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9241 ; free virtual = 157233
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Phase 2.1 Fix Topology Constraints | Checksum: 1d4d23204

Time (s): cpu = 00:04:32 ; elapsed = 00:02:50 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9518 ; free virtual = 157511

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d4d23204

Time (s): cpu = 00:04:34 ; elapsed = 00:02:53 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9519 ; free virtual = 157512

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 15f5d4200

Time (s): cpu = 00:04:55 ; elapsed = 00:03:06 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9507 ; free virtual = 157500

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ba6b898c

Time (s): cpu = 00:06:27 ; elapsed = 00:03:41 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9384 ; free virtual = 157377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.162 | THS=-157.840|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 9e80c12b

Time (s): cpu = 00:09:04 ; elapsed = 00:04:27 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9331 ; free virtual = 157324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: d83aafca

Time (s): cpu = 00:09:16 ; elapsed = 00:04:34 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9312 ; free virtual = 157305
Phase 2 Router Initialization | Checksum: 1494d74ac

Time (s): cpu = 00:09:18 ; elapsed = 00:04:37 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9312 ; free virtual = 157305

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000182697 %
  Global Horizontal Routing Utilization  = 0.000360039 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 62757
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56370
  Number of Partially Routed Nets     = 6387
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1494d74ac

Time (s): cpu = 00:09:29 ; elapsed = 00:04:42 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9311 ; free virtual = 157304
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 227ed70e3

Time (s): cpu = 00:10:19 ; elapsed = 00:05:03 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9230 ; free virtual = 157224
CRITICAL WARNING: [Route 35-586] BUFG route-thru used for routing clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out. This indicates a missing BUFG on the net and should be fixed in the pre-route netlist to avoid possible clock routing contention later in the the flow.
Resolution: Run report_route_status -of_objects [ get_nets <net_name> ] on the post-route clock net and search the output for "RouteThru" to identify the BUFG route-thru site to identify the net that requires a BUFG
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX10DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[25]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX09DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[13]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8458
 Number of Nodes with overlaps = 470
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.018 | THS=-0.543 |

Phase 4.1 Global Iteration 0 | Checksum: 18391718d

Time (s): cpu = 00:15:07 ; elapsed = 00:07:37 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9146 ; free virtual = 157139

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6cbe177

Time (s): cpu = 00:16:04 ; elapsed = 00:08:08 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9071 ; free virtual = 157064

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 206511501

Time (s): cpu = 00:16:48 ; elapsed = 00:08:34 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9168 ; free virtual = 157161
Phase 4 Rip-up And Reroute | Checksum: 206511501

Time (s): cpu = 00:16:50 ; elapsed = 00:08:37 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9168 ; free virtual = 157161

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 217d404d5

Time (s): cpu = 00:18:02 ; elapsed = 00:09:00 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9156 ; free virtual = 157150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2cbf7bb6f

Time (s): cpu = 00:18:10 ; elapsed = 00:09:04 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9164 ; free virtual = 157158

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2cbf7bb6f

Time (s): cpu = 00:18:12 ; elapsed = 00:09:07 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9165 ; free virtual = 157158
Phase 5 Delay and Skew Optimization | Checksum: 2cbf7bb6f

Time (s): cpu = 00:18:15 ; elapsed = 00:09:09 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9165 ; free virtual = 157158

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27b639d22

Time (s): cpu = 00:19:06 ; elapsed = 00:09:28 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9165 ; free virtual = 157158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b54c0f32

Time (s): cpu = 00:19:14 ; elapsed = 00:09:32 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9164 ; free virtual = 157158
Phase 6 Post Hold Fix | Checksum: 2b54c0f32

Time (s): cpu = 00:19:17 ; elapsed = 00:09:34 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9164 ; free virtual = 157158

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2ab965bf7

Time (s): cpu = 00:20:35 ; elapsed = 00:09:59 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9121 ; free virtual = 157114

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62725 %
  Global Horizontal Routing Utilization  = 1.73446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 284489aca

Time (s): cpu = 00:20:44 ; elapsed = 00:10:04 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9119 ; free virtual = 157112

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 284489aca

Time (s): cpu = 00:20:47 ; elapsed = 00:10:06 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9121 ; free virtual = 157114

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 284489aca

Time (s): cpu = 00:21:11 ; elapsed = 00:10:24 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9119 ; free virtual = 157112

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 284489aca

Time (s): cpu = 00:21:16 ; elapsed = 00:10:28 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9143 ; free virtual = 157137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:28 ; elapsed = 00:12:25 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9599 ; free virtual = 157592

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 438 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:13 ; elapsed = 00:13:08 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9599 ; free virtual = 157592
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9603 ; free virtual = 157597
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9601 ; free virtual = 157595
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9602 ; free virtual = 157596
Command: report_power
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3058579 Mon Nov  9 16:10:39 MST 2020
| Date             : Wed Nov 18 17:49:22 2020
| Host             : xsjrdevl110 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu50-fsvh2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 18.155       |
|   FPGA Power (W)         | 14.799       |
|   HBM Power (W)          | 3.356        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 44.845 (MET) |
| Dynamic (W)              | 13.121       |
| Device Static (W)        | 5.034        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 86.4         |
| Junction Temperature (C) | 68.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.211 |       55 |       --- |             --- |
| CLB Logic                |     0.950 |   314510 |       --- |             --- |
|   LUT as Logic           |     0.410 |   104105 |    870016 |           11.97 |
|   LUT as Distributed RAM |     0.403 |     8797 |    402016 |            2.19 |
|   LUT as Shift Register  |     0.072 |     4994 |    402016 |            1.24 |
|   Register               |     0.059 |   152657 |   1740032 |            8.77 |
|   CARRY8                 |     0.006 |     1472 |    108752 |            1.35 |
|   Others                 |    <0.001 |     6887 |       --- |             --- |
|   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
|   F7/F8 Muxes            |     0.000 |     2205 |    870016 |            0.25 |
| Signals                  |     1.049 |   238787 |       --- |             --- |
| Block RAM                |     0.856 |      198 |      1344 |           14.73 |
| HBM                      |     5.587 |        1 |         2 |           50.00 |
| MMCM                     |    <0.001 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |      5940 |            0.07 |
| I/O                      |     0.006 |       10 |       416 |            2.40 |
| GTY                      |     2.863 |       16 |        20 |           80.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     5.034 |          |           |                 |
|   HBM Static             |     0.404 |          |           |                 |
|   Device Static          |     4.631 |          |           |                 |
| Total                    |    18.150 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Vccint     |       0.850 |     9.840 |       6.228 |      3.612 |       NA    |      42.000 | 32.160 (MET) |
| Vccint_io  |       0.850 |     2.673 |       2.125 |      0.548 |       NA    |       7.380 | 4.707 (MET)  |
| Vccbram    |       0.850 |     0.192 |       0.094 |      0.098 |       NA    |       1.620 | 1.428 (MET)  |
| Vccaux     |       1.800 |     0.568 |       0.083 |      0.485 |       NA    |       1.190 | 0.622 (MET)  |
| Vccaux_io  |       1.800 |     0.027 |       0.003 |      0.024 |       NA    |       0.056 | 0.029 (MET)  |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.014 | 0.014 (MET)  |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    |       0.020 | 0.004 (MET)  |
| VCC_IO_HBM |       1.200 |     1.518 |       1.387 |      0.131 |       NA    |       3.840 | 2.322 (MET)  |
| VCC_HBM    |       1.200 |     1.639 |       1.484 |      0.155 |       NA    |       4.160 | 2.521 (MET)  |
| VCCAUX_HBM |       2.500 |     0.053 |       0.029 |      0.024 |       NA    |       0.200 | 0.147 (MET)  |
| MGTYAVcc   |       0.900 |     0.383 |       0.332 |      0.051 |       NA    |       1.400 | 1.017 (MET)  |
| MGTYAVtt   |       1.200 |     1.517 |       1.502 |      0.015 |       NA    |       3.600 | 2.083 (MET)  |
| MGTYVccaux |       1.800 |     0.095 |       0.093 |      0.001 |       NA    |       0.144 | 0.049 (MET)  |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                             |             3.3 |
| clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            10.0 |
| clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            20.0 |
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |             4.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                           |             2.2 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                      | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                     |            50.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               |           100.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                     |           160.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |          1000.0 |
| level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                         |           160.0 |
| level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                        |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |             8.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| level0_wrapper          |    13.116 |
|   level0_i              |    13.115 |
|     blp                 |     6.128 |
|       blp_i             |     6.128 |
|     ii_level0_pipe      |     0.042 |
|       inst              |     0.042 |
|     ulp                 |     6.945 |
|       SLR0              |     0.008 |
|       System_DPA        |     0.171 |
|       axi_data_sc       |     0.562 |
|       hmss_0            |     5.989 |
|       ulp_ucs           |     0.124 |
|       user_debug_bridge |     0.001 |
|       vadd_1            |     0.086 |
+-------------------------+-----------+


234 Infos, 441 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:53 ; elapsed = 00:00:50 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9392 ; free virtual = 157386
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 8767 ; free virtual = 157237
INFO: [Common 17-1381] The checkpoint '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:55 ; elapsed = 00:01:17 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9182 ; free virtual = 157319
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx -warn_on_violation 
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9061 ; free virtual = 157224
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clk_kernel2_in':
   clock pin path     : level0_i/ulp/clk_kernel2_in
   original frequency : 500.0 MHz
kernel clock 'clk_kernel_in':
   clock pin path     : level0_i/ulp/clk_kernel_in
   original frequency : 300.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_kernel2_unbuffered' for pin 'level0_i/ulp/clk_kernel2_in'
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_kernel_unbuffered' for pin 'level0_i/ulp/clk_kernel_in'
Auto-frequency scaling completed
kernel clock 'clk_kernel2_in':
   original frequency : 500.0 MHz
   scaled frequency   : 794.2 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 10508.727 ; gain = 0.000 ; free physical = 9069 ; free virtual = 157220
kernel clock 'clk_kernel_in':
   original frequency : 300.0 MHz
   scaled frequency   : 311.0 MHz
WARNING: The auto scaled frequency '311.0 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '300.0' MHz.
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 503.7 MHz
WARNING: The auto scaled frequency '503.7 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_plp:16.18%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_plp overlaps with pblock_blp:11.73%, pblock_level0_blp:99.86%.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 169 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Gate_Div_d1, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 88 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_level0_ulp" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_level0_ulp"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 252231776 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 472 Warnings, 19 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:20:52 ; elapsed = 00:07:14 . Memory (MB): peak = 12963.113 ; gain = 2454.387 ; free physical = 8946 ; free virtual = 157129
source /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM3/temp_dir/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 17:58:20 2020...
