<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: opt_clean.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/da8/opt__clean_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">opt_clean.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d3/da8/opt__clean_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d80/register_8h.html">kernel/register.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d98/sigtools_8h.html">kernel/sigtools.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d7f/log_8h.html">kernel/log.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d51/celltypes_8h.html">kernel/celltypes.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">   33</a></span>&#160;<a class="code" href="../../d0/d4d/structCellTypes.html">CellTypes</a> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>, <a class="code" href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a>, <a class="code" href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">   34</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a>, <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">   36</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <span class="keywordtype">bool</span> verbose)</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> sigmap(module);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    std::set&lt;RTLIL::Cell*, RTLIL::sort_by_name_id&lt;RTLIL::Cell&gt;&gt; queue, unused;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="../../d2/de4/structSigSet.html">SigSet&lt;RTLIL::Cell*&gt;</a> wire2driver;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>()) {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">if</span> (!ct.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">insert</a>(sigmap(it2.second), cell);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$assert&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652">has_keep_attr</a>())</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            queue.insert(cell);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        unused.insert(cell);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> || wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            std::set&lt;RTLIL::Cell*&gt; cell_list;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(sigmap(wire), cell_list);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : cell_list)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                queue.insert(cell);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">while</span> (!queue.empty())</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        std::set&lt;RTLIL::Cell*, RTLIL::sort_by_name_id&lt;RTLIL::Cell&gt;&gt; new_queue;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : queue)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            unused.erase(cell);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : queue) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : cell-&gt;connections()) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <span class="keywordflow">if</span> (!ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;type, it.first)) {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                    std::set&lt;RTLIL::Cell*&gt; cell_list;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                    wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(sigmap(it.second), cell_list);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> c : cell_list) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        <span class="keywordflow">if</span> (unused.count(c))</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                            new_queue.insert(c);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                    }</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        queue.swap(new_queue);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : unused) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removing unused `%s&#39; cell `%s&#39;.\n&quot;</span>, cell-&gt;type.c_str(), cell-&gt;name.c_str());</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c">scratchpad_set_bool</a>(<span class="stringliteral">&quot;opt.did_something&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a>++;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">   92</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a>(<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">int</span> count = w-&gt;attributes.size();</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\src&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> count;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">  100</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a>(<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;s1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;s2, <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;regs, <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;conns, std::set&lt;RTLIL::Wire*&gt; &amp;direct_wires)</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w1 = s1.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w2 = s2.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> (w1 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || w2 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> w2 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span> &amp;&amp; w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span>) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span> (regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s1) != regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2))</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <span class="keywordflow">return</span> regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">if</span> (direct_wires.count(w1) != direct_wires.count(w2))</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">return</span> direct_wires.count(w2) != 0;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">if</span> (conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s1) != conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2))</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keywordflow">return</span> conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0])</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">int</span> attrs1 = <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a>(w1);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">int</span> attrs2 = <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a>(w2);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (attrs1 != attrs2)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> attrs2 &gt; attrs1;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> &lt; w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">  135</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a>(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <span class="keywordtype">id</span>)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">const</span> std::string &amp;id_str = <span class="keywordtype">id</span>.str();</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (id_str[0] == <span class="charliteral">&#39;$&#39;</span>)</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span> (id_str.substr(0, 2) == <span class="stringliteral">&quot;\\_&quot;</span> &amp;&amp; (id_str[id_str.size()-1] == <span class="charliteral">&#39;_&#39;</span> || id_str.find(<span class="stringliteral">&quot;_[&quot;</span>) != std::string::npos))</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">if</span> (id_str.find(<span class="stringliteral">&quot;.$&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">  147</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <span class="keywordtype">bool</span> purge_mode, <span class="keywordtype">bool</span> verbose)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> register_signals;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> connected_signals;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (!purge_mode)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">if</span> (ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>))</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    <span class="keywordflow">if</span> (ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        register_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                connected_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(module);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    std::set&lt;RTLIL::SigSpec&gt; direct_sigs;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    std::set&lt;RTLIL::Wire*&gt; direct_wires;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">if</span> (ct_all.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>))</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <span class="keywordflow">if</span> (ct_all.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                    direct_sigs.insert(assign_map(it2.second));</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordflow">if</span> (direct_sigs.count(assign_map(it.second)) || it.second-&gt;port_input)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            direct_wires.insert(it.second);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>; i++) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> s1 = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(wire, i), s2 = <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(s1);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a>(s1, s2, register_signals, connected_signals, direct_wires))</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(s1);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>.clear();</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> used_signals;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> used_signals_nodrivers;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>) {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(it2.second);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">if</span> (!ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        }</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &gt; 0) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    std::vector&lt;RTLIL::Wire*&gt; maybe_del_wires;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>())</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    {</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">if</span> ((!purge_mode &amp;&amp; <a class="code" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a>(wire-&gt;name)) || wire-&gt;port_id != 0 || wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> s1 = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire), s2 = s1;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(s2);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2) &amp;&amp; wire-&gt;port_id == 0 &amp;&amp; !wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                maybe_del_wires.push_back(wire);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s1) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s2));</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> new_conn;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s1); i++)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                    <span class="keywordflow">if</span> (s1[i] != s2[i]) {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                        new_conn.first.append_bit(s1[i]);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                        new_conn.second.append_bit(s2[i]);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    }</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="keywordflow">if</span> (new_conn.first.size() &gt; 0) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(new_conn.first);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(new_conn.second);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(new_conn);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire)))</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                maybe_del_wires.push_back(wire);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire));</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">if</span> (!used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(sig)) {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            std::string unused_bits;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++) {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keywordflow">if</span> (sig[i].wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <span class="keywordflow">if</span> (!used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f">check</a>(sig[i])) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    <span class="keywordflow">if</span> (!unused_bits.empty())</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                        unused_bits += <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    unused_bits += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%d&quot;</span>, i);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            }</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <span class="keywordflow">if</span> (unused_bits.empty() || wire-&gt;port_id != 0)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                wire-&gt;attributes[<span class="stringliteral">&quot;\\unused_bits&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(unused_bits);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        }</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    }</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    std::set&lt;RTLIL::Wire*&gt; del_wires;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">int</span> del_wires_count = 0;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : maybe_del_wires)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire))) {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a>(wire-&gt;name) &amp;&amp; verbose) {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removing unused non-port wire %s.\n&quot;</span>, wire-&gt;name.c_str());</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                del_wires_count++;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            del_wires.insert(wire);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(del_wires);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a> += del_wires.size();;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">if</span> (del_wires_count &gt; 0)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removed %d unused temporary wires.\n&quot;</span>, del_wires_count);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">  284</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">rmunused_module</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <span class="keywordtype">bool</span> purge_mode, <span class="keywordtype">bool</span> verbose)</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Finding unused cells or wires in module %s..\n&quot;</span>, module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; delcells;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type.in(<span class="stringliteral">&quot;$pos&quot;</span>, <span class="stringliteral">&quot;$_BUF_&quot;</span>)) {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <span class="keywordtype">bool</span> is_signed = cell-&gt;type == <span class="stringliteral">&quot;$pos&quot;</span> &amp;&amp; cell-&gt;getParam(<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>).as_bool();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> a = cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> y = cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4">extend_u0</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(y), is_signed);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(y, a);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            delcells.push_back(cell);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        }</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : delcells)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a>(module, verbose);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a>(module, purge_mode, verbose);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;}</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="../../d2/d99/structOptCleanPass.html">  306</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="../../d2/d99/structOptCleanPass.html#a872473e759bad38d3db7723a3bd9e320">  307</a></span>&#160;    <a class="code" href="../../d2/d99/structOptCleanPass.html#a872473e759bad38d3db7723a3bd9e320">OptCleanPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;opt_clean&quot;</span>, <span class="stringliteral">&quot;remove unused cells and wires&quot;</span>) { }</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="../../d2/d99/structOptCleanPass.html#a9bdf4382012dafcefd9dc9ba4bacc986">  308</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d2/d99/structOptCleanPass.html#a9bdf4382012dafcefd9dc9ba4bacc986">help</a>()</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    {</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    opt_clean [options] [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass identifies wires and cells that are unused and removes them. Other\n&quot;</span>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;passes often remove cells but leave the wires in the design or reconnect the\n&quot;</span>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;wires but leave the old cells in the design. This pass can be used to clean up\n&quot;</span>);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;after the passes that do the actual work.\n&quot;</span>);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass only operates on completely selected modules without processes.\n&quot;</span>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -purge\n&quot;</span>);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        also remove internal nets if they have a public name\n&quot;</span>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    }</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c">  325</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    {</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keywordtype">bool</span> purge_mode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing OPT_CLEAN pass (remove unused cells and wires).\n&quot;</span>);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a52979f67ce9e09be0bb2e51beedcb694">log_push</a>();</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordtype">size_t</span> argidx;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">for</span> (argidx = 1; argidx &lt; args.size(); argidx++) {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <span class="keywordflow">if</span> (args[argidx] == <span class="stringliteral">&quot;-purge&quot;</span>) {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                purge_mode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        }</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, argidx, design);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">setup_stdcells</a>();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;mod_it : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>) {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(mod_it.first)) {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(mod_it.second))</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Skipping module %s as it is only partially selected.\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">id2cstr</a>(mod_it.second-&gt;name));</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            }</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <span class="keywordflow">if</span> (mod_it.second-&gt;processes.size() &gt; 0) {</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Skipping module %s as it contains processes.\n&quot;</span>, mod_it.second-&gt;name.c_str());</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                <a class="code" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">rmunused_module</a>(mod_it.second, purge_mode, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            }</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        }</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">clear</a>();</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">clear</a>();</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a91983d7f2e027ed64d43b485ee937453">log_pop</a>();</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    }</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;} <a class="code" href="../../d3/da8/opt__clean_8cc.html#a5528bf760406534cd8d7450ad1c0ca3d">OptCleanPass</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="../../d2/dec/structCleanPass.html">  369</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d2/dec/structCleanPass.html">CleanPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="../../d2/dec/structCleanPass.html#aacf7a34cc0615bb8f860b58ed6d4d2d7">  370</a></span>&#160;    <a class="code" href="../../d2/dec/structCleanPass.html#aacf7a34cc0615bb8f860b58ed6d4d2d7">CleanPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;clean&quot;</span>, <span class="stringliteral">&quot;remove unused cells and wires&quot;</span>) { }</div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="../../d2/dec/structCleanPass.html#a9b712c65097417915706dc9aa73c9675">  371</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d2/dec/structCleanPass.html#a9b712c65097417915706dc9aa73c9675">help</a>()</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    {</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    clean [options] [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This is identical to &#39;opt_clean&#39;, but less verbose.\n&quot;</span>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;When commands are separated using the &#39;;;&#39; token, this command will be executed\n&quot;</span>);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;between the commands.\n&quot;</span>);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;When commands are separated using the &#39;;;;&#39; token, this command will be executed\n&quot;</span>);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;in -purge mode between the commands.\n&quot;</span>);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    }</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a">  386</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="keywordtype">bool</span> purge_mode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordtype">size_t</span> argidx;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">for</span> (argidx = 1; argidx &lt; args.size(); argidx++) {</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            <span class="keywordflow">if</span> (args[argidx] == <span class="stringliteral">&quot;-purge&quot;</span>) {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                purge_mode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            }</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        }</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">if</span> (argidx &lt; args.size())</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, argidx, design);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">setup_stdcells</a>();</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        ct_all.<a class="code" href="../../d0/d4d/structCellTypes.html#aef87be29b0d016f74bc6963e097b0547">setup</a>(design);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a> = 0;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a> = 0;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;mod_it : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>) {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(mod_it.first) &amp;&amp; mod_it.second-&gt;processes.size() == 0)</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                    design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a48f8232805c444ee5d6dc28dd88729fd">scratchpad_unset</a>(<span class="stringliteral">&quot;opt.did_something&quot;</span>);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                    <a class="code" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">rmunused_module</a>(mod_it.second, purge_mode, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                } <span class="keywordflow">while</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a23489d13c2f2be2888eaf8788f3e43d7">scratchpad_get_bool</a>(<span class="stringliteral">&quot;opt.did_something&quot;</span>));</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        }</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a> &gt; 0 || <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a> &gt; 0)</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed %d unused cells and %d unused wires.\n&quot;</span>, <a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a>, <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a>);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">clear</a>();</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        ct_reg.<a class="code" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">clear</a>();</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        ct_all.<a class="code" href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">clear</a>();</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;} <a class="code" href="../../d3/da8/opt__clean_8cc.html#afe1381b3810f560edd3b0cc47a4266c5">CleanPass</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a2dcac52acc6295a20c0a48efdc93d491"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a></div><div class="ttdeci">CellTypes ct_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="structCleanPass_html_aacf7a34cc0615bb8f860b58ed6d4d2d7"><div class="ttname"><a href="../../d2/dec/structCleanPass.html#aacf7a34cc0615bb8f860b58ed6d4d2d7">CleanPass::CleanPass</a></div><div class="ttdeci">CleanPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00370">opt_clean.cc:370</a></div></div>
<div class="ttc" id="structCellTypes_html_a567550b4af224c4423cb4e9b00f58f46"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a567550b4af224c4423cb4e9b00f58f46">CellTypes::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00183">celltypes.h:183</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_afe1381b3810f560edd3b0cc47a4266c5"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#afe1381b3810f560edd3b0cc47a4266c5">CleanPass</a></div><div class="ttdeci">CleanPass CleanPass</div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="structOptCleanPass_html_a872473e759bad38d3db7723a3bd9e320"><div class="ttname"><a href="../../d2/d99/structOptCleanPass.html#a872473e759bad38d3db7723a3bd9e320">OptCleanPass::OptCleanPass</a></div><div class="ttdeci">OptCleanPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00307">opt_clean.cc:307</a></div></div>
<div class="ttc" id="register_8h_html"><div class="ttname"><a href="../../df/d80/register_8h.html">register.h</a></div></div>
<div class="ttc" id="structCellTypes_html_a00d3706a926b3af1e2d9195209832bda"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">CellTypes::setup_stdcells</a></div><div class="ttdeci">void setup_stdcells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00132">celltypes.h:132</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structOptCleanPass_html"><div class="ttname"><a href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00306">opt_clean.cc:306</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a28e72d2423abd0781566a7f8540f0841"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a></div><div class="ttdeci">void rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00147">opt_clean.cc:147</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a5528bf760406534cd8d7450ad1c0ca3d"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a5528bf760406534cd8d7450ad1c0ca3d">OptCleanPass</a></div><div class="ttdeci">OptCleanPass OptCleanPass</div></div>
<div class="ttc" id="opt__clean_8cc_html_a9e6f0b1d1f51737ab3b28659adc482f7"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a></div><div class="ttdeci">int count_nontrivial_wire_attrs(RTLIL::Wire *w)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00092">opt_clean.cc:92</a></div></div>
<div class="ttc" id="structCellTypes_html_a0c54a5a8d4e589e94f602ecebbb06508"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">CellTypes::setup_internals_mem</a></div><div class="ttdeci">void setup_internals_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00115">celltypes.h:115</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_afca4ef79acfac4a92e8d01c4f6c46911"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a></div><div class="ttdeci">void rmunused_module_cells(RTLIL::Module *module, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00036">opt_clean.cc:36</a></div></div>
<div class="ttc" id="structCellTypes_html_aef87be29b0d016f74bc6963e097b0547"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#aef87be29b0d016f74bc6963e097b0547">CellTypes::setup</a></div><div class="ttdeci">void setup(RTLIL::Design *design=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00047">celltypes.h:47</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9ac3e89d46ffd6c937486c622099ee79"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a1ffe47011b33cc326b40223d6973a33d"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a></div><div class="ttdeci">CellTypes ct_all</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a48f8232805c444ee5d6dc28dd88729fd"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a48f8232805c444ee5d6dc28dd88729fd">RTLIL::Design::scratchpad_unset</a></div><div class="ttdeci">void scratchpad_unset(std::string varname)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00286">rtlil.cc:286</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a52e0ba657b1799ba05d65bfa2a3a7319"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a></div><div class="ttdeci">bool compare_signals(RTLIL::SigBit &amp;s1, RTLIL::SigBit &amp;s2, SigPool &amp;regs, SigPool &amp;conns, std::set&lt; RTLIL::Wire * &gt; &amp;direct_wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00100">opt_clean.cc:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad6ce9c31ae8826c5d72f0aeec6cee8af"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">RTLIL::Module::wires</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Wire * &gt; wires()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00640">rtlil.h:640</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a47a892a9e9b07ea7c9e3c367ad4b4d1b"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">rmunused_module</a></div><div class="ttdeci">void rmunused_module(RTLIL::Module *module, bool purge_mode, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00284">opt_clean.cc:284</a></div></div>
<div class="ttc" id="abc_8cc_html_a550cbb7dc5b7c8608f818e8cf882f31a"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00094">abc.cc:94</a></div></div>
<div class="ttc" id="structCleanPass_html_a9b712c65097417915706dc9aa73c9675"><div class="ttname"><a href="../../d2/dec/structCleanPass.html#a9b712c65097417915706dc9aa73c9675">CleanPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00371">opt_clean.cc:371</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structCleanPass_html"><div class="ttname"><a href="../../d2/dec/structCleanPass.html">CleanPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00369">opt_clean.cc:369</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="log_8cc_html_a91983d7f2e027ed64d43b485ee937453"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a91983d7f2e027ed64d43b485ee937453">log_pop</a></div><div class="ttdeci">void log_pop()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00237">log.cc:237</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa190ef13999edb4d38e01607bf6324a4"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4">RTLIL::SigSpec::extend_u0</a></div><div class="ttdeci">void extend_u0(int width, bool is_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02612">rtlil.cc:2612</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="celltypes_8h_html"><div class="ttname"><a href="../../d5/d51/celltypes_8h.html">celltypes.h</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structOptCleanPass_html_a9bdf4382012dafcefd9dc9ba4bacc986"><div class="ttname"><a href="../../d2/d99/structOptCleanPass.html#a9bdf4382012dafcefd9dc9ba4bacc986">OptCleanPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00308">opt_clean.cc:308</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="abc_8cc_html_a94c15f3083f542469f1ca49859b24e82"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00093">abc.cc:93</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a26c5164c30804956bdd2b58671847188"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a></div><div class="ttdeci">bool check_public_name(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00135">opt_clean.cc:135</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structSigPool_html_ad4eeb477296dc598eddd5ba115d8d1c2"><div class="ttname"><a href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">SigPool::check_any</a></div><div class="ttdeci">bool check_any(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00100">sigtools.h:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_a361de5ff07fc17687fd73f446a380d29"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00097">yosys.h:97</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structCleanPass_html_a3b346dca2322d3b8e0078074dce02c9a"><div class="ttname"><a href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a">CleanPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00386">opt_clean.cc:386</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a75d574d32040c3083b4330c618e52e6b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">RTLIL::Design::selected_whole_module</a></div><div class="ttdeci">bool selected_whole_module(RTLIL::IdString mod_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00388">rtlil.cc:388</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a23489d13c2f2be2888eaf8788f3e43d7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a23489d13c2f2be2888eaf8788f3e43d7">RTLIL::Design::scratchpad_get_bool</a></div><div class="ttdeci">bool scratchpad_get_bool(std::string varname, bool default_value=false) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00324">rtlil.cc:324</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="sigtools_8h_html"><div class="ttname"><a href="../../d5/d98/sigtools_8h.html">sigtools.h</a></div></div>
<div class="ttc" id="yosys_8h_html_a4644409e1588406955e3512b98eff02a"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00098">yosys.h:98</a></div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="structSigPool_html_a485789c5ee275d0f3d94fe0100be382b"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">SigPool::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00041">sigtools.h:41</a></div></div>
<div class="ttc" id="yosys_8h_html_aa8687f3e6fff919b5c71cc2654d69f13"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div><div class="ttdeci">#define USING_YOSYS_NAMESPACE</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00102">yosys.h:102</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_affc1882231aaeabe17e10bb91fdfaed7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">RTLIL::Design::modules_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Module * &gt; modules_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00507">rtlil.h:507</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a3d7fb0f77a67a726e9d95cda0513e6d2"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a></div><div class="ttdeci">int count_rm_cells</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00034">opt_clean.cc:34</a></div></div>
<div class="ttc" id="structSigPool_html_a7e14a23481e0173fabb6a99405711f5f"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f">SigPool::check</a></div><div class="ttdeci">bool check(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00095">sigtools.h:95</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a409a15f786dbc5c9b94af1e3f0bf9072"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a></div><div class="ttdeci">int count_rm_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00034">opt_clean.cc:34</a></div></div>
<div class="ttc" id="structSigPool_html"><div class="ttname"><a href="../../df/d6f/structSigPool.html">SigPool</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00027">sigtools.h:27</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structCellTypes_html_a383b144159db3ee617307dc97ee93ad0"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">CellTypes::setup_internals</a></div><div class="ttdeci">void setup_internals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00083">celltypes.h:83</a></div></div>
<div class="ttc" id="structCellTypes_html"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html">CellTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00034">celltypes.h:34</a></div></div>
<div class="ttc" id="structSigSet_html"><div class="ttname"><a href="../../d2/de4/structSigSet.html">SigSet&lt; RTLIL::Cell * &gt;</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a0e34f954168bd24eab9edc2c9e9bac6c"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c">RTLIL::Design::scratchpad_set_bool</a></div><div class="ttdeci">void scratchpad_set_bool(std::string varname, bool value)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00296">rtlil.cc:296</a></div></div>
<div class="ttc" id="log_8cc_html_a52979f67ce9e09be0bb2e51beedcb694"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a52979f67ce9e09be0bb2e51beedcb694">log_push</a></div><div class="ttdeci">void log_push()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00232">log.cc:232</a></div></div>
<div class="ttc" id="structCellTypes_html_a77ae3c3d196edda3b3e2f17a4dfefde3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">CellTypes::setup_stdcells_mem</a></div><div class="ttdeci">void setup_stdcells_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00149">celltypes.h:149</a></div></div>
<div class="ttc" id="structSigMap_html_a6ed3611c9fddcbbd9013b7e012368118"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">SigMap::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec from, RTLIL::SigSpec to)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00347">sigtools.h:347</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structCellTypes_html_ac9f27bc21d222fe95271c25b5295b6c3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">CellTypes::cell_input</a></div><div class="ttdeci">bool cell_input(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00199">celltypes.h:199</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structPass_html_a67c3bea22492a64c59e0aed40f6067dd"><div class="ttname"><a href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">Pass::extra_args</a></div><div class="ttdeci">void extra_args(std::vector&lt; std::string &gt; args, size_t argidx, RTLIL::Design *design, bool select=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00128">register.cc:128</a></div></div>
<div class="ttc" id="structOptCleanPass_html_abd9883c261b9a2720ec003cb2979d55c"><div class="ttname"><a href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c">OptCleanPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00325">opt_clean.cc:325</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="log_8h_html"><div class="ttname"><a href="../../d7/d7f/log_8h.html">log.h</a></div></div>
<div class="ttc" id="structSigSet_html_a0854696d26b940fb3420cacfbfa51b7a"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">SigSet::find</a></div><div class="ttdeci">void find(RTLIL::SigSpec sig, std::set&lt; T &gt; &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00187">sigtools.h:187</a></div></div>
<div class="ttc" id="structSigSet_html_a37742bc83f86e1e529e02e1552d353e1"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">SigSet::insert</a></div><div class="ttdeci">void insert(RTLIL::SigSpec sig, T data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00152">sigtools.h:152</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_accf6b5dae216d42942e9ca1637f8d652"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652">RTLIL::Cell::has_keep_attr</a></div><div class="ttdeci">bool has_keep_attr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00875">rtlil.h:875</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_e3a1b34eaa8db83c00e2a60f8ad14fa1.html">opt</a></li><li class="navelem"><a class="el" href="../../d3/da8/opt__clean_8cc.html">opt_clean.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:14 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
