<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="test_bench_behav.wdb" id="1">
         <top_modules>
            <top_module name="bus_sources" />
            <top_module name="control_signals" />
            <top_module name="glbl" />
            <top_module name="test_bench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="477.916 ns"></ZoomStartTime>
      <ZoomEndTime time="1,248.417 ns"></ZoomEndTime>
      <Cursor1Time time="984.916 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="213"></NameColumnWidth>
      <ValueColumnWidth column_width="122"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="43" />
   <wvobject type="logic" fp_name="/test_bench/clock">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/sync">
      <obj_property name="ElementShortName">sync</obj_property>
      <obj_property name="ObjectShortName">sync</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/address_bus">
      <obj_property name="ElementShortName">address_bus[15:0]</obj_property>
      <obj_property name="ObjectShortName">address_bus[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/data_in">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_in_l">
      <obj_property name="ElementShortName">data_in_l[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in_l[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/decoder/op_cycle">
      <obj_property name="ElementShortName">op_cycle[15:0]</obj_property>
      <obj_property name="ObjectShortName">op_cycle[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/data_out">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/register_a/data_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">A</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/register_x/data_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">X</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/register_y/data_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">Y</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/address_bus_low_inputs[1]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][7:0]</obj_property>
      <obj_property name="ObjectShortName">[1][7:0]</obj_property>
      <obj_property name="label">SP</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/negative">
      <obj_property name="ElementShortName">negative</obj_property>
      <obj_property name="ObjectShortName">negative</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/overflow">
      <obj_property name="ElementShortName">overflow</obj_property>
      <obj_property name="ObjectShortName">overflow</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/decimal">
      <obj_property name="ElementShortName">decimal</obj_property>
      <obj_property name="ObjectShortName">decimal</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/irq_mask">
      <obj_property name="ElementShortName">irq_mask</obj_property>
      <obj_property name="ObjectShortName">irq_mask</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/zero">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/restier_p/carry">
      <obj_property name="ElementShortName">carry</obj_property>
      <obj_property name="ObjectShortName">carry</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/register_pc/address_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">address_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">address_out[15:0]</obj_property>
      <obj_property name="label">PC</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/alu_result">
      <obj_property name="ElementShortName">alu_result[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/alu/a">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">a[7:0]</obj_property>
      <obj_property name="ObjectShortName">a[7:0]</obj_property>
      <obj_property name="label">alu a</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/alu/b">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">b[7:0]</obj_property>
      <obj_property name="ObjectShortName">b[7:0]</obj_property>
      <obj_property name="label">alu b</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/alu/carry_in">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">carry_in</obj_property>
      <obj_property name="ObjectShortName">carry_in</obj_property>
      <obj_property name="label">alu carry in</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/alu/control">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">control[31:0]</obj_property>
      <obj_property name="ObjectShortName">control[31:0]</obj_property>
      <obj_property name="label">alu op</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_latch_low/data_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">Data latch Low</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_latch_high/data_out">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">Data latch high</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/RES">
      <obj_property name="ElementShortName">RES</obj_property>
      <obj_property name="ObjectShortName">RES</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/rdy">
      <obj_property name="ElementShortName">rdy</obj_property>
      <obj_property name="ObjectShortName">rdy</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/IRQ">
      <obj_property name="ElementShortName">IRQ</obj_property>
      <obj_property name="ObjectShortName">IRQ</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/NMI">
      <obj_property name="ElementShortName">NMI</obj_property>
      <obj_property name="ObjectShortName">NMI</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/cpu/SO">
      <obj_property name="ElementShortName">SO</obj_property>
      <obj_property name="ObjectShortName">SO</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/read_Write">
      <obj_property name="ElementShortName">read_Write</obj_property>
      <obj_property name="ObjectShortName">read_Write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/vector_pull">
      <obj_property name="ElementShortName">vector_pull</obj_property>
      <obj_property name="ObjectShortName">vector_pull</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/test_bench/memory_lock">
      <obj_property name="ElementShortName">memory_lock</obj_property>
      <obj_property name="ObjectShortName">memory_lock</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/address_bus_low_source">
      <obj_property name="ElementShortName">address_bus_low_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">address_bus_low_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/address_bus_high_source">
      <obj_property name="ElementShortName">address_bus_high_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">address_bus_high_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_bus_source">
      <obj_property name="ElementShortName">data_bus_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_bus_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/pc_low_source">
      <obj_property name="ElementShortName">pc_low_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_low_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/pc_high_source">
      <obj_property name="ElementShortName">pc_high_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_high_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_latch_low_source">
      <obj_property name="ElementShortName">data_latch_low_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_latch_low_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/data_latch_high_source">
      <obj_property name="ElementShortName">data_latch_high_source[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_latch_high_source[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/pending_signals">
      <obj_property name="ElementShortName">pending_signals[4:0]</obj_property>
      <obj_property name="ObjectShortName">pending_signals[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/decoder/ctrl_signals">
      <obj_property name="ElementShortName">ctrl_signals[16:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_signals[16:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/test_bench/cpu/decoder/ctrl_signals_next">
      <obj_property name="ElementShortName">ctrl_signals_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_signals_next[15:0]</obj_property>
   </wvobject>
</wave_config>
