(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire11;
  wire [(3'h6):(1'h0)] wire10;
  wire [(4'h8):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire signed [(3'h7):(1'h0)] wire4;
  reg [(4'ha):(1'h0)] reg9 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg7 = (1'h0);
  assign y = {wire11, wire10, wire6, wire5, wire4, reg9, reg8, reg7, (1'h0)};
  assign wire4 = (wire3 && ((&$unsigned(wire1)) ?
                     (wire1 <= wire2) : $unsigned((wire3 ? wire0 : (8'ha4)))));
  assign wire5 = (wire1 ?
                     $signed((((8'ha5) - wire3) ?
                         $unsigned(wire0) : $unsigned(wire3))) : $unsigned(wire2));
  assign wire6 = ((~&$unsigned(wire3[(1'h0):(1'h0)])) <= {((wire3 ?
                             (8'ha3) : wire0) ?
                         (^wire5) : wire2[(3'h7):(2'h2)])});
  always
    @(posedge clk) begin
      reg7 <= ((((wire1 + wire0) ?
                  (wire0 ? wire5 : wire0) : ((8'h9c) ? (8'haf) : wire5)) ?
              $signed($unsigned(wire1)) : (^~wire6[(3'h5):(1'h1)])) ?
          $unsigned((|wire2)) : (($unsigned((8'h9f)) | (wire5 | wire3)) ?
              (&wire2) : (wire3[(3'h5):(1'h1)] ?
                  $unsigned(wire2) : $unsigned(wire4))));
      reg8 <= wire1;
      reg9 <= wire0[(4'h8):(2'h3)];
    end
  assign wire10 = ($signed(({(8'haf)} ? ((8'h9d) ? (8'h9e) : reg8) : {reg9})) ?
                      wire3[(4'h9):(1'h1)] : wire3);
  assign wire11 = {(reg7[(1'h1):(1'h1)] ?
                          $unsigned($signed(wire6)) : ({wire2} ?
                              $unsigned(wire2) : (-wire0)))};
endmodule