--- RAND TLB, NO RERAND ---
system.cpu.mmu.dtb.rdAccesses               630203526                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               412928452                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   8033159                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    603952                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.flushAll                        94                       # TLB Flush All requests (Count)
system.cpu.mmu.dtb.flushNonGlobal              344752                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.dtb.rerandRequests                   0                       # TLB Rerandomizations (Count)
system.cpu.mmu.dtb.globalPageMax                    4                       # Maximum amount of global pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10342019206000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              3127018379                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   2530493                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.flushAll                        94                       # TLB Flush All requests (Count)
system.cpu.mmu.itb.flushNonGlobal              344752                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.itb.rerandRequests                   0                       # TLB Rerandomizations (Count)
system.cpu.mmu.itb.globalPageMax                    7                       # Maximum amount of global pages (Count)

--- RAND TLB, WITH RERAND (with flushNonGlobal) ---
system.cpu.mmu.dtb.rdAccesses               631526506                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               413163948                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   9113620                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    674598                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.flushAll                        98                       # TLB Flush All requests (Count)
system.cpu.mmu.dtb.flushNonGlobal              343989                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.dtb.rerandRequests               26660                       # TLB Rerandomizations (Count)
system.cpu.mmu.dtb.globalPageMax                   43                       # Maximum amount of global pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10632400633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              3128769787                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   3355275                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.flushAll                        98                       # TLB Flush All requests (Count)
system.cpu.mmu.itb.flushNonGlobal              343989                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.itb.rerandRequests                2983                       # TLB Rerandomizations (Count)
system.cpu.mmu.itb.globalPageMax                   64                       # Maximum amount of global pages (Count)

--- RAND TLB, WITH RERAND (with flushGlobal) (weird result maybe?)---
system.cpu.mmu.dtb.rdAccesses               631475784                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               413094818                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   8960752                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    657990                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.flushAll                        94                       # TLB Flush All requests (Count)
system.cpu.mmu.dtb.flushNonGlobal              344367                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.dtb.rerandRequests               26507                       # TLB Rerandomizations (Count)
system.cpu.mmu.dtb.globalPageMax                   43                       # Maximum amount of global pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10568739903000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              3129394114                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   3356762                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.flushAll                        94                       # TLB Flush All requests (Count)
system.cpu.mmu.itb.flushNonGlobal              344367                       # TLB Flush All Non Global requests (Count)
system.cpu.mmu.itb.rerandRequests                2973                       # TLB Rerandomizations (Count)
system.cpu.mmu.itb.globalPageMax                   63                       # Maximum amount of global pages (Count)

--- FA TLB, NO RAND, RISCV ---
system.cpu.mmu.dtb.readHits                  22961426                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   25022                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              22986448                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 24450787                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   5452                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             24456239                       # write accesses (Count)
system.cpu.mmu.dtb.flushRequests                  619                       # TLB Flush Requests (Count)
system.cpu.mmu.dtb.demapRequests                29001                       # TLB Demap Requests (Count)
system.cpu.mmu.dtb.hits                      47412213                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       30474                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  47442687                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 268424700939                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                 135412413                       # read hits (Count)
system.cpu.mmu.itb.readMisses                   16685                       # read misses (Count)
system.cpu.mmu.itb.readAccesses             135429098                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.flushRequests                  619                       # TLB Flush Requests (Count)
system.cpu.mmu.itb.demapRequests                29001                       # TLB Demap Requests (Count)
system.cpu.mmu.itb.hits                     135412413                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                       16685                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                 135429098                       # Total TLB (read and write) accesses (Count)