{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712503104090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712503104090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 16:18:23 2024 " "Processing started: Sun Apr 07 16:18:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712503104090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712503104090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712503104090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712503104662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram256bytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram256bytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram256bytes-SYN " "Found design unit 1: internalram256bytes-SYN" {  } { { "InternalRam256bytes.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105101 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam256bytes " "Found entity 1: InternalRam256bytes" {  } { { "InternalRam256bytes.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6809/cpu09l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6809/cpu09l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6809/cpu09l.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105108 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../Components/M6809/cpu09l.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6809/cpu09l.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105112 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105124 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105125 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/roms/6502/m6502_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/6502/m6502_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6502_basic_rom-SYN " "Found design unit 1: m6502_basic_rom-SYN" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6502_BASIC_ROM " "Found entity 1: M6502_BASIC_ROM" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/roms/z80/z80_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/z80/z80_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_basic_rom-SYN " "Found design unit 1: z80_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/Z80/Z80_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_BASIC_ROM " "Found entity 1: Z80_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/Z80/Z80_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/programming/fpga/multicomputer-fpga/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712503105282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_epromCS Microcomputer.vhd(34) " "VHDL Signal Declaration warning at Microcomputer.vhd(34): used implicit default value for signal \"n_epromCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_epromOE Microcomputer.vhd(35) " "VHDL Signal Declaration warning at Microcomputer.vhd(35): used implicit default value for signal \"n_epromOE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd2 Microcomputer.vhd(45) " "VHDL Signal Declaration warning at Microcomputer.vhd(45): used implicit default value for signal \"txd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 Microcomputer.vhd(46) " "VHDL Signal Declaration warning at Microcomputer.vhd(46): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoSync Microcomputer.vhd(48) " "VHDL Signal Declaration warning at Microcomputer.vhd(48): used implicit default value for signal \"videoSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video Microcomputer.vhd(49) " "VHDL Signal Declaration warning at Microcomputer.vhd(49): used implicit default value for signal \"video\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR0 Microcomputer.vhd(51) " "VHDL Signal Declaration warning at Microcomputer.vhd(51): used implicit default value for signal \"videoR0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG0 Microcomputer.vhd(52) " "VHDL Signal Declaration warning at Microcomputer.vhd(52): used implicit default value for signal \"videoG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB0 Microcomputer.vhd(53) " "VHDL Signal Declaration warning at Microcomputer.vhd(53): used implicit default value for signal \"videoB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR1 Microcomputer.vhd(54) " "VHDL Signal Declaration warning at Microcomputer.vhd(54): used implicit default value for signal \"videoR1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG1 Microcomputer.vhd(55) " "VHDL Signal Declaration warning at Microcomputer.vhd(55): used implicit default value for signal \"videoG1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB1 Microcomputer.vhd(56) " "VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal \"videoB1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hSync Microcomputer.vhd(57) " "VHDL Signal Declaration warning at Microcomputer.vhd(57): used implicit default value for signal \"hSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vSync Microcomputer.vhd(58) " "VHDL Signal Declaration warning at Microcomputer.vhd(58): used implicit default value for signal \"vSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "interface2DataOut Microcomputer.vhd(84) " "VHDL Signal Declaration warning at Microcomputer.vhd(84): used implicit default value for signal \"interface2DataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(96) " "Verilog HDL or VHDL warning at Microcomputer.vhd(96): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 8 24 Microcomputer.vhd(123) " "VHDL Incomplete Partial Association warning at Microcomputer.vhd(123): port or argument \"A\" has 8/24 unassociated elements" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 123 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1712503105282 "|Microcomputer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sramAddress\[15\] Microcomputer.vhd(29) " "Using initial value X (don't care) for net \"sramAddress\[15\]\" at Microcomputer.vhd(29)" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712503105297 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:cpu1 " "Elaborating entity \"T65\" for hierarchy \"T65:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712503105350 "|Microcomputer|T65:cpu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_o T65.vhd(125) " "Verilog HDL or VHDL warning at T65.vhd(125): object \"B_o\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712503105350 "|Microcomputer|T65:cpu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:cpu1\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:cpu1\|T65_MCode:mcode\"" {  } { { "../Components/M6502/T65.vhd" "mcode" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:cpu1\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:cpu1\|T65_ALU:alu\"" {  } { { "../Components/M6502/T65.vhd" "alu" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6502_BASIC_ROM M6502_BASIC_ROM:rom1 " "Elaborating entity \"M6502_BASIC_ROM\" for hierarchy \"M6502_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "altsyncram_component" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712503105408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../ROMS/6502/BASIC.HEX " "Parameter \"init_file\" = \"../../ROMS/6502/BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105409 ""}  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712503105409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rp81 " "Found entity 1: altsyncram_rp81" {  } { { "db/altsyncram_rp81.tdf" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_rp81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rp81 M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated " "Elaborating entity \"altsyncram_rp81\" for hierarchy \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_rp81.tdf" "deep_decode" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_rp81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"M6502_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_rp81:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_rp81.tdf" "mux2" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_rp81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InternalRam256bytes InternalRam256bytes:ram1 " "Elaborating entity \"InternalRam256bytes\" for hierarchy \"InternalRam256bytes:ram1\"" {  } { { "Microcomputer.vhd" "ram1" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InternalRam256bytes:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InternalRam256bytes:ram1\|altsyncram:altsyncram_component\"" {  } { { "InternalRam256bytes.vhd" "altsyncram_component" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InternalRam256bytes:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InternalRam256bytes:ram1\|altsyncram:altsyncram_component\"" {  } { { "InternalRam256bytes.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InternalRam256bytes:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InternalRam256bytes:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105566 ""}  } { { "InternalRam256bytes.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712503105566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712503105616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712503105616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 InternalRam256bytes:ram1\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"InternalRam256bytes:ram1\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712503105630 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux73 " "Found clock multiplexer T65:cpu1\|Mux73" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux73"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[3\] " "Found clock multiplexer T65:cpu1\|PCAdder\[3\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|T65_MCode:mcode\|Mux124 " "Found clock multiplexer T65:cpu1\|T65_MCode:mcode\|Mux124" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_MCode.vhd" 206 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|T65_MCode:mcode|Mux124"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|T65_MCode:mcode\|Mux74 " "Found clock multiplexer T65:cpu1\|T65_MCode:mcode\|Mux74" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_MCode.vhd" 681 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|T65_MCode:mcode|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux72 " "Found clock multiplexer T65:cpu1\|Mux72" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux72"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[4\] " "Found clock multiplexer T65:cpu1\|PCAdder\[4\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux71 " "Found clock multiplexer T65:cpu1\|Mux71" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux71"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[5\] " "Found clock multiplexer T65:cpu1\|PCAdder\[5\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux70 " "Found clock multiplexer T65:cpu1\|Mux70" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux70"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[6\] " "Found clock multiplexer T65:cpu1\|PCAdder\[6\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux69 " "Found clock multiplexer T65:cpu1\|Mux69" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux69"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[7\] " "Found clock multiplexer T65:cpu1\|PCAdder\[7\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux68 " "Found clock multiplexer T65:cpu1\|Mux68" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux68"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux67 " "Found clock multiplexer T65:cpu1\|Mux67" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux67"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux66 " "Found clock multiplexer T65:cpu1\|Mux66" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux66"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux65 " "Found clock multiplexer T65:cpu1\|Mux65" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux65"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux64 " "Found clock multiplexer T65:cpu1\|Mux64" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux64"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux63 " "Found clock multiplexer T65:cpu1\|Mux63" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux62 " "Found clock multiplexer T65:cpu1\|Mux62" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux61 " "Found clock multiplexer T65:cpu1\|Mux61" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux61"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux75 " "Found clock multiplexer T65:cpu1\|Mux75" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux75"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[1\] " "Found clock multiplexer T65:cpu1\|PCAdder\[1\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|Mux74 " "Found clock multiplexer T65:cpu1\|Mux74" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:cpu1\|PCAdder\[2\] " "Found clock multiplexer T65:cpu1\|PCAdder\[2\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1712503105791 "|Microcomputer|T65:cpu1|PCAdder[2]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1712503105791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io1\|rxBuffer " "RAM logic \"bufferedUART:io1\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/UART/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1712503106060 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1712503106060 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Clk " "Bidir \"ps2Clk\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1712503108318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Data " "Bidir \"ps2Data\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1712503108318 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1712503108318 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 530 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 234 -1 0 } } { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 29 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd" 121 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712503108349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712503108349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_epromCS GND " "Pin \"n_epromCS\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|n_epromCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_epromOE GND " "Pin \"n_epromOE\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|n_epromOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "txd2 GND " "Pin \"txd2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|txd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|rts2"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoSync GND " "Pin \"videoSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "video GND " "Pin \"video\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|video"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR0 GND " "Pin \"videoR0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoR0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG0 GND " "Pin \"videoG0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoG0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB0 GND " "Pin \"videoB0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoB0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR1 GND " "Pin \"videoR1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG1 GND " "Pin \"videoG1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB1 GND " "Pin \"videoB1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|videoB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hSync GND " "Pin \"hSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|hSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vSync GND " "Pin \"vSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712503109333 "|Microcomputer|vSync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712503109333 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1712503109366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1712503109366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1712503109366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1712503109366 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1712503109366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712503111578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712503111831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712503111831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd2 " "No output dependent on input pin \"rxd2\"" {  } { { "Microcomputer.vhd" "" { Text "D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712503111982 "|Microcomputer|rxd2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1712503111982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1749 " "Implemented 1749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712503111985 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712503111985 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1712503111985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1668 " "Implemented 1668 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712503111985 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712503111985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712503111985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712503112022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 16:18:32 2024 " "Processing ended: Sun Apr 07 16:18:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712503112022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712503112022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712503112022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712503112022 ""}
