<InterfaceSummary>
<RtlPorts>
<name>input_1_V</name>
<CType>
<TypeName>ap_fixed 14 6 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>1792</PhysicalWidth>
</CType>
<CFractionWidth>8</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer5_out_0_V</name>
<CType>
<TypeName>ap_fixed 78 40 5 3 0</TypeName>
<TypeWidth>78</TypeWidth>
<PhysicalWidth>78</PhysicalWidth>
</CType>
<CFractionWidth>38</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer5_out_1_V</name>
<CType>
<TypeName>ap_fixed 78 40 5 3 0</TypeName>
<TypeWidth>78</TypeWidth>
<PhysicalWidth>78</PhysicalWidth>
</CType>
<CFractionWidth>38</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

