{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651239547051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651239547051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 19:09:06 2022 " "Processing started: Fri Apr 29 19:09:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651239547051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239547051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off de -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239547051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651239547516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651239547516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/test.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/test.VHDL" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560609 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "C:/Users/visha/Downloads/p1u/p1u/test.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/test.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/p1u/p1u/se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560612 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560612 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560614 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file c:/users/visha/downloads/p1u/p1u/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc-arc " "Found design unit 3: pc-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560618 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560618 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/p1u/p1u/mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560623 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560623 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560623 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560623 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/p1u/p1u/mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560627 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560627 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560629 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/p1u/p1u/ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560630 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560630 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560630 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560630 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560631 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560631 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560632 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560633 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560633 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560634 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560635 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560635 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560638 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/p1u/p1u/alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/p1u/p1u/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560641 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651239560641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651239560672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "FSM0" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560678 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "control fsm.VHDL(16) " "VHDL Signal Declaration warning at fsm.VHDL(16): used implicit default value for signal \"control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode fsm.VHDL(21) " "Verilog HDL or VHDL warning at fsm.VHDL(21): object \"opcode\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "condition fsm.VHDL(22) " "Verilog HDL or VHDL warning at fsm.VHDL(22): object \"condition\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"ra\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rb\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc fsm.VHDL(23) " "Verilog HDL or VHDL warning at fsm.VHDL(23): object \"rc\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm6 fsm.VHDL(24) " "Verilog HDL or VHDL warning at fsm.VHDL(24): object \"imm6\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm9 fsm.VHDL(25) " "Verilog HDL or VHDL warning at fsm.VHDL(25): object \"imm9\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/fsm.VHDL" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651239560679 "|DUT|fsm:FSM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DATA_PATH0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DATA_PATH0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "DATA_PATH0" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560680 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memdin data_path.VHDL(23) " "VHDL Signal Declaration warning at data_path.VHDL(23): used implicit default value for signal \"memdin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651239560681 "|DUT|data_path:DATA_PATH0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc data_path:DATA_PATH0\|pc:PC0 " "Elaborating entity \"pc\" for hierarchy \"data_path:DATA_PATH0\|pc:PC0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "PC0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_16 data_path:DATA_PATH0\|mux_1_16:MUX0 " "Elaborating entity \"mux_1_16\" for hierarchy \"data_path:DATA_PATH0\|mux_1_16:MUX0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "MUX0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem data_path:DATA_PATH0\|mem:MEM0 " "Elaborating entity \"mem\" for hierarchy \"data_path:DATA_PATH0\|mem:MEM0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "MEM0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560704 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l mem.VHDL(22) " "VHDL Process Statement warning at mem.VHDL(22): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout mem.VHDL(22) " "VHDL Process Statement warning at mem.VHDL(22): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] mem.VHDL(22) " "Inferred latch for \"Dout\[0\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] mem.VHDL(22) " "Inferred latch for \"Dout\[1\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] mem.VHDL(22) " "Inferred latch for \"Dout\[2\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] mem.VHDL(22) " "Inferred latch for \"Dout\[3\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] mem.VHDL(22) " "Inferred latch for \"Dout\[4\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] mem.VHDL(22) " "Inferred latch for \"Dout\[5\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] mem.VHDL(22) " "Inferred latch for \"Dout\[6\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] mem.VHDL(22) " "Inferred latch for \"Dout\[7\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] mem.VHDL(22) " "Inferred latch for \"Dout\[8\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] mem.VHDL(22) " "Inferred latch for \"Dout\[9\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] mem.VHDL(22) " "Inferred latch for \"Dout\[10\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] mem.VHDL(22) " "Inferred latch for \"Dout\[11\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] mem.VHDL(22) " "Inferred latch for \"Dout\[12\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] mem.VHDL(22) " "Inferred latch for \"Dout\[13\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] mem.VHDL(22) " "Inferred latch for \"Dout\[14\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] mem.VHDL(22) " "Inferred latch for \"Dout\[15\]\" at mem.VHDL(22)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[0\] mem.VHDL(25) " "Inferred latch for \"l\[0\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[1\] mem.VHDL(25) " "Inferred latch for \"l\[1\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[2\] mem.VHDL(25) " "Inferred latch for \"l\[2\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[3\] mem.VHDL(25) " "Inferred latch for \"l\[3\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[4\] mem.VHDL(25) " "Inferred latch for \"l\[4\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[5\] mem.VHDL(25) " "Inferred latch for \"l\[5\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[6\] mem.VHDL(25) " "Inferred latch for \"l\[6\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560705 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[7\] mem.VHDL(25) " "Inferred latch for \"l\[7\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[8\] mem.VHDL(25) " "Inferred latch for \"l\[8\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[9\] mem.VHDL(25) " "Inferred latch for \"l\[9\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[10\] mem.VHDL(25) " "Inferred latch for \"l\[10\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[11\] mem.VHDL(25) " "Inferred latch for \"l\[11\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[12\] mem.VHDL(25) " "Inferred latch for \"l\[12\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[13\] mem.VHDL(25) " "Inferred latch for \"l\[13\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[14\] mem.VHDL(25) " "Inferred latch for \"l\[14\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[15\] mem.VHDL(25) " "Inferred latch for \"l\[15\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[16\] mem.VHDL(25) " "Inferred latch for \"l\[16\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[17\] mem.VHDL(25) " "Inferred latch for \"l\[17\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[18\] mem.VHDL(25) " "Inferred latch for \"l\[18\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[19\] mem.VHDL(25) " "Inferred latch for \"l\[19\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[20\] mem.VHDL(25) " "Inferred latch for \"l\[20\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[21\] mem.VHDL(25) " "Inferred latch for \"l\[21\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[22\] mem.VHDL(25) " "Inferred latch for \"l\[22\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[23\] mem.VHDL(25) " "Inferred latch for \"l\[23\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[24\] mem.VHDL(25) " "Inferred latch for \"l\[24\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[25\] mem.VHDL(25) " "Inferred latch for \"l\[25\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[26\] mem.VHDL(25) " "Inferred latch for \"l\[26\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[27\] mem.VHDL(25) " "Inferred latch for \"l\[27\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[28\] mem.VHDL(25) " "Inferred latch for \"l\[28\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[29\] mem.VHDL(25) " "Inferred latch for \"l\[29\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[30\] mem.VHDL(25) " "Inferred latch for \"l\[30\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[31\] mem.VHDL(25) " "Inferred latch for \"l\[31\]\" at mem.VHDL(25)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mem.VHDL" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir data_path:DATA_PATH0\|ir:IR0 " "Elaborating entity \"ir\" for hierarchy \"data_path:DATA_PATH0\|ir:IR0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "IR0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560707 "|DUT|data_path:DATA_PATH0|ir:IR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check data_path:DATA_PATH0\|check:CHECK0 " "Elaborating entity \"check\" for hierarchy \"data_path:DATA_PATH0\|check:CHECK0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "CHECK0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560707 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "count check.VHDL(22) " "VHDL Variable Declaration warning at check.VHDL(22): used initial value expression for variable \"count\" because variable was never assigned a value" {  } { { "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/check.VHDL" 22 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651239560707 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_reg data_path:DATA_PATH0\|check_reg:CHECK_REG0 " "Elaborating entity \"check_reg\" for hierarchy \"data_path:DATA_PATH0\|check_reg:CHECK_REG0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "CHECK_REG0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 data_path:DATA_PATH0\|se9:SE90 " "Elaborating entity \"se9\" for hierarchy \"data_path:DATA_PATH0\|se9:SE90\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "SE90" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_3 data_path:DATA_PATH0\|mux_1_3:MUX1 " "Elaborating entity \"mux_1_3\" for hierarchy \"data_path:DATA_PATH0\|mux_1_3:MUX1\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "MUX1" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560709 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_1.VHDL(45) " "VHDL Process Statement warning at mux_1.VHDL(45): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560709 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_1.VHDL(47) " "VHDL Process Statement warning at mux_1.VHDL(47): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_1.VHDL" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560709 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3 data_path:DATA_PATH0\|mux_2_3:MUX2 " "Elaborating entity \"mux_2_3\" for hierarchy \"data_path:DATA_PATH0\|mux_2_3:MUX2\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "MUX2" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(49) " "VHDL Process Statement warning at mux_2.VHDL(49): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560710 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(51) " "VHDL Process Statement warning at mux_2.VHDL(51): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560710 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(53) " "VHDL Process Statement warning at mux_2.VHDL(53): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560710 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(55) " "VHDL Process Statement warning at mux_2.VHDL(55): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560710 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 data_path:DATA_PATH0\|ls7:LS70 " "Elaborating entity \"ls7\" for hierarchy \"data_path:DATA_PATH0\|ls7:LS70\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "LS70" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16 data_path:DATA_PATH0\|mux_2_16:MUX4 " "Elaborating entity \"mux_2_16\" for hierarchy \"data_path:DATA_PATH0\|mux_2_16:MUX4\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "MUX4" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(26) " "VHDL Process Statement warning at mux_2.VHDL(26): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560712 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(28) " "VHDL Process Statement warning at mux_2.VHDL(28): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560712 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(30) " "VHDL Process Statement warning at mux_2.VHDL(30): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560712 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(32) " "VHDL Process Statement warning at mux_2.VHDL(32): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_2.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560712 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 data_path:DATA_PATH0\|se6:SE60 " "Elaborating entity \"se6\" for hierarchy \"data_path:DATA_PATH0\|se6:SE60\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "SE60" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf data_path:DATA_PATH0\|rf:RF0 " "Elaborating entity \"rf\" for hierarchy \"data_path:DATA_PATH0\|rf:RF0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "RF0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 data_path:DATA_PATH0\|rf:RF0\|mux_3:MUX_3_0 " "Elaborating entity \"mux_3\" for hierarchy \"data_path:DATA_PATH0\|rf:RF0\|mux_3:MUX_3_0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" "MUX_3_0" { Text "C:/Users/visha/Downloads/p1u/p1u/rf.VHDL" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_3.VHDL(22) " "VHDL Process Statement warning at mux_3.VHDL(22): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560737 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_3.VHDL(24) " "VHDL Process Statement warning at mux_3.VHDL(24): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560737 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_3.VHDL(26) " "VHDL Process Statement warning at mux_3.VHDL(26): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560737 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_3.VHDL(28) " "VHDL Process Statement warning at mux_3.VHDL(28): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560737 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux_3.VHDL(30) " "VHDL Process Statement warning at mux_3.VHDL(30): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux_3.VHDL(32) " "VHDL Process Statement warning at mux_3.VHDL(32): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux_3.VHDL(34) " "VHDL Process Statement warning at mux_3.VHDL(34): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux_3.VHDL(36) " "VHDL Process Statement warning at mux_3.VHDL(36): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_3.VHDL(19) " "VHDL Process Statement warning at mux_3.VHDL(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_3.VHDL(19) " "Inferred latch for \"Y\[0\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_3.VHDL(19) " "Inferred latch for \"Y\[1\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_3.VHDL(19) " "Inferred latch for \"Y\[2\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_3.VHDL(19) " "Inferred latch for \"Y\[3\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_3.VHDL(19) " "Inferred latch for \"Y\[4\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] mux_3.VHDL(19) " "Inferred latch for \"Y\[5\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] mux_3.VHDL(19) " "Inferred latch for \"Y\[6\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] mux_3.VHDL(19) " "Inferred latch for \"Y\[7\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] mux_3.VHDL(19) " "Inferred latch for \"Y\[8\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] mux_3.VHDL(19) " "Inferred latch for \"Y\[9\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] mux_3.VHDL(19) " "Inferred latch for \"Y\[10\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] mux_3.VHDL(19) " "Inferred latch for \"Y\[11\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] mux_3.VHDL(19) " "Inferred latch for \"Y\[12\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] mux_3.VHDL(19) " "Inferred latch for \"Y\[13\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560738 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] mux_3.VHDL(19) " "Inferred latch for \"Y\[14\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560739 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] mux_3.VHDL(19) " "Inferred latch for \"Y\[15\]\" at mux_3.VHDL(19)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560739 "|DUT|data_path:DATA_PATH0|rf:RF0|mux_3:MUX_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr data_path:DATA_PATH0\|tr:T_1 " "Elaborating entity \"tr\" for hierarchy \"data_path:DATA_PATH0\|tr:T_1\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "T_1" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls1 data_path:DATA_PATH0\|ls1:LS10 " "Elaborating entity \"ls1\" for hierarchy \"data_path:DATA_PATH0\|ls1:LS10\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "LS10" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:DATA_PATH0\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"data_path:DATA_PATH0\|alu:ALU0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "ALU0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560743 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(33) " "Inferred latch for \"Z\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(33) " "Inferred latch for \"C\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(33) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(33) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(33) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560864 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(33) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(33) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(33) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(33) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(33) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(33) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(33) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(33) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(33) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(33) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(33) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(33) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(33) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(33)" {  } { { "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239560865 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr data_path:DATA_PATH0\|ccr:CCR0 " "Elaborating entity \"ccr\" for hierarchy \"data_path:DATA_PATH0\|ccr:CCR0\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" "CCR0" { Text "C:/Users/visha/Downloads/p1u/p1u/data_path.VHDL" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651239560867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[12\] " "No output dependent on input pin \"I\[12\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[14\] " "No output dependent on input pin \"I\[14\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[15\] " "No output dependent on input pin \"I\[15\]\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Iw " "No output dependent on input pin \"Iw\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|Iw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" "" { Text "C:/Users/visha/Downloads/p1u/p1u/DUT.VHDL" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651239561242 "|DUT|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651239561242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651239561243 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651239561243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651239561243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651239561281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 19:09:21 2022 " "Processing ended: Fri Apr 29 19:09:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651239561281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651239561281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651239561281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651239561281 ""}
