#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa89280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xad5760 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xa875b0 .functor NOT 1, L_0xaffd30, C4<0>, C4<0>, C4<0>;
L_0xaa13a0 .functor XOR 8, L_0xaff8c0, L_0xaffa80, C4<00000000>, C4<00000000>;
L_0xad6b80 .functor XOR 8, L_0xaa13a0, L_0xaffbc0, C4<00000000>, C4<00000000>;
v0xafd4a0_0 .net *"_ivl_10", 7 0, L_0xaffbc0;  1 drivers
v0xafd5a0_0 .net *"_ivl_12", 7 0, L_0xad6b80;  1 drivers
v0xafd680_0 .net *"_ivl_2", 7 0, L_0xaff820;  1 drivers
v0xafd740_0 .net *"_ivl_4", 7 0, L_0xaff8c0;  1 drivers
v0xafd820_0 .net *"_ivl_6", 7 0, L_0xaffa80;  1 drivers
v0xafd950_0 .net *"_ivl_8", 7 0, L_0xaa13a0;  1 drivers
v0xafda30_0 .net "areset", 0 0, L_0xa879c0;  1 drivers
v0xafdad0_0 .var "clk", 0 0;
v0xafdb70_0 .net "predict_history_dut", 6 0, v0xafc830_0;  1 drivers
v0xafdcc0_0 .net "predict_history_ref", 6 0, L_0xaff690;  1 drivers
v0xafdd60_0 .net "predict_pc", 6 0, L_0xafe920;  1 drivers
v0xafde00_0 .net "predict_taken_dut", 0 0, v0xafca70_0;  1 drivers
v0xafdea0_0 .net "predict_taken_ref", 0 0, L_0xaff4d0;  1 drivers
v0xafdf40_0 .net "predict_valid", 0 0, v0xaf9a80_0;  1 drivers
v0xafdfe0_0 .var/2u "stats1", 223 0;
v0xafe080_0 .var/2u "strobe", 0 0;
v0xafe140_0 .net "tb_match", 0 0, L_0xaffd30;  1 drivers
v0xafe2f0_0 .net "tb_mismatch", 0 0, L_0xa875b0;  1 drivers
v0xafe390_0 .net "train_history", 6 0, L_0xafeed0;  1 drivers
v0xafe450_0 .net "train_mispredicted", 0 0, L_0xafed70;  1 drivers
v0xafe4f0_0 .net "train_pc", 6 0, L_0xaff060;  1 drivers
v0xafe5b0_0 .net "train_taken", 0 0, L_0xafeb50;  1 drivers
v0xafe650_0 .net "train_valid", 0 0, v0xafa400_0;  1 drivers
v0xafe6f0_0 .net "wavedrom_enable", 0 0, v0xafa4d0_0;  1 drivers
v0xafe790_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xafa570_0;  1 drivers
v0xafe830_0 .net "wavedrom_title", 511 0, v0xafa650_0;  1 drivers
L_0xaff820 .concat [ 7 1 0 0], L_0xaff690, L_0xaff4d0;
L_0xaff8c0 .concat [ 7 1 0 0], L_0xaff690, L_0xaff4d0;
L_0xaffa80 .concat [ 7 1 0 0], v0xafc830_0, v0xafca70_0;
L_0xaffbc0 .concat [ 7 1 0 0], L_0xaff690, L_0xaff4d0;
L_0xaffd30 .cmp/eeq 8, L_0xaff820, L_0xad6b80;
S_0xa86930 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xad5760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xa8aab0 .param/l "LNT" 0 3 22, C4<01>;
P_0xa8aaf0 .param/l "LT" 0 3 22, C4<10>;
P_0xa8ab30 .param/l "SNT" 0 3 22, C4<00>;
P_0xa8ab70 .param/l "ST" 0 3 22, C4<11>;
P_0xa8abb0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xa87ea0 .functor XOR 7, v0xaf7c20_0, L_0xafe920, C4<0000000>, C4<0000000>;
L_0xab2630 .functor XOR 7, L_0xafeed0, L_0xaff060, C4<0000000>, C4<0000000>;
v0xac52b0_0 .net *"_ivl_11", 0 0, L_0xaff3e0;  1 drivers
L_0x7fe758f821c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xac5580_0 .net *"_ivl_12", 0 0, L_0x7fe758f821c8;  1 drivers
L_0x7fe758f82210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa87620_0 .net *"_ivl_16", 6 0, L_0x7fe758f82210;  1 drivers
v0xa87860_0 .net *"_ivl_4", 1 0, L_0xaff1f0;  1 drivers
v0xa87a30_0 .net *"_ivl_6", 8 0, L_0xaff2f0;  1 drivers
L_0x7fe758f82180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa87f90_0 .net *"_ivl_9", 1 0, L_0x7fe758f82180;  1 drivers
v0xaf7900_0 .net "areset", 0 0, L_0xa879c0;  alias, 1 drivers
v0xaf79c0_0 .net "clk", 0 0, v0xafdad0_0;  1 drivers
v0xaf7a80 .array "pht", 0 127, 1 0;
v0xaf7b40_0 .net "predict_history", 6 0, L_0xaff690;  alias, 1 drivers
v0xaf7c20_0 .var "predict_history_r", 6 0;
v0xaf7d00_0 .net "predict_index", 6 0, L_0xa87ea0;  1 drivers
v0xaf7de0_0 .net "predict_pc", 6 0, L_0xafe920;  alias, 1 drivers
v0xaf7ec0_0 .net "predict_taken", 0 0, L_0xaff4d0;  alias, 1 drivers
v0xaf7f80_0 .net "predict_valid", 0 0, v0xaf9a80_0;  alias, 1 drivers
v0xaf8040_0 .net "train_history", 6 0, L_0xafeed0;  alias, 1 drivers
v0xaf8120_0 .net "train_index", 6 0, L_0xab2630;  1 drivers
v0xaf8200_0 .net "train_mispredicted", 0 0, L_0xafed70;  alias, 1 drivers
v0xaf82c0_0 .net "train_pc", 6 0, L_0xaff060;  alias, 1 drivers
v0xaf83a0_0 .net "train_taken", 0 0, L_0xafeb50;  alias, 1 drivers
v0xaf8460_0 .net "train_valid", 0 0, v0xafa400_0;  alias, 1 drivers
E_0xa98020 .event posedge, v0xaf7900_0, v0xaf79c0_0;
L_0xaff1f0 .array/port v0xaf7a80, L_0xaff2f0;
L_0xaff2f0 .concat [ 7 2 0 0], L_0xa87ea0, L_0x7fe758f82180;
L_0xaff3e0 .part L_0xaff1f0, 1, 1;
L_0xaff4d0 .functor MUXZ 1, L_0x7fe758f821c8, L_0xaff3e0, v0xaf9a80_0, C4<>;
L_0xaff690 .functor MUXZ 7, L_0x7fe758f82210, v0xaf7c20_0, v0xaf9a80_0, C4<>;
S_0xa8ccf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xa86930;
 .timescale -12 -12;
v0xac4e90_0 .var/i "i", 31 0;
S_0xaf8680 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xad5760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xaf8830 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xa879c0 .functor BUFZ 1, v0xaf9b50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe758f820a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaf9310_0 .net *"_ivl_10", 0 0, L_0x7fe758f820a8;  1 drivers
L_0x7fe758f820f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaf93f0_0 .net *"_ivl_14", 6 0, L_0x7fe758f820f0;  1 drivers
L_0x7fe758f82138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaf94d0_0 .net *"_ivl_18", 6 0, L_0x7fe758f82138;  1 drivers
L_0x7fe758f82018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaf9590_0 .net *"_ivl_2", 6 0, L_0x7fe758f82018;  1 drivers
L_0x7fe758f82060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaf9670_0 .net *"_ivl_6", 0 0, L_0x7fe758f82060;  1 drivers
v0xaf97a0_0 .net "areset", 0 0, L_0xa879c0;  alias, 1 drivers
v0xaf9840_0 .net "clk", 0 0, v0xafdad0_0;  alias, 1 drivers
v0xaf9910_0 .net "predict_pc", 6 0, L_0xafe920;  alias, 1 drivers
v0xaf99e0_0 .var "predict_pc_r", 6 0;
v0xaf9a80_0 .var "predict_valid", 0 0;
v0xaf9b50_0 .var "reset", 0 0;
v0xaf9bf0_0 .net "tb_match", 0 0, L_0xaffd30;  alias, 1 drivers
v0xaf9cb0_0 .net "train_history", 6 0, L_0xafeed0;  alias, 1 drivers
v0xaf9da0_0 .var "train_history_r", 6 0;
v0xaf9e60_0 .net "train_mispredicted", 0 0, L_0xafed70;  alias, 1 drivers
v0xaf9f30_0 .var "train_mispredicted_r", 0 0;
v0xaf9fd0_0 .net "train_pc", 6 0, L_0xaff060;  alias, 1 drivers
v0xafa1d0_0 .var "train_pc_r", 6 0;
v0xafa290_0 .net "train_taken", 0 0, L_0xafeb50;  alias, 1 drivers
v0xafa360_0 .var "train_taken_r", 0 0;
v0xafa400_0 .var "train_valid", 0 0;
v0xafa4d0_0 .var "wavedrom_enable", 0 0;
v0xafa570_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xafa650_0 .var "wavedrom_title", 511 0;
E_0xa974c0/0 .event negedge, v0xaf79c0_0;
E_0xa974c0/1 .event posedge, v0xaf79c0_0;
E_0xa974c0 .event/or E_0xa974c0/0, E_0xa974c0/1;
L_0xafe920 .functor MUXZ 7, L_0x7fe758f82018, v0xaf99e0_0, v0xaf9a80_0, C4<>;
L_0xafeb50 .functor MUXZ 1, L_0x7fe758f82060, v0xafa360_0, v0xafa400_0, C4<>;
L_0xafed70 .functor MUXZ 1, L_0x7fe758f820a8, v0xaf9f30_0, v0xafa400_0, C4<>;
L_0xafeed0 .functor MUXZ 7, L_0x7fe758f820f0, v0xaf9da0_0, v0xafa400_0, C4<>;
L_0xaff060 .functor MUXZ 7, L_0x7fe758f82138, v0xafa1d0_0, v0xafa400_0, C4<>;
S_0xaf88f0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xaf8680;
 .timescale -12 -12;
v0xaf8b50_0 .var/2u "arfail", 0 0;
v0xaf8c30_0 .var "async", 0 0;
v0xaf8cf0_0 .var/2u "datafail", 0 0;
v0xaf8d90_0 .var/2u "srfail", 0 0;
E_0xa97270 .event posedge, v0xaf79c0_0;
E_0xa799f0 .event negedge, v0xaf79c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xa97270;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa97270;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xa799f0;
    %load/vec4 v0xaf9bf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaf8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %wait E_0xa97270;
    %load/vec4 v0xaf9bf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaf8b50_0, 0, 1;
    %wait E_0xa97270;
    %load/vec4 v0xaf9bf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xaf8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %load/vec4 v0xaf8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xaf8b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xaf8c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xaf8cf0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xaf8c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xaf8e50 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xaf8680;
 .timescale -12 -12;
v0xaf9050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaf9130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xaf8680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xafa8d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xad5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xad5cc0 .param/l "HISTORY_SIZE" 1 4 18, +C4<00000000000000000000000000000111>;
P_0xad5d00 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0xafb4b0_0 .net "areset", 0 0, L_0xa879c0;  alias, 1 drivers
v0xafb5c0_0 .net "clk", 0 0, v0xafdad0_0;  alias, 1 drivers
v0xafb6d0_0 .var "global_history", 6 0;
v0xafb770 .array "pht", 0 127, 1 0;
v0xafc830_0 .var "predict_history", 6 0;
v0xafc960_0 .net "predict_pc", 6 0, L_0xafe920;  alias, 1 drivers
v0xafca70_0 .var "predict_taken", 0 0;
v0xafcb30_0 .net "predict_valid", 0 0, v0xaf9a80_0;  alias, 1 drivers
v0xafcc20_0 .net "train_history", 6 0, L_0xafeed0;  alias, 1 drivers
v0xafcce0_0 .net "train_mispredicted", 0 0, L_0xafed70;  alias, 1 drivers
v0xafcdd0_0 .net "train_pc", 6 0, L_0xaff060;  alias, 1 drivers
v0xafcee0_0 .net "train_taken", 0 0, L_0xafeb50;  alias, 1 drivers
v0xafcfd0_0 .net "train_valid", 0 0, v0xafa400_0;  alias, 1 drivers
v0xafb770_0 .array/port v0xafb770, 0;
E_0xadd5e0/0 .event anyedge, v0xaf7f80_0, v0xafb6d0_0, v0xaf7de0_0, v0xafb770_0;
v0xafb770_1 .array/port v0xafb770, 1;
v0xafb770_2 .array/port v0xafb770, 2;
v0xafb770_3 .array/port v0xafb770, 3;
v0xafb770_4 .array/port v0xafb770, 4;
E_0xadd5e0/1 .event anyedge, v0xafb770_1, v0xafb770_2, v0xafb770_3, v0xafb770_4;
v0xafb770_5 .array/port v0xafb770, 5;
v0xafb770_6 .array/port v0xafb770, 6;
v0xafb770_7 .array/port v0xafb770, 7;
v0xafb770_8 .array/port v0xafb770, 8;
E_0xadd5e0/2 .event anyedge, v0xafb770_5, v0xafb770_6, v0xafb770_7, v0xafb770_8;
v0xafb770_9 .array/port v0xafb770, 9;
v0xafb770_10 .array/port v0xafb770, 10;
v0xafb770_11 .array/port v0xafb770, 11;
v0xafb770_12 .array/port v0xafb770, 12;
E_0xadd5e0/3 .event anyedge, v0xafb770_9, v0xafb770_10, v0xafb770_11, v0xafb770_12;
v0xafb770_13 .array/port v0xafb770, 13;
v0xafb770_14 .array/port v0xafb770, 14;
v0xafb770_15 .array/port v0xafb770, 15;
v0xafb770_16 .array/port v0xafb770, 16;
E_0xadd5e0/4 .event anyedge, v0xafb770_13, v0xafb770_14, v0xafb770_15, v0xafb770_16;
v0xafb770_17 .array/port v0xafb770, 17;
v0xafb770_18 .array/port v0xafb770, 18;
v0xafb770_19 .array/port v0xafb770, 19;
v0xafb770_20 .array/port v0xafb770, 20;
E_0xadd5e0/5 .event anyedge, v0xafb770_17, v0xafb770_18, v0xafb770_19, v0xafb770_20;
v0xafb770_21 .array/port v0xafb770, 21;
v0xafb770_22 .array/port v0xafb770, 22;
v0xafb770_23 .array/port v0xafb770, 23;
v0xafb770_24 .array/port v0xafb770, 24;
E_0xadd5e0/6 .event anyedge, v0xafb770_21, v0xafb770_22, v0xafb770_23, v0xafb770_24;
v0xafb770_25 .array/port v0xafb770, 25;
v0xafb770_26 .array/port v0xafb770, 26;
v0xafb770_27 .array/port v0xafb770, 27;
v0xafb770_28 .array/port v0xafb770, 28;
E_0xadd5e0/7 .event anyedge, v0xafb770_25, v0xafb770_26, v0xafb770_27, v0xafb770_28;
v0xafb770_29 .array/port v0xafb770, 29;
v0xafb770_30 .array/port v0xafb770, 30;
v0xafb770_31 .array/port v0xafb770, 31;
v0xafb770_32 .array/port v0xafb770, 32;
E_0xadd5e0/8 .event anyedge, v0xafb770_29, v0xafb770_30, v0xafb770_31, v0xafb770_32;
v0xafb770_33 .array/port v0xafb770, 33;
v0xafb770_34 .array/port v0xafb770, 34;
v0xafb770_35 .array/port v0xafb770, 35;
v0xafb770_36 .array/port v0xafb770, 36;
E_0xadd5e0/9 .event anyedge, v0xafb770_33, v0xafb770_34, v0xafb770_35, v0xafb770_36;
v0xafb770_37 .array/port v0xafb770, 37;
v0xafb770_38 .array/port v0xafb770, 38;
v0xafb770_39 .array/port v0xafb770, 39;
v0xafb770_40 .array/port v0xafb770, 40;
E_0xadd5e0/10 .event anyedge, v0xafb770_37, v0xafb770_38, v0xafb770_39, v0xafb770_40;
v0xafb770_41 .array/port v0xafb770, 41;
v0xafb770_42 .array/port v0xafb770, 42;
v0xafb770_43 .array/port v0xafb770, 43;
v0xafb770_44 .array/port v0xafb770, 44;
E_0xadd5e0/11 .event anyedge, v0xafb770_41, v0xafb770_42, v0xafb770_43, v0xafb770_44;
v0xafb770_45 .array/port v0xafb770, 45;
v0xafb770_46 .array/port v0xafb770, 46;
v0xafb770_47 .array/port v0xafb770, 47;
v0xafb770_48 .array/port v0xafb770, 48;
E_0xadd5e0/12 .event anyedge, v0xafb770_45, v0xafb770_46, v0xafb770_47, v0xafb770_48;
v0xafb770_49 .array/port v0xafb770, 49;
v0xafb770_50 .array/port v0xafb770, 50;
v0xafb770_51 .array/port v0xafb770, 51;
v0xafb770_52 .array/port v0xafb770, 52;
E_0xadd5e0/13 .event anyedge, v0xafb770_49, v0xafb770_50, v0xafb770_51, v0xafb770_52;
v0xafb770_53 .array/port v0xafb770, 53;
v0xafb770_54 .array/port v0xafb770, 54;
v0xafb770_55 .array/port v0xafb770, 55;
v0xafb770_56 .array/port v0xafb770, 56;
E_0xadd5e0/14 .event anyedge, v0xafb770_53, v0xafb770_54, v0xafb770_55, v0xafb770_56;
v0xafb770_57 .array/port v0xafb770, 57;
v0xafb770_58 .array/port v0xafb770, 58;
v0xafb770_59 .array/port v0xafb770, 59;
v0xafb770_60 .array/port v0xafb770, 60;
E_0xadd5e0/15 .event anyedge, v0xafb770_57, v0xafb770_58, v0xafb770_59, v0xafb770_60;
v0xafb770_61 .array/port v0xafb770, 61;
v0xafb770_62 .array/port v0xafb770, 62;
v0xafb770_63 .array/port v0xafb770, 63;
v0xafb770_64 .array/port v0xafb770, 64;
E_0xadd5e0/16 .event anyedge, v0xafb770_61, v0xafb770_62, v0xafb770_63, v0xafb770_64;
v0xafb770_65 .array/port v0xafb770, 65;
v0xafb770_66 .array/port v0xafb770, 66;
v0xafb770_67 .array/port v0xafb770, 67;
v0xafb770_68 .array/port v0xafb770, 68;
E_0xadd5e0/17 .event anyedge, v0xafb770_65, v0xafb770_66, v0xafb770_67, v0xafb770_68;
v0xafb770_69 .array/port v0xafb770, 69;
v0xafb770_70 .array/port v0xafb770, 70;
v0xafb770_71 .array/port v0xafb770, 71;
v0xafb770_72 .array/port v0xafb770, 72;
E_0xadd5e0/18 .event anyedge, v0xafb770_69, v0xafb770_70, v0xafb770_71, v0xafb770_72;
v0xafb770_73 .array/port v0xafb770, 73;
v0xafb770_74 .array/port v0xafb770, 74;
v0xafb770_75 .array/port v0xafb770, 75;
v0xafb770_76 .array/port v0xafb770, 76;
E_0xadd5e0/19 .event anyedge, v0xafb770_73, v0xafb770_74, v0xafb770_75, v0xafb770_76;
v0xafb770_77 .array/port v0xafb770, 77;
v0xafb770_78 .array/port v0xafb770, 78;
v0xafb770_79 .array/port v0xafb770, 79;
v0xafb770_80 .array/port v0xafb770, 80;
E_0xadd5e0/20 .event anyedge, v0xafb770_77, v0xafb770_78, v0xafb770_79, v0xafb770_80;
v0xafb770_81 .array/port v0xafb770, 81;
v0xafb770_82 .array/port v0xafb770, 82;
v0xafb770_83 .array/port v0xafb770, 83;
v0xafb770_84 .array/port v0xafb770, 84;
E_0xadd5e0/21 .event anyedge, v0xafb770_81, v0xafb770_82, v0xafb770_83, v0xafb770_84;
v0xafb770_85 .array/port v0xafb770, 85;
v0xafb770_86 .array/port v0xafb770, 86;
v0xafb770_87 .array/port v0xafb770, 87;
v0xafb770_88 .array/port v0xafb770, 88;
E_0xadd5e0/22 .event anyedge, v0xafb770_85, v0xafb770_86, v0xafb770_87, v0xafb770_88;
v0xafb770_89 .array/port v0xafb770, 89;
v0xafb770_90 .array/port v0xafb770, 90;
v0xafb770_91 .array/port v0xafb770, 91;
v0xafb770_92 .array/port v0xafb770, 92;
E_0xadd5e0/23 .event anyedge, v0xafb770_89, v0xafb770_90, v0xafb770_91, v0xafb770_92;
v0xafb770_93 .array/port v0xafb770, 93;
v0xafb770_94 .array/port v0xafb770, 94;
v0xafb770_95 .array/port v0xafb770, 95;
v0xafb770_96 .array/port v0xafb770, 96;
E_0xadd5e0/24 .event anyedge, v0xafb770_93, v0xafb770_94, v0xafb770_95, v0xafb770_96;
v0xafb770_97 .array/port v0xafb770, 97;
v0xafb770_98 .array/port v0xafb770, 98;
v0xafb770_99 .array/port v0xafb770, 99;
v0xafb770_100 .array/port v0xafb770, 100;
E_0xadd5e0/25 .event anyedge, v0xafb770_97, v0xafb770_98, v0xafb770_99, v0xafb770_100;
v0xafb770_101 .array/port v0xafb770, 101;
v0xafb770_102 .array/port v0xafb770, 102;
v0xafb770_103 .array/port v0xafb770, 103;
v0xafb770_104 .array/port v0xafb770, 104;
E_0xadd5e0/26 .event anyedge, v0xafb770_101, v0xafb770_102, v0xafb770_103, v0xafb770_104;
v0xafb770_105 .array/port v0xafb770, 105;
v0xafb770_106 .array/port v0xafb770, 106;
v0xafb770_107 .array/port v0xafb770, 107;
v0xafb770_108 .array/port v0xafb770, 108;
E_0xadd5e0/27 .event anyedge, v0xafb770_105, v0xafb770_106, v0xafb770_107, v0xafb770_108;
v0xafb770_109 .array/port v0xafb770, 109;
v0xafb770_110 .array/port v0xafb770, 110;
v0xafb770_111 .array/port v0xafb770, 111;
v0xafb770_112 .array/port v0xafb770, 112;
E_0xadd5e0/28 .event anyedge, v0xafb770_109, v0xafb770_110, v0xafb770_111, v0xafb770_112;
v0xafb770_113 .array/port v0xafb770, 113;
v0xafb770_114 .array/port v0xafb770, 114;
v0xafb770_115 .array/port v0xafb770, 115;
v0xafb770_116 .array/port v0xafb770, 116;
E_0xadd5e0/29 .event anyedge, v0xafb770_113, v0xafb770_114, v0xafb770_115, v0xafb770_116;
v0xafb770_117 .array/port v0xafb770, 117;
v0xafb770_118 .array/port v0xafb770, 118;
v0xafb770_119 .array/port v0xafb770, 119;
v0xafb770_120 .array/port v0xafb770, 120;
E_0xadd5e0/30 .event anyedge, v0xafb770_117, v0xafb770_118, v0xafb770_119, v0xafb770_120;
v0xafb770_121 .array/port v0xafb770, 121;
v0xafb770_122 .array/port v0xafb770, 122;
v0xafb770_123 .array/port v0xafb770, 123;
v0xafb770_124 .array/port v0xafb770, 124;
E_0xadd5e0/31 .event anyedge, v0xafb770_121, v0xafb770_122, v0xafb770_123, v0xafb770_124;
v0xafb770_125 .array/port v0xafb770, 125;
v0xafb770_126 .array/port v0xafb770, 126;
v0xafb770_127 .array/port v0xafb770, 127;
E_0xadd5e0/32 .event anyedge, v0xafb770_125, v0xafb770_126, v0xafb770_127;
E_0xadd5e0 .event/or E_0xadd5e0/0, E_0xadd5e0/1, E_0xadd5e0/2, E_0xadd5e0/3, E_0xadd5e0/4, E_0xadd5e0/5, E_0xadd5e0/6, E_0xadd5e0/7, E_0xadd5e0/8, E_0xadd5e0/9, E_0xadd5e0/10, E_0xadd5e0/11, E_0xadd5e0/12, E_0xadd5e0/13, E_0xadd5e0/14, E_0xadd5e0/15, E_0xadd5e0/16, E_0xadd5e0/17, E_0xadd5e0/18, E_0xadd5e0/19, E_0xadd5e0/20, E_0xadd5e0/21, E_0xadd5e0/22, E_0xadd5e0/23, E_0xadd5e0/24, E_0xadd5e0/25, E_0xadd5e0/26, E_0xadd5e0/27, E_0xadd5e0/28, E_0xadd5e0/29, E_0xadd5e0/30, E_0xadd5e0/31, E_0xadd5e0/32;
S_0xafb1b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 38, 4 38 0, S_0xafa8d0;
 .timescale 0 0;
v0xafb3b0_0 .var/2s "i", 31 0;
S_0xafd280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xad5760;
 .timescale -12 -12;
E_0xadd8d0 .event anyedge, v0xafe080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xafe080_0;
    %nor/r;
    %assign/vec4 v0xafe080_0, 0;
    %wait E_0xadd8d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xaf8680;
T_4 ;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9f30_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xafa1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9a80_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xaf99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaf8c30_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xaf88f0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaf9130;
    %join;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9a80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaf99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9a80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xafa1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9f30_0, 0;
    %wait E_0xa799f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa97270;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa97270;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaf9130;
    %join;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xaf99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9a80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xafa1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaf9f30_0, 0;
    %wait E_0xa799f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf9b50_0, 0;
    %wait E_0xa97270;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa97270;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %wait E_0xa97270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafa400_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa97270;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xaf9130;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa974c0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xafa400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xafa360_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xafa1d0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xaf99e0_0, 0;
    %assign/vec4 v0xaf9a80_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xaf9da0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xaf9f30_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xa86930;
T_5 ;
    %wait E_0xa98020;
    %load/vec4 v0xaf7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xa8ccf0;
    %jmp t_0;
    .scope S_0xa8ccf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xac4e90_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xac4e90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xac4e90_0;
    %store/vec4a v0xaf7a80, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xac4e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0xac4e90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xa86930;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaf7c20_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaf7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xaf7c20_0;
    %load/vec4 v0xaf7ec0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xaf7c20_0, 0;
T_5.5 ;
    %load/vec4 v0xaf8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaf7a80, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xaf83a0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaf7a80, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaf7a80, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaf7a80, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xaf83a0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaf7a80, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xaf8120_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaf7a80, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xaf8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xaf8040_0;
    %load/vec4 v0xaf83a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xaf7c20_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xafa8d0;
T_6 ;
    %wait E_0xadd5e0;
    %load/vec4 v0xafcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xafb6d0_0;
    %store/vec4 v0xafc830_0, 0, 7;
    %load/vec4 v0xafc960_0;
    %load/vec4 v0xafb6d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xafb770, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xafca70_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xafca70_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xafc830_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xafa8d0;
T_7 ;
    %wait E_0xa98020;
    %load/vec4 v0xafb4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xafb6d0_0, 0;
    %fork t_3, S_0xafb1b0;
    %jmp t_2;
    .scope S_0xafb1b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xafb3b0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xafb3b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0xafb3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xafb770, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xafb3b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xafb3b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xafa8d0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xafcfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xafcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xafb770, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xafb770, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xafb770, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xafb770, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xafb770, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xafcdd0_0;
    %load/vec4 v0xafcc20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xafb770, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0xafcce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xafcc20_0;
    %assign/vec4 v0xafb6d0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xafb6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xafcee0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xafb6d0_0, 0;
T_7.14 ;
T_7.5 ;
    %load/vec4 v0xafcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0xafb6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xafca70_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xafb6d0_0, 0;
T_7.15 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xad5760;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xafdad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xafe080_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xad5760;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xafdad0_0;
    %inv;
    %store/vec4 v0xafdad0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xad5760;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaf9840_0, v0xafe2f0_0, v0xafdad0_0, v0xafda30_0, v0xafdf40_0, v0xafdd60_0, v0xafe650_0, v0xafe5b0_0, v0xafe450_0, v0xafe390_0, v0xafe4f0_0, v0xafdea0_0, v0xafde00_0, v0xafdcc0_0, v0xafdb70_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xad5760;
T_11 ;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xad5760;
T_12 ;
    %wait E_0xa974c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xafdfe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
    %load/vec4 v0xafe140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xafdfe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xafdea0_0;
    %load/vec4 v0xafdea0_0;
    %load/vec4 v0xafde00_0;
    %xor;
    %load/vec4 v0xafdea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xafdcc0_0;
    %load/vec4 v0xafdcc0_0;
    %load/vec4 v0xafdb70_0;
    %xor;
    %load/vec4 v0xafdcc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xafdfe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xafdfe0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response33/top_module.sv";
