#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 16:08:24 2023
# Process ID: 4088
# Current directory: Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5536 Y:\School\ECE 530 - Digital Hardware Design\Projects\P3\AES\AES.xpr
# Log file: Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/vivado.log
# Journal file: Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES\vivado.jou
# Running On: TXAVM001, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 17179 MB
#-----------------------------------------------------------
start_gui
open_project {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.xpr}
close [ open {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.v} w ]
add_files {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.v}}
export_ip_user_files -of_objects  [get_files {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.v}}
file delete -force {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.v}
close [ open {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.sv} w ]
add_files {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.sv}}
create_ip -name axi_uartlite -vendor xilinx.com -library ip -version 2.0 -module_name axi_uartlite_0
set_property -dict [list \
  CONFIG.C_S_AXI_ACLK_FREQ_HZ_d {12} \
  CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart} \
] [get_ips axi_uartlite_0]
generate_target {instantiation_template} [get_files {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}]
generate_target all [get_files  {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}]
catch { config_ip_cache -export [get_ips -all axi_uartlite_0] }
export_ip_user_files -of_objects [get_files {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}]
export_simulation -of_objects [get_files {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}] -directory {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.ip_user_files/sim_scripts} -ip_user_files_dir {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.ip_user_files} -ipstatic_source_dir {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.ip_user_files/ipstatic} -lib_map_path [list {modelsim=Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.cache/compile_simlib/modelsim} {questa=Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.cache/compile_simlib/questa} {riviera=Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.cache/compile_simlib/riviera} {activehdl=Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}] -no_script -reset -force -quiet
remove_files  {{y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci}}
file delete -force {y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/ip/axi_uartlite_0}
file delete -force {y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.gen/sources_1/ip/axi_uartlite_0}
export_ip_user_files -of_objects  [get_files {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.sv}}] -no_script -reset -force -quiet
remove_files  {{Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.sv}}
file delete -force {Y:/School/ECE 530 - Digital Hardware Design/Projects/P3/AES/AES.srcs/sources_1/new/AES_Wrapper.sv}
launch_simulation
source tb_AES_Cntr.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_simulation
source tb_AES_Cntr.tcl
close_sim
