<stg><name>dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %data_15_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %data_14_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %data_12_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %data_11_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %data_8_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %data_7_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %data_6_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %data_5_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %data_4_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %data_2_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %data_1_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %data_0_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="10">
<![CDATA[
entry:12 %sext_ln33 = sext i10 %data_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="9">
<![CDATA[
entry:13 %sext_ln33_1 = sext i9 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="9">
<![CDATA[
entry:14 %sext_ln33_2 = sext i9 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="9">
<![CDATA[
entry:15 %sext_ln33_3 = sext i9 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
entry:16 %sext_ln33_4 = sext i9 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln33_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:17 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:18 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 36, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="9" op_2_bw="11">
<![CDATA[
entry:19 %mult = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %data_0_val_read, i11 0

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="20">
<![CDATA[
entry:20 %sext_ln17 = sext i20 %mult

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="9" op_2_bw="13">
<![CDATA[
entry:21 %tmp_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i9.i13, i9 %data_2_val_read, i13 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="22">
<![CDATA[
entry:22 %sext_ln42_1 = sext i22 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="14">
<![CDATA[
entry:23 %mult_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i14, i9 %data_2_val_read, i14 0

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="9">
<![CDATA[
entry:24 %sext_ln73 = sext i9 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="9" op_2_bw="13">
<![CDATA[
entry:25 %mult_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i9.i13, i9 %data_4_val_read, i13 0

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="22">
<![CDATA[
entry:26 %sext_ln42_2 = sext i22 %mult_5

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
entry:27 %sext_ln42 = sext i9 %data_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:28 %mult_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %data_6_val_read, i9 0

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="18">
<![CDATA[
entry:29 %sext_ln17_1 = sext i18 %mult_6

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="9" op_2_bw="11">
<![CDATA[
entry:30 %mult_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %data_7_val_read, i11 0

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="20">
<![CDATA[
entry:31 %sext_ln17_2 = sext i20 %mult_7

]]></Node>
<StgValue><ssdm name="sext_ln17_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="8">
<![CDATA[
entry:32 %sext_ln73_1 = sext i8 %data_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
entry:33 %mult_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %data_12_val_read, i12 0

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="20">
<![CDATA[
entry:34 %sext_ln42_3 = sext i20 %mult_8

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="14">
<![CDATA[
entry:35 %mult_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i14, i9 %data_15_val_read, i14 0

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:36 %sub_ln58 = sub i23 %sext_ln17, i23 %mult_4

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:37 %add_ln58 = add i21 %sext_ln42_3, i21 32768

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="21">
<![CDATA[
entry:38 %sext_ln58 = sext i21 %add_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:39 %sub_ln58_1 = sub i23 %sext_ln58, i23 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="sub_ln58_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:40 %add_ln58_11 = add i23 %sub_ln58_1, i23 %sub_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:41 %tmp36 = add i10 %sext_ln73, i10 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="10">
<![CDATA[
entry:42 %tmp36_cast = sext i10 %tmp36

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:43 %tmp5 = add i11 %tmp36_cast, i11 %sext_ln42

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:44 %tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %tmp5, i11 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="22">
<![CDATA[
entry:45 %p_shl = sext i22 %tmp

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:46 %tmp772 = add i10 %sext_ln33_3, i10 %sext_ln33_4

]]></Node>
<StgValue><ssdm name="tmp772"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
entry:47 %tmp_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %tmp772, i12 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="22">
<![CDATA[
entry:48 %tmp8 = sext i22 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:49 %add_ln58_12 = add i23 %tmp8, i23 %sext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:50 %sub_ln58_2 = sub i23 %add_ln58_12, i23 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="sub_ln58_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:51 %add_ln58_13 = add i23 %mult_9, i23 147456

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:52 %sub_ln58_3 = sub i23 %add_ln58_13, i23 %p_shl

]]></Node>
<StgValue><ssdm name="sub_ln58_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:53 %add_ln58_14 = add i23 %sub_ln58_3, i23 %sub_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
entry:54 %data_12_val_cast10 = sext i8 %data_12_val_read

]]></Node>
<StgValue><ssdm name="data_12_val_cast10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
entry:55 %data_11_val_cast11 = sext i8 %data_11_val_read

]]></Node>
<StgValue><ssdm name="data_11_val_cast11"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="9">
<![CDATA[
entry:56 %data_15_val_cast22 = sext i9 %data_15_val_read

]]></Node>
<StgValue><ssdm name="data_15_val_cast22"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:57 %empty = add i9 %data_12_val_cast10, i9 %data_11_val_cast11

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="9">
<![CDATA[
entry:58 %p_cast = sext i9 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %tmp1170 = sub i10 %data_15_val_cast22, i10 %p_cast

]]></Node>
<StgValue><ssdm name="tmp1170"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="23" op_1_bw="10" op_2_bw="13">
<![CDATA[
entry:60 %tmp12 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %tmp1170, i13 0

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:61 %tmp41 = add i11 %sext_ln33_2, i11 %sext_ln33

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:62 %tmp1468 = add i11 %tmp41, i11 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="tmp1468"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="11" op_2_bw="12">
<![CDATA[
entry:63 %tmp15 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i12, i11 %tmp1468, i12 0

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:64 %add_ln58_15 = add i23 %tmp15, i23 %sext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:65 %add_ln58_16 = add i23 %tmp12, i23 8224768

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:66 %add_ln58_17 = add i23 %add_ln58_16, i23 %add_ln58_15

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="9">
<![CDATA[
entry:67 %data_8_val_cast13 = sext i9 %data_8_val_read

]]></Node>
<StgValue><ssdm name="data_8_val_cast13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:68 %tmp1666 = add i10 %data_15_val_cast22, i10 %data_8_val_cast13

]]></Node>
<StgValue><ssdm name="tmp1666"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="21" op_1_bw="10" op_2_bw="11">
<![CDATA[
entry:69 %tmp_17 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i10.i11, i10 %tmp1666, i11 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="21">
<![CDATA[
entry:70 %tmp_20_cast = sext i21 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="9">
<![CDATA[
entry:71 %data_7_val_cast15 = sext i9 %data_7_val_read

]]></Node>
<StgValue><ssdm name="data_7_val_cast15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %tmp1964 = sub i10 %sext_ln33_4, i10 %data_7_val_cast15

]]></Node>
<StgValue><ssdm name="tmp1964"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:73 %tmp_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp1964, i10 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="21" op_0_bw="20">
<![CDATA[
entry:74 %sext_ln58_4 = sext i20 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:75 %add_ln58_18 = add i23 %sext_ln42_2, i23 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:76 %add_ln58_19 = add i23 %add_ln58_18, i23 %mult_4

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:77 %sub_ln58_4 = sub i21 %sext_ln58_4, i21 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="sub_ln58_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="21">
<![CDATA[
entry:78 %sext_ln58_5 = sext i21 %sub_ln58_4

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:79 %add_ln58_20 = add i22 %tmp_20_cast, i22 24576

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="22">
<![CDATA[
entry:80 %sext_ln58_6 = sext i22 %add_ln58_20

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:81 %add_ln58_21 = add i23 %sext_ln58_6, i23 %sext_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:82 %add_ln58_22 = add i23 %add_ln58_21, i23 %add_ln58_19

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %add_ln58_14, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %trunc_ln111_6 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %add_ln58_17, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln111_6"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln111_7 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %add_ln58_22, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln111_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %trunc_ln111_8 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %add_ln58_11, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln111_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:87 %newret = insertvalue i36 <undef>, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:88 %newret2 = insertvalue i36 %newret, i9 %trunc_ln111_6

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:89 %newret4 = insertvalue i36 %newret2, i9 %trunc_ln111_7

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:90 %newret6 = insertvalue i36 %newret4, i9 %trunc_ln111_8

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="36">
<![CDATA[
entry:91 %ret_ln111 = ret i36 %newret6

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
