Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/t5_laborg_mano_ney/top_isim_beh.exe -prj E:/t5_laborg_mano_ney/top_beh.prj work.top 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/t5_laborg_mano_ney/trab.vhd" into library work
Parsing VHDL file "E:/t5_laborg_mano_ney/dspl_drv_nexys.vhd" into library work
Parsing VHDL file "E:/t5_laborg_mano_ney/debouncezao.vhd" into library work
Parsing VHDL file "E:/t5_laborg_mano_ney/top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity trab [trab_default]
Compiling architecture dspl_drv of entity dspl_drv [dspl_drv_default]
Compiling architecture behavioral of entity debouncezao [debouncezao_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable E:/t5_laborg_mano_ney/top_isim_beh.exe
Fuse Memory Usage: 25360 KB
Fuse CPU Usage: 233 ms
