Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0.ip --block-symbol-file --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/gmii_sgmii_adapter_0 --family=Agilex --part=AGFB014R24B2E2V
Info: altera_gmii_to_sgmii_adapter_inst.altclkctrl_inst: Clock Division has been disabled. Uncheck clock gating in the 'Clocks and Gating' tab to access Clock Division.
Info: gmii_sgmii_adapter_0: "Transforming system: gmii_sgmii_adapter_0"
Info: gmii_sgmii_adapter_0: "Naming system components in system: gmii_sgmii_adapter_0"
Info: gmii_sgmii_adapter_0: "Processing generation queue"
Info: gmii_sgmii_adapter_0: "Generating: gmii_sgmii_adapter_0"
Info: gmii_sgmii_adapter_0: "Generating: altera_gmii_to_sgmii_adapter"
Warning: add_fileset_file: Extra arguments ignored -no_auto_inst_discovery
Info: altclkctrl_inst: "Generating: altclkctrl_inst"
Info: gmii_sgmii_adapter_0: "Generating: altclkctrl_inst"
Info: gmii_sgmii_adapter_0: "Generating: gmii_sgmii_adapter_0_intelclkctrl_200_kpobney"
Info: altclkctrl_inst: Generating top-level entity gmii_sgmii_adapter_0_intelclkctrl_200_kpobney.
Info: altclkctrl_inst: Verilog entity generation was successful
Info: gmii_sgmii_adapter_0: Done "gmii_sgmii_adapter_0" with 4 modules, 14 files
Info: Finished: Create HDL design files for synthesis
