<module name="RFBI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RFBI_REVISION" acronym="RFBI_REVISION" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x10" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="RFBI_SYSCONFIG" acronym="RFBI_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Slave interface power management, Idle req/ack control. 0h (R/W) = Force-idle. An idle request is acknowledged unconditionally. 1h (R/W) = No-idle. An idle request is never acknowledged. 2h (R/W) = Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Sets this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0. 0h (R/W) = Normal mode 1h (R/W) = The module is reset" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy (OCP clock and display controller clock) 0h (R/W) = OCP clock and display controller clock are free-running 1h (R/W) = Automatic clock gating strategy is applied for the OCP clock and display controller clock, based on the OCP interface and internal activity." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_SYSSTATUS" acronym="RFBI_SYSSTATUS" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved for module-specific status information. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="BUSYRFBIDATA" width="1" begin="9" end="9" resetval="0x0" description="Data are pending to be processed from internal FIFO. 0h (R) = No data pending 1h (R) = Some data are pending" range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="8" end="8" resetval="0x0" description="OCP Slave port busy status bit 0h (R) = The access to the following register is not stall: 1h (R) = The access to any of the following registers is stall:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved for OCP socket status information. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal reset monitoring. It can be used to determine when a HW reset is completed or when a SW reset is completed (software has set 0h (R) = Internal module reset is on-going 1h (R) = Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="RFBI_CONTROL" acronym="RFBI_CONTROL" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SMART_DMA_REQ" width="1" begin="8" end="8" resetval="0x0" description="Smart DMA request 0h (R/W) = The dmareq is asserted and de-asserted depending on FIFO space even if MIdlereq is high in smart idle/no-idle mode and the entire burst gets error responses from the module. 1h (R/W) = The dmareq is de-asserted after 2 clk cycles if it has been asserted for more than or equal to 2 clk cycles and MIdlereq is high in smart idle or no idle mode. No more burst requests will be given even if the space is available in the FIFO." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_DMA_REQ" width="1" begin="7" end="7" resetval="0x0" description="Disable DMA request 0h (R/W) = The dmareq is enabled and the signal is generated based on the space available and the request coming into the data register 1h (R/W) = The dmareq is disabled and the signal is not generated at all based on space in FIFO. It stays high until the DISABLE DMAREQ is high even if there is space in FIFO to take requests" range="" rwaccess="RW"/>
    <bitfield id="HIGHTHRESHOLD" width="2" begin="6" end="5" resetval="0x0" description="Defines the FIFO high threshold used by HW to assert DMA request. Used only if data written to 0h (R/W) = Size of the transfer of 4 words of 32-bit wide 1h (R/W) = Size of the transfer of 8 words of 32-bit wide 2h (R/W) = Size of the transfer of 16 words of 32-bit wide" range="" rwaccess="RW"/>
    <bitfield id="ITE" width="1" begin="4" end="4" resetval="0x0" description="Internal Trigger 0h (R/W) = H/W waits for ITE bit to be set if in internal trigger mode for the configuration in use. 1h (R/W) = User sets the ITE bit to start the transfer, when H/W takes into account the bit, the H/W resets it." range="" rwaccess="RW"/>
    <bitfield id="CONFIGSELECT" width="2" begin="3" end="2" resetval="0x0" description="Select the CS and configuration 0h (R/W) = No CS selected 1h (R/W) = CS0 selected and configuration #0 2h (R/W) = CS1 selected and configuration #1 3h (R/W) = CS0 and CS1 both selected (only the configuration for CS0 is used)" range="" rwaccess="RW"/>
    <bitfield id="BYPASSMODE" width="1" begin="1" end="1" resetval="0x1" description="Bypass Mode 0h (R/W) = The bypass mode not selected 1h (R/W) = The bypass mode is selected" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable/Disable flag 0h (R/W) = Disable the RFBI module 1h (R/W) = Enable the RFBI module" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_PIXEL_CNT" acronym="RFBI_PIXEL_CNT" offset="0x44" width="32" description="">
    <bitfield id="PIXELCNT" width="32" begin="31" end="0" resetval="0x0" description="Pixel counter value. The SW indicates the number of pixels to transfer to the LCD panel frame buffer. The value is set when the module is disabled. During the transfer the HW decrements the register when a pixel has been sent to the RFB." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_LINE_NUMBER" acronym="RFBI_LINE_NUMBER" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="LINENUMBER" width="11" begin="10" end="0" resetval="0x0" description="Programmable line number" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_CMD" acronym="RFBI_CMD" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CMD" width="16" begin="15" end="0" resetval="0x0" description="Command Value. 8/9/12/16 bit value depending on the parallelMode. [7:0] 8-bit DataType [8:0] 9-bit DataType [11:0] 12-bit DataType [15:0] 16-bit DataType" range="" rwaccess="W"/>
  </register>
  <register id="RFBI_PARAM" acronym="RFBI_PARAM" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="PARAM" width="16" begin="15" end="0" resetval="0x0" description="Param Value. 8/9/12/16 bit value depending on the parallelMode. [7:0] 8-bit DataType [8:0] 9-bit DataType [11:0] 12-bit DataType [15:0] 16-bit DataType" range="" rwaccess="W"/>
  </register>
  <register id="RFBI_DATA" acronym="RFBI_DATA" offset="0x54" width="32" description="">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data value. 12/16/18/24/2x16 bit value depending on the DataType. [11:0] 12-bit DataType [15:0] 16-bit DataType [17:0] 18-bit DataType [23:0] 24-bit DataType [31:0] 2x16-bit DataType" range="" rwaccess="W"/>
  </register>
  <register id="RFBI_READ" acronym="RFBI_READ" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="READ" width="16" begin="15" end="0" resetval="0x0" description="Read Value. 8/9/12/16 bit value depending on the parallelMode. [7:0] 8-bit DataType [8:0] 9-bit DataType [11:0] 12-bit DataType [15:0] 16-bit DataType" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_STATUS" acronym="RFBI_STATUS" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="STATUS" width="16" begin="15" end="0" resetval="0x0" description="Status value. 8/9/12/16 bit value depending on the parallelMode. [7:0] 8-bit DataType [8:0] 9-bit DataType [11:0] 12-bit DataType [15:0] 16-bit DataType" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_CONFIG__0" acronym="RFBI_CONFIG__0" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="HSYNCPOLARITY" width="1" begin="21" end="21" resetval="0x1" description="HSYNC polarity 0h (R/W) = HSYNC active low 1h (R/W) = HSYNC active high" range="" rwaccess="RW"/>
    <bitfield id="TE_VSYNC_POLARITY" width="1" begin="20" end="20" resetval="0x1" description="TE or VSYNC Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="CSPOLARITY" width="1" begin="19" end="19" resetval="0x0" description="CS Polarity 0h (R/W) = CS active low 1h (R/W) = CS active high" range="" rwaccess="RW"/>
    <bitfield id="WEPOLARITY" width="1" begin="18" end="18" resetval="0x0" description="WE Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="REPOLARITY" width="1" begin="17" end="17" resetval="0x0" description="RE Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="A0POLARITY" width="1" begin="16" end="16" resetval="0x1" description="A0 Polarity 0h (R/W) = A0 active low 1h (R/W) = A0 active high" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="UNUSEDBITS" width="2" begin="12" end="11" resetval="0x0" description="State of unused bits 0h (R/W) = low level (0) 1h (R/W) = high level (1) 2h (R/W) = unchanged from previous state" range="" rwaccess="RW"/>
    <bitfield id="CYCLEFORMAT" width="2" begin="10" end="9" resetval="0x0" description="Cycle format 0h (R/W) = 1 cycle for 1 pixel 1h (R/W) = 2 cycles for 1 pixel 2h (R/W) = 3 cycles for 1 pixel 3h (R/W) = 3 cycles for 2 pixels" range="" rwaccess="RW"/>
    <bitfield id="OCPFORMAT" width="2" begin="8" end="7" resetval="0x0" description="OCP Write Access format 0h (R/W) = 1 pixel per OCP access to the register data 2h (R/W) = 2 pixels per OCP access to the register data with 1st pixel at the position [15:0] 3h (R/W) = 2 pixels per OCP access to the register data with 1st pixel at the position [31:16]" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE" width="2" begin="6" end="5" resetval="0x0" description="Data type from the display controller and OCP slave port 0h (R/W) = 12-bit 1h (R/W) = 16-bit 2h (R/W) = 18-bit 3h (R/W) = 24-bit" range="" rwaccess="RW"/>
    <bitfield id="TIMEGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Multiplies signal timing latencies by two 0h (R/W) = x2 latencies disabled 1h (R/W) = x2 latencies enabled" range="" rwaccess="RW"/>
    <bitfield id="TRIGGERMODE" width="2" begin="3" end="2" resetval="0x0" description="Trigger Mode 0h (R/W) = 00 Internal trigger mode ( 1h (R/W) = Tearing Effect Signal, RFBI_TEVSYNC0 is used with programmable line counter defined in 2h (R/W) = External trigger mode (RFBI_TEVSYNC/RFBI_HSYNC with programmable line counter defined in" range="" rwaccess="RW"/>
    <bitfield id="PARALLELMODE" width="2" begin="1" end="0" resetval="0x0" description="Parallel Mode 0h (R/W) = 8-bit parallel output interface selected 1h (R/W) = 9-bit parallel output interface selected 2h (R/W) = 12-bit parallel output interface selected 3h (R/W) = 16-bit parallel output interface selected" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_ONOFF_TIME__0" acronym="RFBI_ONOFF_TIME__0" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="REOFFTIME" width="6" begin="29" end="24" resetval="0x0" description="Read Enable de-assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="REONTIME" width="4" begin="23" end="20" resetval="0x0" description="Read Enable assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="6" begin="19" end="14" resetval="0x0" description="Write Enable de-assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="13" end="10" resetval="0x0" description="Write Enable assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="CSOFFTIME" width="6" begin="9" end="4" resetval="0x0" description="CS de-assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x0" description="CS assertion time from start access time. Number of OCPClk cycles" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_CYCLE_TIME__0" acronym="RFBI_CYCLE_TIME__0" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="ACCESSTIME" width="6" begin="27" end="22" resetval="0x0" description="Access Time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="WRENABLE" width="1" begin="21" end="21" resetval="0x0" description="Write to Read Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Write to Read access 1h (R/W) = CSPulseWidth applies on Write to Read access" range="" rwaccess="RW"/>
    <bitfield id="WWENABLE" width="1" begin="20" end="20" resetval="0x0" description="Write to Write Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Write to Write access 1h (R/W) = CSPulseWidth applies on Write to Write access" range="" rwaccess="RW"/>
    <bitfield id="RRENABLE" width="1" begin="19" end="19" resetval="0x0" description="Read to Read Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Read to Read access 1h (R/W) = CSPulseWidth applies on Read to Read access" range="" rwaccess="RW"/>
    <bitfield id="RWENABLE" width="1" begin="18" end="18" resetval="0x0" description="Read to Write Pulse Width Enable (same CS). 0h (R/W) = CSPulseWidth does not apply on Read to Write access 1h (R/W) = CSPulseWidth applies on Read to Write access" range="" rwaccess="RW"/>
    <bitfield id="CSPULSEWIDTH" width="6" begin="17" end="12" resetval="0x0" description="CS Pulse Width. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="RECYCLETIME" width="6" begin="11" end="6" resetval="0x0" description="RE Cycle Time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="WECYCLETIME" width="6" begin="5" end="0" resetval="0x0" description="WE Cycle Time. Number of OCPClk cycles." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE1__0" acronym="RFBI_DATA_CYCLE1__0" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE2__0" acronym="RFBI_DATA_CYCLE2__0" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE3__0" acronym="RFBI_DATA_CYCLE3__0" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_CONFIG__1" acronym="RFBI_CONFIG__1" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="" rwaccess="R"/>
    <bitfield id="HSYNCPOLARITY" width="1" begin="21" end="21" resetval="0x1" description="HSYNC polarity 0h (R/W) = HSYNC active low 1h (R/W) = HSYNC active high" range="" rwaccess="RW"/>
    <bitfield id="TE_VSYNC_POLARITY" width="1" begin="20" end="20" resetval="0x1" description="TE or VSYNC Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="CSPOLARITY" width="1" begin="19" end="19" resetval="0x0" description="CS Polarity 0h (R/W) = CS active low 1h (R/W) = CS active high" range="" rwaccess="RW"/>
    <bitfield id="WEPOLARITY" width="1" begin="18" end="18" resetval="0x0" description="WE Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="REPOLARITY" width="1" begin="17" end="17" resetval="0x0" description="RE Polarity 0h (R/W) = active low 1h (R/W) = active high" range="" rwaccess="RW"/>
    <bitfield id="A0POLARITY" width="1" begin="16" end="16" resetval="0x1" description="A0 Polarity 0h (R/W) = A0 active low 1h (R/W) = A0 active high" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="UNUSEDBITS" width="2" begin="12" end="11" resetval="0x0" description="State of unused bits 0h (R/W) = low level (0) 1h (R/W) = high level (1) 2h (R/W) = unchanged from previous state" range="" rwaccess="RW"/>
    <bitfield id="CYCLEFORMAT" width="2" begin="10" end="9" resetval="0x0" description="Cycle format 0h (R/W) = 1 cycle for 1 pixel 1h (R/W) = 2 cycles for 1 pixel 2h (R/W) = 3 cycles for 1 pixel 3h (R/W) = 3 cycles for 2 pixels" range="" rwaccess="RW"/>
    <bitfield id="OCPFORMAT" width="2" begin="8" end="7" resetval="0x0" description="OCP Write Access format 0h (R/W) = 1 pixel per OCP access to the register data 2h (R/W) = 2 pixels per OCP access to the register data with 1st pixel at the position [15:0] 3h (R/W) = 2 pixels per OCP access to the register data with 1st pixel at the position [31:16]" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE" width="2" begin="6" end="5" resetval="0x0" description="Data type from the display controller and OCP slave port 0h (R/W) = 12-bit 1h (R/W) = 16-bit 2h (R/W) = 18-bit 3h (R/W) = 24-bit" range="" rwaccess="RW"/>
    <bitfield id="TIMEGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Multiplies signal timing latencies by two 0h (R/W) = x2 latencies disabled 1h (R/W) = x2 latencies enabled" range="" rwaccess="RW"/>
    <bitfield id="TRIGGERMODE" width="2" begin="3" end="2" resetval="0x0" description="Trigger Mode 0h (R/W) = 00 Internal trigger mode (ITE bit mode) 1h (R/W) = Tearing Effect Signal, RFBI_TE_VSYNC0 is used with programmable line counter defined in 2h (R/W) = External trigger mode (RFB_TE_VSYNC/RFB_HSYNC with programmable line counter defined in" range="" rwaccess="RW"/>
    <bitfield id="PARALLELMODE" width="2" begin="1" end="0" resetval="0x0" description="Parallel Mode 0h (R/W) = 8-bit parallel output interface selected 1h (R/W) = 9-bit parallel output interface selected 2h (R/W) = 12-bit parallel output interface selected 3h (R/W) = 16-bit parallel output interface selected" range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_ONOFF_TIME__1" acronym="RFBI_ONOFF_TIME__1" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="REOFFTIME" width="6" begin="29" end="24" resetval="0x0" description="Read Enable de-assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="REONTIME" width="4" begin="23" end="20" resetval="0x0" description="Read Enable assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="6" begin="19" end="14" resetval="0x0" description="Write Enable de-assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="13" end="10" resetval="0x0" description="Write Enable assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="CSOFFTIME" width="6" begin="9" end="4" resetval="0x0" description="CS de-assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x0" description="CS assertion time from start access time. Number of OCPClk cycles." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_CYCLE_TIME__1" acronym="RFBI_CYCLE_TIME__1" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="ACCESSTIME" width="6" begin="27" end="22" resetval="0x0" description="Access Time. Number of OCPClk cycles" range="" rwaccess="RW"/>
    <bitfield id="WRENABLE" width="1" begin="21" end="21" resetval="0x0" description="Write to Read Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Write to Read access 1h (R/W) = CSPulseWidth applies on Write to Read access" range="" rwaccess="RW"/>
    <bitfield id="WWENABLE" width="1" begin="20" end="20" resetval="0x0" description="Write to Write Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Write to Write access 1h (R/W) = CSPulseWidth applies on Write to Write access" range="" rwaccess="RW"/>
    <bitfield id="RRENABLE" width="1" begin="19" end="19" resetval="0x0" description="Read to Read Pulse Width Enable (same CS) 0h (R/W) = CSPulseWidth does not apply on Read to Read access 1h (R/W) = CSPulseWidth applies on Read to Read access" range="" rwaccess="RW"/>
    <bitfield id="RWENABLE" width="1" begin="18" end="18" resetval="0x0" description="Read to Write Pulse Width Enable (same CS). 0h (R/W) = CSPulseWidth does not apply on Read to Write access 1h (R/W) = CSPulseWidth applies on Read to Write access" range="" rwaccess="RW"/>
    <bitfield id="CSPULSEWIDTH" width="6" begin="17" end="12" resetval="0x0" description="CS Pulse. Width Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="RECYCLETIME" width="6" begin="11" end="6" resetval="0x0" description="RE Cycle. Time Number of OCPClk cycles." range="" rwaccess="RW"/>
    <bitfield id="WECYCLETIME" width="6" begin="5" end="0" resetval="0x0" description="WE Cycle. Time Number of OCPClk cycles." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE1__1" acronym="RFBI_DATA_CYCLE1__1" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE2__1" acronym="RFBI_DATA_CYCLE2__1" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_DATA_CYCLE3__1" acronym="RFBI_DATA_CYCLE3__1" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL2" width="4" begin="27" end="24" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#2 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL2" width="5" begin="20" end="16" resetval="0x0" description="Number of bits. Number of bits from the pixel #2 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="BITALIGNMENTPIXEL1" width="4" begin="11" end="8" resetval="0x0" description="Bit alignment. Alignment of the bits from pixel#1 on the output interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="NBBITSPIXEL1" width="5" begin="4" end="0" resetval="0x0" description="Number of bits. Number of bits from the pixel #1 (value from 0 to 16 bits). The values from 17 to 31 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_VSYNC_WIDTH" acronym="RFBI_VSYNC_WIDTH" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="MINVSYNCPULSEWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Programmable min VSYNC pulse width. Minimum VSYNC pulse width from 0 to 65535. Number of OCP clock cycles to determine when VSYNC pulse occurs. The values 0 and 1 are invalid." range="" rwaccess="RW"/>
  </register>
  <register id="RFBI_HSYNC_WIDTH" acronym="RFBI_HSYNC_WIDTH" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="MINHSYNCPULSEWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Programmable min HSYNC pulse width. Minimum HSYNC pulse width from 0 to 65535. Number of OCP clock cycles to determine when HSYNC pulse occurs.The values 0 and 1 are invalid." range="" rwaccess="RW"/>
  </register>
</module>
