\hypertarget{struct_port_group}{}\doxysection{Port\+Group Struct Reference}
\label{struct_port_group}\index{PortGroup@{PortGroup}}


\mbox{\hyperlink{struct_port_group}{Port\+Group}} hardware registers.  




{\ttfamily \#include $<$port.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_port_group_a533ab975abaff02b836eb54561ed0a13}\label{struct_port_group_a533ab975abaff02b836eb54561ed0a13}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r___type}{PORT\+\_\+\+DIR\+\_\+\+Type}} {\bfseries DIR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) Data Direction. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a105f4e4b1a80ff2b68d19f98c58e2c65}\label{struct_port_group_a105f4e4b1a80ff2b68d19f98c58e2c65}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type}{PORT\+\_\+\+DIRCLR\+\_\+\+Type}} {\bfseries DIRCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Data Direction Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a33408604fc6e045323d25d605a895b15}\label{struct_port_group_a33408604fc6e045323d25d605a895b15}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type}{PORT\+\_\+\+DIRSET\+\_\+\+Type}} {\bfseries DIRSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) Data Direction Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_af7bc02326500d6fff2db47cbd0568130}\label{struct_port_group_af7bc02326500d6fff2db47cbd0568130}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type}{PORT\+\_\+\+DIRTGL\+\_\+\+Type}} {\bfseries DIRTGL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 32) Data Direction Toggle. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a865fdbe2a7cb1339868e58d9a244031c}\label{struct_port_group_a865fdbe2a7cb1339868e58d9a244031c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t___type}{PORT\+\_\+\+OUT\+\_\+\+Type}} {\bfseries OUT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Data Output Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a817b54b38d64825d862ae2a5fc6386aa}\label{struct_port_group_a817b54b38d64825d862ae2a5fc6386aa}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type}{PORT\+\_\+\+OUTCLR\+\_\+\+Type}} {\bfseries OUTCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Data Output Value Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a97265e4a39bd1fc6b0f28db7cb9fa4ae}\label{struct_port_group_a97265e4a39bd1fc6b0f28db7cb9fa4ae}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type}{PORT\+\_\+\+OUTSET\+\_\+\+Type}} {\bfseries OUTSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Data Output Value Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a5367798690cf523de14f6a7b16dd6765}\label{struct_port_group_a5367798690cf523de14f6a7b16dd6765}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type}{PORT\+\_\+\+OUTTGL\+\_\+\+Type}} {\bfseries OUTTGL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1C (R/W 32) Data Output Value Toggle. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a98613cc1bfe5fdc666400f0cb4dd9f2e}\label{struct_port_group_a98613cc1bfe5fdc666400f0cb4dd9f2e}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_p_o_r_t___i_n___type}{PORT\+\_\+\+IN\+\_\+\+Type}} {\bfseries IN}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/ 32) Data Input Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a1a3e80749252d99d74d682c1df280d2c}\label{struct_port_group_a1a3e80749252d99d74d682c1df280d2c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type}{PORT\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x24 (R/W 32) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a2db67b1c96ebd644f590b0b0e02b20c5}\label{struct_port_group_a2db67b1c96ebd644f590b0b0e02b20c5}} 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{PORT\+\_\+\+WRCONFIG\+\_\+\+Type}} {\bfseries WRCONFIG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x28 ( /W 32) Write Configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a65131bdfa98d6b12ee2a696e8e09b293}\label{struct_port_group_a65131bdfa98d6b12ee2a696e8e09b293}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_port_group_af4414227adc97a6b8d01648749157e9f}\label{struct_port_group_af4414227adc97a6b8d01648749157e9f}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type}{PORT\+\_\+\+PMUX\+\_\+\+Type}} {\bfseries PMUX} \mbox{[}16\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x30 (R/W 8) Peripheral Multiplexing n. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_a8ec7cfd4ffda5e527b61492f2ea10514}\label{struct_port_group_a8ec7cfd4ffda5e527b61492f2ea10514}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type}{PORT\+\_\+\+PINCFG\+\_\+\+Type}} {\bfseries PINCFG} \mbox{[}32\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x40 (R/W 8) Pin Configuration n. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_port_group_ae2421ca8230ebb1ac90f2af6dda04377}\label{struct_port_group_ae2421ca8230ebb1ac90f2af6dda04377}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x20\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\mbox{\hyperlink{struct_port_group}{Port\+Group}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
