<?xml version="1.0"?>
<features:sdk_features xmlns:features="http://swtools.freescale.net/XSD/features/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/features/1.0 http://swtools.freescale.net/XSD/features/1.0/features.xsd" prefix="FSL_FEATURE_">
  <soc_specific id="SOC">
    <feature name="SOC_ADC16_COUNT" value="2" description="ADC16 availability on the SoC."/>
    <feature name="SOC_AIPS_COUNT" value="2" description="AIPS availability on the SoC."/>
    <feature name="SOC_AXBS_COUNT" value="1" description="AXBS availability on the SoC."/>
    <feature name="SOC_FLEXCAN_COUNT" value="2" description="FLEXCAN availability on the SoC."/>
    <feature name="SOC_MMCAU_COUNT" value="1" description="MMCAU availability on the SoC."/>
    <feature name="SOC_CMP_COUNT" value="4" description="CMP availability on the SoC."/>
    <feature name="SOC_CMT_COUNT" value="1" description="CMT availability on the SoC."/>
    <feature name="SOC_CRC_COUNT" value="1" description="CRC availability on the SoC."/>
    <feature name="SOC_DAC_COUNT" value="2" description="DAC availability on the SoC."/>
    <feature name="SOC_EDMA_COUNT" value="1" description="EDMA availability on the SoC."/>
    <feature name="SOC_DMAMUX_COUNT" value="1" description="DMAMUX availability on the SoC."/>
    <feature name="SOC_DSPI_COUNT" value="3" description="DSPI availability on the SoC."/>
    <feature name="SOC_ENET_COUNT" value="1" description="ENET availability on the SoC."/>
    <feature name="SOC_EWM_COUNT" value="1" description="EWM availability on the SoC."/>
    <feature name="SOC_FB_COUNT" value="1" description="FB availability on the SoC."/>
    <feature name="SOC_FMC_COUNT" value="1" description="FMC availability on the SoC."/>
    <feature name="SOC_FTFE_COUNT" value="1" description="FTFE availability on the SoC."/>
    <feature name="SOC_FTM_COUNT" value="4" description="FTM availability on the SoC."/>
    <feature name="SOC_GPIO_COUNT" value="5" description="GPIO availability on the SoC."/>
    <feature name="SOC_I2C_COUNT" value="4" description="I2C availability on the SoC."/>
    <feature name="SOC_I2S_COUNT" value="1" description="I2S availability on the SoC."/>
    <feature name="SOC_LLWU_COUNT" value="1" description="LLWU availability on the SoC."/>
    <feature name="SOC_LMEM_COUNT" value="1" description="LMEM availability on the SoC."/>
    <feature name="SOC_LPTMR_COUNT" value="1" description="LPTMR availability on the SoC."/>
    <feature name="SOC_LPUART_COUNT" value="1" description="LPUART availability on the SoC."/>
    <feature name="SOC_MCG_COUNT" value="1" description="MCG availability on the SoC."/>
    <feature name="SOC_MCM_COUNT" value="1" description="MCM availability on the SoC."/>
    <feature name="SOC_SYSMPU_COUNT" value="1" description="SYSMPU availability on the SoC."/>
    <feature name="SOC_OSC_COUNT" value="1" description="OSC availability on the SoC."/>
    <feature name="SOC_PDB_COUNT" value="1" description="PDB availability on the SoC."/>
    <feature name="SOC_PIT_COUNT" value="1" description="PIT availability on the SoC."/>
    <feature name="SOC_PMC_COUNT" value="1" description="PMC availability on the SoC."/>
    <feature name="SOC_PORT_COUNT" value="5" description="PORT availability on the SoC."/>
    <feature name="SOC_RCM_COUNT" value="1" description="RCM availability on the SoC."/>
    <feature name="SOC_RFSYS_COUNT" value="1" description="RFSYS availability on the SoC."/>
    <feature name="SOC_RFVBAT_COUNT" value="1" description="RFVBAT availability on the SoC."/>
    <feature name="SOC_RNG_COUNT" value="1" description="RNG availability on the SoC."/>
    <feature name="SOC_RTC_COUNT" value="1" description="RTC availability on the SoC."/>
    <feature name="SOC_SDHC_COUNT" value="1" description="SDHC availability on the SoC."/>
    <feature name="SOC_SDRAM_COUNT" value="1" description="SDRAM availability on the SoC."/>
    <feature name="SOC_SIM_COUNT" value="1" description="SIM availability on the SoC."/>
    <feature name="SOC_SMC_COUNT" value="1" description="SMC availability on the SoC."/>
    <feature name="SOC_TPM_COUNT" value="2" description="TPM availability on the SoC."/>
    <feature name="SOC_TSI_COUNT" value="1" description="TSI availability on the SoC."/>
    <feature name="SOC_UART_COUNT" value="5" description="UART availability on the SoC."/>
    <feature name="SOC_USB_COUNT" value="1" description="USB availability on the SoC."/>
    <feature name="SOC_USBDCD_COUNT" value="1" description="USBDCD availability on the SoC."/>
    <feature name="SOC_USBHS_COUNT" value="1" description="USBHS availability on the SoC."/>
    <feature name="SOC_USBHSDCD_COUNT" value="1" description="USBHSDCD availability on the SoC."/>
    <feature name="SOC_USBPHY_COUNT" value="1" description="USBPHY availability on the SoC."/>
    <feature name="SOC_VREF_COUNT" value="1" description="VREF availability on the SoC."/>
    <feature name="SOC_WDOG_COUNT" value="1" description="WDOG availability on the SoC."/>
  </soc_specific>
  <module_specific id="ADC16">
    <feature name="ADC16_HAS_PGA" value="0" description="Has Programmable Gain Amplifier (PGA) in ADC (register PGA)."/>
    <feature name="ADC16_HAS_PGA_CHOPPING" value="0" description="Has PGA chopping control in ADC (bit PGA[PGACHPb] or PGA[PGACHP])."/>
    <feature name="ADC16_HAS_PGA_OFFSET_MEASUREMENT" value="0" description="Has PGA offset measurement mode in ADC (bit PGA[PGAOFSM])."/>
    <feature name="ADC16_HAS_DMA" value="1" description="Has DMA support (bit SC2[DMAEN] or SC4[DMAEN])."/>
    <feature name="ADC16_HAS_DIFF_MODE" value="1" description="Has differential mode (bitfield SC1x[DIFF])."/>
    <feature name="ADC16_HAS_FIFO" value="0" description="Has FIFO (bit SC4[AFDEP])."/>
    <feature name="ADC16_FIFO_SIZE" value="0" description="FIFO size if available (bitfield SC4[AFDEP])."/>
    <feature name="ADC16_HAS_MUX_SELECT" value="1" description="Has channel set a/b multiplexor (bitfield CFG2[MUXSEL])."/>
    <feature name="ADC16_HAS_HW_TRIGGER_MASK" value="0" description="Has HW trigger masking (bitfield SC5[HTRGMASKE]."/>
    <feature name="ADC16_HAS_CALIBRATION" value="1" description="Has calibration feature (bit SC3[CAL] and registers CLPx, CLMx)."/>
    <feature name="ADC16_HAS_HW_AVERAGE" value="1" description="Has HW averaging (bit SC3[AVGE])."/>
    <feature name="ADC16_HAS_OFFSET_CORRECTION" value="1" description="Has offset correction (register OFS)."/>
    <feature name="ADC16_MAX_RESOLUTION" value="16" description="Maximum ADC resolution."/>
    <feature name="ADC16_CONVERSION_CONTROL_COUNT" value="2" description="Number of SC1x and Rx register pairs (conversion control and result registers)."/>
  </module_specific>
  <module_specific id="FLEXCAN">
    <feature name="FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBER" value="16" description="Message buffer size"/>
    <feature name="FLEXCAN_HAS_DOZE_MODE_SUPPORT" value="0" description="Has doze mode support (register bit field MCR[DOZE])."/>
    <feature name="FLEXCAN_INSTANCE_HAS_DOZE_MODE_SUPPORT" value="0" description="Insatnce has doze mode support (register bit field MCR[DOZE])."/>
    <feature name="FLEXCAN_HAS_GLITCH_FILTER" value="1" description="Has a glitch filter on the receive pin (register bit field MCR[WAKSRC])."/>
    <feature name="FLEXCAN_HAS_EXTENDED_FLAG_REGISTER" value="0" description="Has extended interrupt mask and flag register (register IMASK2, IFLAG2)."/>
    <feature name="FLEXCAN_INSTANCE_HAS_EXTENDED_TIMING_REGISTER" value="0" description="Instance has extended bit timing register (register CBT)."/>
    <feature name="FLEXCAN_HAS_RX_FIFO_DMA" value="0" description="Has a receive FIFO DMA feature (register bit field MCR[DMA])."/>
    <feature name="FLEXCAN_INSTANCE_HAS_RX_FIFO_DMA" value="0" description="Instance has a receive FIFO DMA feature (register bit field MCR[DMA])."/>
    <feature name="FLEXCAN_HAS_SEPARATE_BUFFER_0_FLAG" value="1" description="Has separate message buffer 0 interrupt flag (register bit field IFLAG1[BUF0I])."/>
    <feature name="FLEXCAN_HAS_BUF31TO0M" value="0" description="Has bitfield name BUF31TO0M."/>
    <feature name="FLEXCAN_INTERRUPT_COUNT" value="6" description="Number of interrupt vectors."/>
    <feature name="FLEXCAN_HAS_ERRATA_5641" value="0" description="Is affected by errata with ID 5641 (Module does not transmit a message that is enabled to be transmitted at a specific moment during the arbitration process)."/>
  </module_specific>
  <module_specific id="CMP">
    <feature name="CMP_HAS_TRIGGER_MODE" value="1" description="Has Trigger mode in CMP (register bit field CR1[TRIGM])."/>
    <feature name="CMP_HAS_WINDOW_MODE" value="1" description="Has Window mode in CMP (register bit field CR1[WE])."/>
    <feature name="CMP_HAS_EXTERNAL_SAMPLE_SUPPORT" value="1" description="Has External sample supported in CMP (register bit field CR1[SE])."/>
    <feature name="CMP_HAS_DMA" value="1" description="Has DMA support in CMP (register bit field SCR[DMAEN])."/>
    <feature name="CMP_HAS_PASS_THROUGH_MODE" value="1" description="Has Pass Through mode in CMP (register bit field MUXCR[PSTM])."/>
    <feature name="CMP_HAS_DAC_TEST" value="0" description="Has DAC Test function in CMP (register DACTEST)."/>
  </module_specific>
  <module_specific id="CRC">
    <feature name="CRC_HAS_CRC_REG" value="0" description="Has data register with name CRC"/>
  </module_specific>
  <module_specific id="DAC">
    <feature name="DAC_BUFFER_SIZE" value="16" description="Define the size of hardware buffer"/>
    <feature name="DAC_HAS_WATERMARK_DETECTION" value="1" description="Define whether the buffer supports watermark event detection or not."/>
    <feature name="DAC_HAS_WATERMARK_SELECTION" value="1" description="Define whether the buffer supports watermark selection detection or not."/>
    <feature name="DAC_HAS_WATERMARK_1_WORD" value="1" description="Define whether the buffer supports watermark event 1 word before buffer upper limit."/>
    <feature name="DAC_HAS_WATERMARK_2_WORDS" value="1" description="Define whether the buffer supports watermark event 2 words before buffer upper limit."/>
    <feature name="DAC_HAS_WATERMARK_3_WORDS" value="1" description="Define whether the buffer supports watermark event 3 words before buffer upper limit."/>
    <feature name="DAC_HAS_WATERMARK_4_WORDS" value="1" description="Define whether the buffer supports watermark event 4 words before buffer upper limit."/>
    <feature name="DAC_HAS_BUFFER_FIFO_MODE" value="0" description="Define whether FIFO buffer mode is available or not."/>
    <feature name="DAC_HAS_BUFFER_SWING_MODE" value="1" description="Define whether swing buffer mode is available or not.."/>
  </module_specific>
  <module_specific id="EDMA">
    <feature name="EDMA_MODULE_CHANNEL" value="32" description="Number of DMA channels (related to number of registers TCD, DCHPRI, bit fields ERQ[ERQn], EEI[EEIn], INT[INTn], ERR[ERRn], HRS[HRSn] and bit field widths ES[ERRCHN], CEEI[CEEI], SEEI[SEEI], CERQ[CERQ], SERQ[SERQ], CDNE[CDNE], SSRT[SSRT], CERR[CERR], CINT[CINT], TCDn_CITER_ELINKYES[LINKCH], TCDn_CSR[MAJORLINKCH], TCDn_BITER_ELINKYES[LINKCH]). (Valid only for eDMA modules.)"/>
    <feature name="EDMA_DMAMUX_CHANNELS" value="32" description="Total number of DMA channels on all modules."/>
    <feature name="EDMA_CHANNEL_GROUP_COUNT" value="2" description="Number of DMA channel groups (register bit fields CR[ERGA], CR[GRPnPRI], ES[GPE], DCHPRIn[GRPPRI]). (Valid only for eDMA modules.)"/>
    <feature name="EDMA_HAS_ERROR_IRQ" value="1" description="Has DMA_Error interrupt vector."/>
    <feature name="EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT" value="32" description="Number of DMA channels with asynchronous request capability (register EARS). (Valid only for eDMA modules.)"/>
    <feature name="EDMA_MODULE_CHANNEL_IRQ_ENTRY_SHARED_OFFSET" value="16" description="Channel IRQ entry shared offset."/>
    <feature name="EDMA_SUPPORT_8_BYTES_TRANSFER" value="0" description="If 8 bytes transfer supported."/>
    <feature name="EDMA_SUPPORT_16_BYTES_TRANSFER" value="1" description="If 16 bytes transfer supported."/>
  </module_specific>
  <module_specific id="DMAMUX">
    <feature name="DMAMUX_MODULE_CHANNEL" value="32" description="Number of DMA channels (related to number of register CHCFGn)."/>
    <feature name="DMAMUX_DMAMUX_CHANNELS" value="32" description="Total number of DMA channels on all modules."/>
    <feature name="DMAMUX_HAS_TRIG" value="1" description="Has the periodic trigger capability for the triggered DMA channel (register bit CHCFG0[TRIG])."/>
    <feature name="DMAMUX_CHCFG_REGISTER_WIDTH" value="8" description="Register CHCFGn width."/>
  </module_specific>
  <module_specific id="ENET">
    <feature name="ENET_HAS_INTERRUPT_COALESCE" value="0" description="Support Interrupt Coalesce"/>
    <feature name="ENET_QUEUE" value="1" description="Queue Size."/>
    <feature name="ENET_HAS_AVB" value="0" description="Has AVB Support."/>
    <feature name="ENET_HAS_TIMER_PWCONTROL" value="0" description="Has Timer Pulse Width control."/>
    <feature name="ENET_HAS_EXTEND_MDIO" value="1" description="Has Extend MDIO Support."/>
    <feature name="ENET_HAS_ADD_1588_TIMER_CHN_INT" value="1" description="Has Additional 1588 Timer Channel Interrupt."/>
    <feature name="ENET_INSTANCE_HAS_INTERRUPT_COALESCE" value="0" description="Support Interrupt Coalesce for each instance"/>
    <feature name="ENET_INSTANCE_QUEUE" value="1" description="Queue Size for each instance."/>
    <feature name="ENET_INSTANCE_HAS_AVB" value="0" description="Has AVB Support for each instance."/>
    <feature name="ENET_INSTANCE_HAS_TIMER_PWCONTROL" value="0" description="Has Timer Pulse Width control for each instance."/>
    <feature name="ENET_INSTANCE_HAS_EXTEND_MDIO" value="1" description="Has Extend MDIO Support for each instance."/>
    <feature name="ENET_INSTANCE_HAS_ADD_1588_TIMER_CHN_INT" value="1" description="Has Additional 1588 Timer Channel Interrupt for each instance."/>
    <feature name="ENET_HAS_RECEIVE_STATUS_THRESHOLD" value="1" description="Has threshold for the number of frames in the receive FIFO (register bit field RSEM[STAT_SECTION_EMPTY])."/>
    <feature name="ENET_HAS_RGMII_TXC_DELAY" value="0" description="Has trasfer clock delay (register bit field ECR[TXC_DLY])."/>
    <feature name="ENET_HAS_RGMII_RXC_DELAY" value="0" description="Has receive clock delay (register bit field ECR[RXC_DLY])."/>
  </module_specific>
  <module_specific id="EWM">
    <feature name="EWM_HAS_CLOCK_SELECT" value="0" description="Has clock select (register CLKCTRL)."/>
    <feature name="EWM_HAS_PRESCALER" value="0" description="Has clock prescaler (register CLKPRESCALER)."/>
  </module_specific>
  <module_specific id="FLEXBUS"/>
  <module_specific id="FLASH">
    <feature name="FLASH_IS_FTFA" value="0" description="Is of type FTFA."/>
    <feature name="FLASH_IS_FTFE" value="1" description="Is of type FTFE."/>
    <feature name="FLASH_IS_FTFL" value="0" description="Is of type FTFL."/>
    <feature name="FLASH_HAS_FLEX_RAM_FLAGS" value="1" description="Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH])."/>
    <feature name="FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG" value="1" description="Has program flash swapping status flag (register bit FCNFG[SWAP])."/>
    <feature name="FLASH_HAS_EEROM_REGION_PROTECTION" value="1" description="Has EEPROM region protection (register FEPROT)."/>
    <feature name="FLASH_HAS_DATA_FLASH_REGION_PROTECTION" value="1" description="Has data flash region protection (register FDPROT)."/>
    <feature name="FLASH_HAS_ACCESS_CONTROL" value="1" description="Has flash access control (registers XACCHn, SACCHn, where n is a number, FACSS and FACSN)."/>
    <feature name="FLASH_HAS_FMC_FLASH_CACHE_CONTROLS" value="1" description="Has flash cache control in FMC module."/>
    <feature name="FLASH_HAS_MCM_FLASH_CACHE_CONTROLS" value="0" description="Has flash cache control in MCM module."/>
    <feature name="FLASH_HAS_MSCM_FLASH_CACHE_CONTROLS" value="0" description="Has flash cache control in MSCM module."/>
    <feature name="FLASH_PREFETCH_SPECULATION_CONTROL_IN_FLASH" value="0" description="Has prefetch speculation control in flash, such as kv5x."/>
    <feature name="FLASH_SIZE_ENCODING_RULE_VERSION" value="0" description="P-Flash flash size coding rule version, value 0 for K1 and K2, value 1 for K3."/>
    <feature name="FLASH_PFLASH_START_ADDRESS" value="0x00000000" description="P-Flash start address."/>
    <feature name="FLASH_PFLASH_BLOCK_COUNT" value="2" description="P-Flash block count."/>
    <feature name="FLASH_PFLASH_BLOCK_SIZE" value="524288" description="P-Flash block size."/>
    <feature name="FLASH_PFLASH_BLOCK_SECTOR_SIZE" value="4096" description="P-Flash sector size."/>
    <feature name="FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE" value="8" description="P-Flash write unit size."/>
    <feature name="FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH" value="16" description="P-Flash data path width."/>
    <feature name="FLASH_HAS_PFLASH_BLOCK_SWAP" value="1" description="P-Flash block swap feature."/>
    <feature name="FLASH_PFLASH_PROTECTION_REGION_COUNT" value="16" description="P-Flash protection region count."/>
    <feature name="FLASH_HAS_FLEX_NVM" value="1" description="Has FlexNVM memory."/>
    <feature name="FLASH_HAS_FLEX_NVM_ALIAS" value="0" description="Has FlexNVM alias."/>
    <feature name="FLASH_FLEX_NVM_START_ADDRESS" value="0x10000000" description="FlexNVM start address. (Valid only if FlexNVM is available.)"/>
    <feature name="FLASH_FLEX_NVM_ALIAS_START_ADDRESS" value="0x00000000" description="FlexNVM alias start address. (Valid only if FlexNVM alias is available.)"/>
    <feature name="FLASH_FLEX_NVM_BLOCK_COUNT" value="1" description="FlexNVM block count."/>
    <feature name="FLASH_FLEX_NVM_BLOCK_SIZE" value="262144" description="FlexNVM block size."/>
    <feature name="FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE" value="4096" description="FlexNVM sector size."/>
    <feature name="FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE" value="8" description="FlexNVM write unit size."/>
    <feature name="FLASH_FLEX_BLOCK_DATA_PATH_WIDTH" value="16" description="FlexNVM data path width."/>
    <feature name="FLASH_HAS_FLEX_RAM" value="1" description="Has FlexRAM memory."/>
    <feature name="FLASH_FLEX_RAM_START_ADDRESS" value="0x14000000" description="FlexRAM start address. (Valid only if FlexRAM is available.)"/>
    <feature name="FLASH_FLEX_RAM_SIZE" value="4096" description="FlexRAM size."/>
    <feature name="FLASH_HAS_READ_1S_BLOCK_CMD" value="1" description="Has 0x00 Read 1s Block command."/>
    <feature name="FLASH_HAS_READ_1S_SECTION_CMD" value="1" description="Has 0x01 Read 1s Section command."/>
    <feature name="FLASH_HAS_PROGRAM_CHECK_CMD" value="1" description="Has 0x02 Program Check command."/>
    <feature name="FLASH_HAS_READ_RESOURCE_CMD" value="1" description="Has 0x03 Read Resource command."/>
    <feature name="FLASH_HAS_PROGRAM_LONGWORD_CMD" value="0" description="Has 0x06 Program Longword command."/>
    <feature name="FLASH_HAS_PROGRAM_PHRASE_CMD" value="1" description="Has 0x07 Program Phrase command."/>
    <feature name="FLASH_HAS_ERASE_FLASH_BLOCK_CMD" value="1" description="Has 0x08 Erase Flash Block command."/>
    <feature name="FLASH_HAS_ERASE_FLASH_SECTOR_CMD" value="1" description="Has 0x09 Erase Flash Sector command."/>
    <feature name="FLASH_HAS_PROGRAM_SECTION_CMD" value="1" description="Has 0x0B Program Section command."/>
    <feature name="FLASH_HAS_READ_1S_ALL_BLOCKS_CMD" value="1" description="Has 0x40 Read 1s All Blocks command."/>
    <feature name="FLASH_HAS_READ_ONCE_CMD" value="1" description="Has 0x41 Read Once command."/>
    <feature name="FLASH_HAS_PROGRAM_ONCE_CMD" value="1" description="Has 0x43 Program Once command."/>
    <feature name="FLASH_HAS_ERASE_ALL_BLOCKS_CMD" value="1" description="Has 0x44 Erase All Blocks command."/>
    <feature name="FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD" value="1" description="Has 0x45 Verify Backdoor Access Key command."/>
    <feature name="FLASH_HAS_SWAP_CONTROL_CMD" value="1" description="Has 0x46 Swap Control command."/>
    <feature name="FLASH_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD" value="0" description="Has 0x49 Erase All Blocks Unsecure command."/>
    <feature name="FLASH_HAS_READ_1S_ALL_EXECUTE_ONLY_SEGMENTS_CMD" value="0" description="Has 0x4A Read 1s All Execute-only Segments command."/>
    <feature name="FLASH_HAS_ERASE_ALL_EXECUTE_ONLY_SEGMENTS_CMD" value="0" description="Has 0x4B Erase All Execute-only Segments command."/>
    <feature name="FLASH_HAS_PROGRAM_PARTITION_CMD" value="1" description="Has 0x80 Program Partition command."/>
    <feature name="FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD" value="1" description="Has 0x81 Set FlexRAM Function command."/>
    <feature name="FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT" value="16" description="P-Flash Erase/Read 1st all block command address alignment."/>
    <feature name="FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT" value="16" description="P-Flash Erase sector command address alignment."/>
    <feature name="FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT" value="16" description="P-Flash Rrogram/Verify section command address alignment."/>
    <feature name="FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT" value="8" description="P-Flash Read resource command address alignment."/>
    <feature name="FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT" value="4" description="P-Flash Program check command address alignment."/>
    <feature name="FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT" value="16" description="P-Flash Program check command address alignment."/>
    <feature name="FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT" value="16" description="FlexNVM Erase/Read 1st all block command address alignment."/>
    <feature name="FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT" value="16" description="FlexNVM Erase sector command address alignment."/>
    <feature name="FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT" value="16" description="FlexNVM Rrogram/Verify section command address alignment."/>
    <feature name="FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT" value="8" description="FlexNVM Read resource command address alignment."/>
    <feature name="FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT" value="4" description="FlexNVM Program check command address alignment."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000" value="0x00040000U" description="FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001" value="0xFFFFFFFFU" description="FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010" value="0xFFFFFFFFU" description="FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011" value="0x00038000U" description="FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100" value="0x00030000U" description="FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101" value="0x00020000U" description="FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110" value="0x00000000U" description="FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111" value="0xFFFFFFFFU" description="FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000" value="0x00000000U" description="FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001" value="0xFFFFFFFFU" description="FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010" value="0xFFFFFFFFU" description="FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011" value="0x00008000U" description="FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100" value="0x00010000U" description="FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101" value="0x00020000U" description="FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110" value="0x00040000U" description="FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111" value="0x00040000U" description="FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000" value="0xFFFF" description="Emulated eeprom size code 0000 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001" value="0xFFFF" description="Emulated eeprom size code 0001 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010" value="0x1000" description="Emulated eeprom size code 0010 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011" value="0x0800" description="Emulated eeprom size code 0011 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100" value="0x0400" description="Emulated eeprom size code 0100 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101" value="0x0200" description="Emulated eeprom size code 0101 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110" value="0x0100" description="Emulated eeprom size code 0110 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111" value="0x0080" description="Emulated eeprom size code 0111 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000" value="0x0040" description="Emulated eeprom size code 1000 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001" value="0x0020" description="Emulated eeprom size code 1001 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010" value="0xFFFF" description="Emulated eeprom size code 1010 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011" value="0xFFFF" description="Emulated eeprom size code 1011 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100" value="0xFFFF" description="Emulated eeprom size code 1100 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101" value="0xFFFF" description="Emulated eeprom size code 1101 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110" value="0xFFFF" description="Emulated eeprom size code 1110 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
    <feature name="FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111" value="0x0000" description="Emulated eeprom size code 1111 mapping to emulated eeprom size in bytes (0xFFFF = reserved)."/>
  </module_specific>
  <module_specific id="FTM">
    <peripheral_specific peripherals="FTM0 FTM3">
      <feature name="FTM_CHANNEL_COUNT" value="8" description="Number of channels."/>
    </peripheral_specific>
    <peripheral_specific peripherals="FTM1 FTM2">
      <feature name="FTM_CHANNEL_COUNT" value="2" description="Number of channels."/>
    </peripheral_specific>
    <feature name="FTM_HAS_COUNTER_RESET_BY_CAPTURE_EVENT" value="0" description="Has counter reset by the selected input capture event (register bits C0SC[ICRST], C1SC[ICRST], ...)."/>
    <feature name="FTM_HAS_EXTENDED_DEADTIME_VALUE" value="0" description="Has extended deadtime value."/>
    <feature name="FTM_HAS_ENABLE_PWM_OUTPUT" value="0" description="Enable pwm output for the module."/>
    <feature name="FTM_HAS_HALFCYCLE_RELOAD" value="0" description="Has half-cycle reload for the module."/>
    <feature name="FTM_HAS_RELOAD_INTERRUPT" value="0" description="Has reload interrupt."/>
    <feature name="FTM_HAS_RELOAD_INITIALIZATION_TRIGGER" value="0" description="Has reload initialization trigger."/>
    <feature name="FTM_HAS_DMA_SUPPORT" value="1" description="Has DMA support, bitfield CnSC[DMA]."/>
    <feature name="FTM_HAS_CHANNEL6_TRIGGER" value="0" description="If channel 6 is used to generate channel trigger, bitfield EXTTRIG[CH6TRIG]."/>
    <feature name="FTM_HAS_CHANNEL7_TRIGGER" value="0" description="If channel 7 is used to generate channel trigger, bitfield EXTTRIG[CH7TRIG]."/>
    <feature name="FTM_HAS_NO_QDCTRL" value="0" description="Has no QDCTRL."/>
    <feature name="FTM_IS_TPM_ONLY_INSTANCE" value="0" description="If instance has only TPM function."/>
  </module_specific>
  <module_specific id="GPIO">
    <feature name="GPIO_HAS_ATTRIBUTE_CHECKER" value="0" description="Has GPIO attribute checker register (GACR)."/>
  </module_specific>
  <module_specific id="I2C">
    <feature name="I2C_HAS_SMBUS" value="1" description="Has System Management Bus support (registers SMB, A2, SLTL and SLTH)."/>
    <feature name="I2C_MAX_BAUD_KBPS" value="400" description="Maximum supported baud rate in kilobit per second."/>
    <feature name="I2C_HAS_ERRATA_6070" value="0" description="Is affected by errata with ID 6070 (repeat start cannot be generated if the F[MULT] bit field is set to a non-zero value)."/>
    <feature name="I2C_HAS_DMA_SUPPORT" value="1" description="Has DMA support (register bit C1[DMAEN])."/>
    <feature name="I2C_HAS_START_STOP_DETECT" value="1" description="Has I2C bus start and stop detection (register bits FLT[SSIE], FLT[STARTF] and FLT[STOPF])."/>
    <feature name="I2C_HAS_STOP_DETECT" value="0" description="Has I2C bus stop detection (register bits FLT[STOPIE] and FLT[STOPF])."/>
    <feature name="I2C_HAS_STOP_HOLD_OFF" value="1" description="Has I2C bus stop hold off (register bit FLT[SHEN])."/>
    <feature name="I2C_MAX_GLITCH_FILTER_WIDTH" value="15" description="Maximum width of the glitch filter in number of bus clocks."/>
    <feature name="I2C_HAS_HIGH_DRIVE_SELECTION" value="1" description="Has control of the drive capability of the I2C pins."/>
    <feature name="I2C_HAS_DOUBLE_BUFFERING" value="0" description="Has double buffering support (register S2)."/>
    <feature name="I2C_HAS_DOUBLE_BUFFER_ENABLE" value="0" description="Has double buffer enable."/>
  </module_specific>
  <module_specific id="SAI">
    <feature name="SAI_FIFO_COUNT" value="8" description="Receive/transmit FIFO size in item count (register bit fields TCSR[FRDE], TCSR[FRIE], TCSR[FRF], TCR1[TFW], RCSR[FRDE], RCSR[FRIE], RCSR[FRF], RCR1[RFW], registers TFRn, RFRn)."/>
    <feature name="SAI_CHANNEL_COUNT" value="2" description="Receive/transmit channel number (register bit fields TCR3[TCE], RCR3[RCE], registers TDRn and RDRn)."/>
    <feature name="SAI_MAX_WORDS_PER_FRAME" value="32" description="Maximum words per frame (register bit fields TCR3[WDFL], TCR4[FRSZ], TMR[TWM], RCR3[WDFL], RCR4[FRSZ], RMR[RWM])."/>
    <feature name="SAI_HAS_FIFO_COMBINE_MODE" value="1" description="Has support of combining multiple data channel FIFOs into single channel FIFO (register bit fields TCR3[CFR], TCR4[FCOMB], TFR0[WCP], TFR1[WCP], RCR3[CFR], RCR4[FCOMB], RFR0[RCP], RFR1[RCP])."/>
    <feature name="SAI_HAS_FIFO_PACKING" value="1" description="Has packing of 8-bit and 16-bit data into each 32-bit FIFO word (register bit fields TCR4[FPACK], RCR4[FPACK])."/>
    <feature name="SAI_HAS_FIFO_FUNCTION_AFTER_ERROR" value="1" description="Configures when the SAI will continue transmitting after a FIFO error has been detected (register bit fields TCR4[FCONT], RCR4[FCONT])."/>
    <feature name="SAI_HAS_ON_DEMAND_MODE" value="1" description="Configures if the frame sync is generated internally, a frame sync is only generated when the FIFO warning flag is clear or continuously (register bit fields TCR4[ONDEM], RCR4[ONDEM])."/>
    <feature name="SAI_HAS_CLOCKING_MODE" value="0" description="Simplified bit clock source and asynchronous/synchronous mode selection (register bit fields TCR2[CLKMODE], RCR2[CLKMODE]), in comparison with the exclusively implemented TCR2[SYNC,BCS,BCI,MSEL], RCR2[SYNC,BCS,BCI,MSEL]."/>
    <feature name="SAI_HAS_MCLKDIV_REGISTER" value="1" description="Has register for configuration of the MCLK divide ratio (register bit fields MDR[FRACT], MDR[DIVIDE])."/>
    <feature name="SAI_INT_SOURCE_NUM" value="2" description="Ihe interrupt source number"/>
    <feature name="SAI_HAS_MCR" value="1" description="Has register of MCR."/>
    <feature name="SAI_HAS_MDR" value="1" description="Has register of MDR"/>
    <feature name="SAI_HAS_MCR_MCLK_POST_DIV" value="0" description="Has DIV bit fields of MCR register (register bit fields MCR[DIV]."/>
    <feature name="SAI_HAS_CHANNEL_MODE" value="0" description="Support Channel Mode (register bit fields TCR4[CHMOD])."/>
  </module_specific>
  <module_specific id="LLWU">
    <feature name="LLWU_HAS_EXTERNAL_PIN" value="32" description="Maximum number of pins (maximal index plus one) connected to LLWU device."/>
    <feature name="LLWU_EXTERNAL_PIN_GROUP2" value="1" description="Has pins 8-15 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE" value="8" description="Maximum number of internal modules connected to LLWU device."/>
    <feature name="LLWU_HAS_PIN_FILTER" value="4" description="Number of digital filters."/>
    <feature name="LLWU_HAS_MF" value="1" description="Has MF register."/>
    <feature name="LLWU_HAS_PF" value="1" description="Has PF register."/>
    <feature name="LLWU_HAS_RESET_ENABLE" value="0" description="Has possibility to enable reset in low leakage power mode and enable digital filter for RESET pin (register LLWU_RST)."/>
    <feature name="LLWU_HAS_NO_INTERNAL_MODULE_WAKEUP_FLAG_REG" value="0" description="Has no internal module wakeup flag register."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN0" value="1" description="Has external pin 0 connected to LLWU device."/>
    <feature name="LLWU_PIN0_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN0_GPIO_PIN" value="1" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN1" value="1" description="Has external pin 1 connected to LLWU device."/>
    <feature name="LLWU_PIN1_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN1_GPIO_PIN" value="2" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN2" value="1" description="Has external pin 2 connected to LLWU device."/>
    <feature name="LLWU_PIN2_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN2_GPIO_PIN" value="4" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN3" value="1" description="Has external pin 3 connected to LLWU device."/>
    <feature name="LLWU_PIN3_GPIO_IDX" value="GPIOA_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN3_GPIO_PIN" value="4" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN4" value="1" description="Has external pin 4 connected to LLWU device."/>
    <feature name="LLWU_PIN4_GPIO_IDX" value="GPIOA_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN4_GPIO_PIN" value="13" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN5" value="1" description="Has external pin 5 connected to LLWU device."/>
    <feature name="LLWU_PIN5_GPIO_IDX" value="GPIOB_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN5_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN6" value="1" description="Has external pin 6 connected to LLWU device."/>
    <feature name="LLWU_PIN6_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN6_GPIO_PIN" value="1" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN7" value="1" description="Has external pin 7 connected to LLWU device."/>
    <feature name="LLWU_PIN7_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN7_GPIO_PIN" value="3" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN8" value="1" description="Has external pin 8 connected to LLWU device."/>
    <feature name="LLWU_PIN8_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN8_GPIO_PIN" value="4" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN9" value="1" description="Has external pin 9 connected to LLWU device."/>
    <feature name="LLWU_PIN9_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN9_GPIO_PIN" value="5" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN10" value="1" description="Has external pin 10 connected to LLWU device."/>
    <feature name="LLWU_PIN10_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN10_GPIO_PIN" value="6" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN11" value="1" description="Has external pin 11 connected to LLWU device."/>
    <feature name="LLWU_PIN11_GPIO_IDX" value="GPIOC_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN11_GPIO_PIN" value="11" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN12" value="1" description="Has external pin 12 connected to LLWU device."/>
    <feature name="LLWU_PIN12_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN12_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN13" value="1" description="Has external pin 13 connected to LLWU device."/>
    <feature name="LLWU_PIN13_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN13_GPIO_PIN" value="2" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN14" value="1" description="Has external pin 14 connected to LLWU device."/>
    <feature name="LLWU_PIN14_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN14_GPIO_PIN" value="4" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN15" value="1" description="Has external pin 15 connected to LLWU device."/>
    <feature name="LLWU_PIN15_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN15_GPIO_PIN" value="6" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN16" value="1" description="Has external pin 16 connected to LLWU device."/>
    <feature name="LLWU_PIN16_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN16_GPIO_PIN" value="6" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN17" value="1" description="Has external pin 17 connected to LLWU device."/>
    <feature name="LLWU_PIN17_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN17_GPIO_PIN" value="9" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN18" value="1" description="Has external pin 18 connected to LLWU device."/>
    <feature name="LLWU_PIN18_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN18_GPIO_PIN" value="10" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN19" value="0" description="Has external pin 19 connected to LLWU device."/>
    <feature name="LLWU_PIN19_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN19_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN20" value="0" description="Has external pin 20 connected to LLWU device."/>
    <feature name="LLWU_PIN20_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN20_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN21" value="1" description="Has external pin 21 connected to LLWU device."/>
    <feature name="LLWU_PIN21_GPIO_IDX" value="GPIOE_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN21_GPIO_PIN" value="25" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN22" value="1" description="Has external pin 22 connected to LLWU device."/>
    <feature name="LLWU_PIN22_GPIO_IDX" value="GPIOA_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN22_GPIO_PIN" value="10" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN23" value="1" description="Has external pin 23 connected to LLWU device."/>
    <feature name="LLWU_PIN23_GPIO_IDX" value="GPIOA_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN23_GPIO_PIN" value="11" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN24" value="1" description="Has external pin 24 connected to LLWU device."/>
    <feature name="LLWU_PIN24_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN24_GPIO_PIN" value="8" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN25" value="1" description="Has external pin 25 connected to LLWU device."/>
    <feature name="LLWU_PIN25_GPIO_IDX" value="GPIOD_IDX" description="Index of port of external pin."/>
    <feature name="LLWU_PIN25_GPIO_PIN" value="11" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN26" value="0" description="Has external pin 26 connected to LLWU device."/>
    <feature name="LLWU_PIN26_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN26_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN27" value="0" description="Has external pin 27 connected to LLWU device."/>
    <feature name="LLWU_PIN27_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN27_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN28" value="0" description="Has external pin 28 connected to LLWU device."/>
    <feature name="LLWU_PIN28_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN28_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN29" value="1" description="Has external pin 29 connected to LLWU device."/>
    <feature name="LLWU_PIN29_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN29_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN30" value="1" description="Has external pin 30 connected to LLWU device."/>
    <feature name="LLWU_PIN30_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN30_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_EXTERNAL_PIN31" value="1" description="Has external pin 31 connected to LLWU device."/>
    <feature name="LLWU_PIN31_GPIO_IDX" value="0" description="Index of port of external pin."/>
    <feature name="LLWU_PIN31_GPIO_PIN" value="0" description="Number of external pin port on specified port."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE0" value="1" description="Has internal module 0 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE1" value="1" description="Has internal module 1 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE2" value="1" description="Has internal module 2 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE3" value="1" description="Has internal module 3 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE4" value="1" description="Has internal module 4 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE5" value="1" description="Has internal module 5 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE6" value="0" description="Has internal module 6 connected to LLWU device."/>
    <feature name="LLWU_HAS_INTERNAL_MODULE7" value="1" description="Has internal module 7 connected to LLWU device."/>
    <feature name="LLWU_HAS_VERID" value="0" description="Has Version ID Register (LLWU_VERID)."/>
    <feature name="LLWU_HAS_PARAM" value="0" description="Has Parameter Register (LLWU_PARAM)."/>
    <feature name="LLWU_REG_BITWIDTH" value="8" description="Width of registers of the LLWU."/>
    <feature name="LLWU_HAS_DMA_ENABLE_REG" value="0" description="Has DMA Enable register (LLWU_DE)."/>
  </module_specific>
  <module_specific id="LMEM">
    <feature name="LMEM_HAS_SYSTEMBUS_CACHE" value="0" description="Has process identifier support."/>
    <feature name="HAS_L1CACHE" value="1" description="Has L1 cache."/>
    <feature name="L1ICACHE_LINESIZE_BYTE" value="16" description="L1 ICACHE line size in byte."/>
    <feature name="L1DCACHE_LINESIZE_BYTE" value="16" description="L1 DCACHE line size in byte."/>
  </module_specific>
  <module_specific id="LPTMR">
    <feature name="LPTMR_HAS_SHARED_IRQ_HANDLER" value="0" description="Has shared interrupt handler with another LPTMR module."/>
    <feature name="LPTMR_CNR_WIDTH_IS_32B" value="0" description="Whether LPTMR counter is 32 bits width."/>
    <feature name="LPTMR_HAS_CSR_TDRE" value="0" description="Has timer DMA request enable (register bit CSR[TDRE])."/>
  </module_specific>
  <module_specific id="LPUART">
    <feature name="LPUART_HAS_SHARED_IRQ0_IRQ1" value="0" description="LPUART0 and LPUART1 has shared interrupt vector."/>
    <feature name="LPUART_HAS_IRQ_EXTENDED_FUNCTIONS" value="0" description="Has receive FIFO overflow detection (bit field CFIFO[RXOFE])."/>
    <feature name="LPUART_HAS_LOW_POWER_UART_SUPPORT" value="1" description="Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-bit wide)."/>
    <feature name="LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS" value="1" description="Has extended data register ED (or extra flags in the DATA register if the registers are 32-bit wide)."/>
    <feature name="LPUART_HAS_FIFO" value="0" description="Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available)."/>
    <feature name="LPUART_HAS_MODIR" value="1" description="Has 32-bit register MODIR"/>
    <feature name="LPUART_HAS_MODEM_SUPPORT" value="1" description="Hardware flow control (RTS, CTS) is supported."/>
    <feature name="LPUART_HAS_IR_SUPPORT" value="1" description="Infrared (modulation) is supported."/>
    <feature name="LPUART_HAS_STOP_BIT_CONFIG_SUPPORT" value="1" description="2 bits long stop bit is available."/>
    <feature name="LPUART_HAS_10BIT_DATA_SUPPORT" value="1" description="If 10-bit mode is supported."/>
    <feature name="LPUART_HAS_7BIT_DATA_SUPPORT" value="0" description="If 7-bit mode is supported."/>
    <feature name="LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT" value="0" description="Baud rate fine adjustment is available."/>
    <feature name="LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT" value="1" description="Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-bit wide)."/>
    <feature name="LPUART_HAS_RX_RESYNC_SUPPORT" value="1" description="Baud rate oversampling is available."/>
    <feature name="LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT" value="1" description="Baud rate oversampling is available."/>
    <feature name="LPUART_IS_SCI" value="1" description="Peripheral type."/>
    <feature name="LPUART_FIFO_SIZE" value="0" description="Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available)."/>
    <feature name="LPUART_HAS_ADDRESS_MATCHING" value="1" description="Supports two match addresses to filter incoming frames."/>
    <feature name="LPUART_HAS_DMA_ENABLE" value="1" description="Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-bit wide)."/>
    <feature name="LPUART_HAS_DMA_SELECT" value="0" description="Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS_SCI = 0."/>
    <feature name="LPUART_HAS_BIT_ORDER_SELECT" value="1" description="Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-bit wide)."/>
    <feature name="LPUART_HAS_SMART_CARD_SUPPORT" value="0" description="Has smart card (ISO7816 protocol) support and no improved smart card support."/>
    <feature name="LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT" value="0" description="Has improved smart card (ISO7816 protocol) support."/>
    <feature name="LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT" value="0" description="Has local operation network (CEA709.1-B protocol) support."/>
    <feature name="LPUART_HAS_32BIT_REGISTERS" value="1" description="Has 32-bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-bit (BDH, BDL, C1, S1, D, etc.)."/>
    <feature name="LPUART_HAS_LIN_BREAK_DETECT" value="1" description="Lin break detect available (has bit BAUD[LBKDIE])."/>
    <feature name="LPUART_HAS_WAIT_MODE_OPERATION" value="0" description="UART stops in Wait mode available (has bit C1[UARTSWAI])."/>
    <feature name="LPUART_HAS_SEPARATE_DMA_RX_TX_REQ" value="1" description="Has separate DMA RX and TX requests."/>
    <feature name="LPUART_HAS_SEPARATE_RX_TX_IRQ" value="0" description="Has separate RX and TX interrupts."/>
    <feature name="LPUART_HAS_PARAM" value="0" description="Has LPAURT_PARAM."/>
    <feature name="LPUART_HAS_VERID" value="0" description="Has LPUART_VERID."/>
    <feature name="LPUART_HAS_GLOBAL" value="0" description="Has LPUART_GLOBAL."/>
    <feature name="LPUART_HAS_PINCFG" value="0" description="Has LPUART_PINCFG."/>
  </module_specific>
  <module_specific id="MCG">
    <feature name="MCG_PLL_PRDIV_BASE" value="1" description="PRDIV base value (divider of register bit field [PRDIV] zero value)."/>
    <feature name="MCG_PLL_PRDIV_MAX" value="7" description="Maximum PLL external reference divider value (max. value of register bit field C5[PRVDIV])."/>
    <feature name="MCG_PLL_VDIV_BASE" value="16" description="VCO divider base value (multiply factor of register bit field C6[VDIV] zero value)."/>
    <feature name="MCG_PLL_REF_MIN" value="8000000" description="PLL reference clock low range. OSCCLK/PLL_R."/>
    <feature name="MCG_PLL_REF_MAX" value="16000000" description="PLL reference clock high range. OSCCLK/PLL_R."/>
    <feature name="MCG_HAS_PLL_INTERNAL_DIV" value="1" description="The PLL clock is divided by 2 before VCO divider."/>
    <feature name="MCG_FRDIV_SUPPORT_1280" value="1" description="FRDIV supports 1280."/>
    <feature name="MCG_FRDIV_SUPPORT_1536" value="1" description="FRDIV supports 1536."/>
    <feature name="MCG_FFCLK_DIV" value="1" description="MCGFFCLK divider."/>
    <feature name="MCG_HAS_PLL_EXTRA_DIV" value="0" description="Is PLL clock divided by 2 before MCG PLL/FLL clock selection in the SIM module."/>
    <feature name="MCG_HAS_RTC_32K" value="1" description="Has 32kHz RTC external reference clock (register bits C8[LOCS1], C8[CME1], C8[LOCRE1] and RTC module are present)."/>
    <feature name="MCG_HAS_PLL1" value="0" description="Has PLL1 external reference clock (registers C10, C11, C12, S2)."/>
    <feature name="MCG_HAS_IRC_48M" value="1" description="Has 48MHz internal oscillator."/>
    <feature name="MCG_HAS_OSC1" value="0" description="Has OSC1 external oscillator (registers C10, C11, C12, S2)."/>
    <feature name="MCG_HAS_FCFTRIM" value="1" description="Has fast internal reference clock fine trim (register bit C2[FCFTRIM])."/>
    <feature name="MCG_HAS_LOLRE" value="1" description="Has PLL loss of lock reset (register bit C8[LOLRE])."/>
    <feature name="MCG_USE_OSCSEL" value="1" description="Has MCG OSC clock selection (register bit C7[OSCSEL])."/>
    <feature name="MCG_USE_PLLREFSEL" value="0" description="Has PLL external reference selection (register bits C5[PLLREFSEL0] and C11[PLLREFSEL1])."/>
    <feature name="MCG_USE_SYSTEM_CLOCK" value="0" description="TBD"/>
    <feature name="MCG_HAS_PLL" value="1" description="Has phase-locked loop (PLL) (register C5 and bits C6[VDIV], C6[PLLS], C6[LOLIE0], S[PLLST], S[LOCK0], S[LOLS0])."/>
    <feature name="MCG_HAS_PLL_PRDIV" value="1" description="Has phase-locked loop (PLL) PRDIV (register C5[PRDIV]."/>
    <feature name="MCG_HAS_PLL_VDIV" value="1" description="Has phase-locked loop (PLL) VDIV (register C6[VDIV]."/>
    <feature name="MCG_HAS_PLL_OSC_INDEX" value="0" description="PLL/OSC related register bit fields have PLL/OSC index in their name."/>
    <feature name="MCG_HAS_FLL" value="1" description="Has frequency-locked loop (FLL) (register ATCVH, ATCVL and bits C1[IREFS], C1[FRDIV])."/>
    <feature name="MCG_HAS_EXTERNAL_PLL" value="1" description="Has PLL external to MCG (C9[PLL_CME], C9[PLL_LOCRE], C9[EXT_PLL_LOCS])."/>
    <feature name="MCG_HAS_EXT_REF_LOW_POWER_CONTROL" value="1" description="Has crystal oscillator or external reference clock low power controls (register bits C2[HGO], C2[RANGE])."/>
    <feature name="MCG_HAS_PLL_FLL_SELECTION" value="1" description="Has PLL/FLL selection as MCG output (register bit C6[PLLS])."/>
    <feature name="MCG_HAS_PLL_OUTPUT_SELECTION" value="1" description="Has PLL output selection (PLL0/PLL1, PLL/external PLL) (register bit C11[PLLCS])."/>
    <feature name="MCG_HAS_AUTO_TRIM_MACHINE" value="1" description="Has automatic trim machine (registers ATCVH, ATCVL and bits SC[ATMF], SC[ATMS], SC[ATME])."/>
    <feature name="MCG_HAS_EXTERNAL_CLOCK_MONITOR" value="1" description="Has external clock monitor (register bit C6[CME])."/>
    <feature name="MCG_HAS_LOW_FREQ_IRC" value="0" description="Has low frequency internal reference clock (IRC) (registers LTRIMRNG, LFRIM, LSTRIM and bit MC[LIRC_DIV2])."/>
    <feature name="MCG_HAS_HIGH_FREQ_IRC" value="0" description="Has high frequency internal reference clock (IRC) (registers HCTRIM, HTTRIM, HFTRIM and bit MC[HIRCEN])."/>
    <feature name="MCG_HAS_PLL_INTERNAL_MODE" value="0" description="Has PEI mode or PBI mode."/>
    <feature name="MCG_RESET_IS_BLPI" value="0" description="Reset clock mode is BLPI."/>
  </module_specific>
  <module_specific id="interrupt">
    <feature name="INTERRUPT_IRQ_MIN" value="-14" description="Lowest interrupt request number."/>
    <feature name="INTERRUPT_IRQ_MAX" value="99" description="Highest interrupt request number."/>
  </module_specific>
  <module_specific id="OSC">
    <feature name="OSC_HAS_OSC1" value="0" description="Has OSC1 external oscillator."/>
    <feature name="OSC_HAS_OSC0" value="0" description="Has OSC0 external oscillator."/>
    <feature name="OSC_HAS_OSC" value="1" description="Has OSC external oscillator (without index)."/>
    <feature name="OSC_OSC_COUNT" value="1" description="Number of OSC external oscillators."/>
    <feature name="OSC_HAS_EXT_REF_CLOCK_DIVIDER" value="1" description="Has external reference clock divider (register bit field DIV[ERPS])."/>
  </module_specific>
  <module_specific id="PDB">
    <feature name="PDB_HAS_DAC" value="1" description="Has DAC support."/>
    <feature name="PDB_HAS_SHARED_IRQ_HANDLER" value="0" description="Has shared interrupt handler (has not individual interrupt handler for each channel)."/>
    <feature name="PDB_CHANNEL_COUNT" value="2" description="PDB channel number)."/>
    <feature name="PDB_CHANNEL_PRE_TRIGGER_COUNT" value="2" description="Channel pre-trigger nunmber (related to number of registers CHmDLYn)."/>
    <feature name="PDB_DAC_INTERVAL_TRIGGER_COUNT" value="2" description="DAC interval trigger number)."/>
    <feature name="PDB_PULSE_OUT_COUNT" value="4" description="Pulse out number)."/>
  </module_specific>
  <module_specific id="PIT">
    <feature name="PIT_TIMER_COUNT" value="4" description="Number of channels (related to number of registers LDVALn, CVALn, TCTRLn, TFLGn)."/>
    <feature name="PIT_HAS_LIFETIME_TIMER" value="1" description="Has lifetime timer (related to existence of registers LTMR64L and LTMR64H)."/>
    <feature name="PIT_HAS_CHAIN_MODE" value="1" description="Has chain mode (related to existence of register bit field TCTRLn[CHN])."/>
    <feature name="PIT_HAS_SHARED_IRQ_HANDLER" value="0" description="Has shared interrupt handler (has not individual interrupt handler for each channel)."/>
    <feature name="PIT_HAS_MDIS" value="1" description="Has timer enable control."/>
  </module_specific>
  <module_specific id="PMC">
    <feature name="PMC_HAS_BGEN" value="1" description="Has Bandgap Enable In VLPx Operation support."/>
    <feature name="PMC_HAS_BGBE" value="1" description="Has Bandgap Buffer Enable."/>
    <feature name="PMC_HAS_BGBDS" value="0" description="Has Bandgap Buffer Drive Select."/>
    <feature name="PMC_HAS_LVDV" value="1" description="Has Low-Voltage Detect Voltage Select support."/>
    <feature name="PMC_HAS_LVWV" value="1" description="Has Low-Voltage Warning Voltage Select support."/>
    <feature name="PMC_HAS_LPO" value="0" description="Has LPO."/>
    <feature name="PMC_HAS_VLPO" value="0" description="Has VLPx option PMC_REGSC[VLPO]."/>
    <feature name="PMC_HAS_ACKISO" value="1" description="Has acknowledge isolation support."/>
    <feature name="PMC_HAS_REGFPM" value="0" description="Has Regulator In Full Performance Mode Status Bit PMC_REGSC[REGFPM]."/>
    <feature name="PMC_HAS_REGONS" value="1" description="Has Regulator In Run Regulation Status Bit PMC_REGSC[REGONS]."/>
    <feature name="PMC_HAS_HVDSC1" value="0" description="Has PMC_HVDSC1."/>
    <feature name="PMC_HAS_PARAM" value="0" description="Has PMC_PARAM."/>
    <feature name="PMC_HAS_VERID" value="0" description="Has PMC_VERID."/>
  </module_specific>
  <module_specific id="PORT">
    <feature name="PORT_HAS_PIN_CONTROL_LOCK" value="1" description="Has control lock (register bit PCR[LK])."/>
    <feature name="PORT_HAS_OPEN_DRAIN" value="1" description="Has open drain control (register bit PCR[ODE])."/>
    <peripheral_specific peripherals="PORTA PORTB PORTC PORTE">
      <feature name="PORT_HAS_DIGITAL_FILTER" value="0" description="Has digital filter (registers DFER, DFCR and DFWR)."/>
    </peripheral_specific>
    <peripheral_specific peripherals="PORTD">
      <feature name="PORT_HAS_DIGITAL_FILTER" value="1" description="Has digital filter (registers DFER, DFCR and DFWR)."/>
    </peripheral_specific>
    <feature name="PORT_HAS_DMA_REQUEST" value="1" description="Has DMA request (register bit field PCR[IRQC] values)."/>
    <feature name="PORT_HAS_PULL_SELECTION" value="1" description="Has pull resistor selection available."/>
    <feature name="PORT_HAS_PULL_ENABLE" value="1" description="Has pull resistor enable (register bit PCR[PE])."/>
    <feature name="PORT_HAS_SLEW_RATE" value="1" description="Has slew rate control (register bit PCR[SRE])."/>
    <feature name="PORT_HAS_PASSIVE_FILTER" value="1" description="Has passive filter (register bit field PCR[PFE])."/>
    <feature name="PORT_HAS_DRIVE_STRENGTH" value="1" description="Has drive strength control (register bit PCR[DSE])."/>
    <feature name="PORT_HAS_DRIVE_STRENGTH_REGISTER" value="0" description="Has separate drive strength register (HDRVE)."/>
    <feature name="PORT_HAS_GLITCH_FILTER" value="0" description="Has glitch filter (register IOFLT)."/>
    <feature name="PORT_PCR_MUX_WIDTH" value="3" description="Defines width of PCR[MUX] field."/>
    <feature name="PORT_HAS_INTERRUPT_VECTOR" value="1" description="Has dedicated interrupt vector."/>
    <feature name="PORT_HAS_MULTIPLE_IRQ_CONFIG" value="0" description="Has multiple pin IRQ configuration (register GICLR and GICHR)."/>
    <feature name="PORT_HAS_IRQC_FLAG" value="0" description="Defines whether PCR[IRQC] bit-field has flag states."/>
    <feature name="PORT_HAS_IRQC_TRIGGER" value="0" description="Defines whether PCR[IRQC] bit-field has trigger states."/>
  </module_specific>
  <module_specific id="RCM">
    <feature name="RCM_HAS_LOL" value="1" description="Has Loss-of-Lock Reset support."/>
    <feature name="RCM_HAS_LOC" value="1" description="Has Loss-of-Clock Reset support."/>
    <feature name="RCM_HAS_JTAG" value="1" description="Has JTAG generated Reset support."/>
    <feature name="RCM_HAS_EZPORT" value="1" description="Has EzPort generated Reset support."/>
    <feature name="RCM_HAS_EZPMS" value="1" description="Has bit-field indicating EZP_MS_B pin state during last reset."/>
    <feature name="RCM_HAS_BOOTROM" value="0" description="Has boot ROM configuration, MR[BOOTROM], FM[FORCEROM]"/>
    <feature name="RCM_HAS_SSRS" value="1" description="Has sticky system reset status register RCM_SSRS0 and RCM_SSRS1."/>
    <feature name="RCM_HAS_VERID" value="0" description="Has Version ID Register (RCM_VERID)."/>
    <feature name="RCM_HAS_PARAM" value="0" description="Has Parameter Register (RCM_PARAM)."/>
    <feature name="RCM_HAS_SRIE" value="0" description="Has Reset Interrupt Enable Register RCM_SRIE."/>
    <feature name="RCM_REG_WIDTH" value="8" description="Width of registers of the RCM."/>
    <feature name="RCM_HAS_CORE1" value="0" description="Has Core 1 generated Reset support RCM_SRS[CORE1]"/>
    <feature name="RCM_HAS_MDM_AP" value="1" description="Has MDM-AP system reset support RCM_SRS1[MDM_AP]"/>
    <feature name="RCM_HAS_WAKEUP" value="1" description="Has wakeup reset feature. Register bit SRS[WAKEUP]."/>
  </module_specific>
  <module_specific id="RTC">
    <feature name="RTC_HAS_WAKEUP_PIN" value="1" description="Has wakeup pin."/>
    <feature name="RTC_HAS_WAKEUP_PIN_SELECTION" value="1" description="Has wakeup pin selection (bit field CR[WPS])."/>
    <feature name="RTC_HAS_MONOTONIC" value="1" description="Has low power features (registers MER, MCLR and MCHR)."/>
    <feature name="RTC_HAS_ACCESS_CONTROL" value="1" description="Has read/write access control (registers WAR and RAR)."/>
    <feature name="RTC_HAS_SECURITY" value="1" description="Has security features (registers TTSR, MER, MCLR and MCHR)."/>
    <feature name="RTC_HAS_RTC_CLKIN" value="0" description="Has RTC_CLKIN available."/>
    <feature name="RTC_HAS_LPO_ADJUST" value="0" description="Has prescaler adjust for LPO."/>
    <feature name="RTC_HAS_CPE" value="0" description="Has Clock Pin Enable field."/>
    <feature name="RTC_HAS_TSIC" value="0" description="Has Timer Seconds Interrupt Configuration field."/>
    <feature name="RTC_HAS_OSC_SCXP" value="1" description="Has OSC capacitor setting RTC_CR[SC2P ~ SC16P]"/>
    <feature name="RTC_HAS_TIR" value="0" description="Has Tamper Interrupt Register (register TIR)."/>
    <feature name="RTC_HAS_TIR_TPIE" value="0" description="Has Tamper Pin Interrupt Enable (bitfield TIR[TPIE])."/>
    <feature name="RTC_HAS_TIR_SIE" value="0" description="Has Security Interrupt Enable (bitfield TIR[SIE])."/>
    <feature name="RTC_HAS_TIR_LCIE" value="0" description="Has Loss of Clock Interrupt Enable (bitfield TIR[LCIE])."/>
    <feature name="RTC_HAS_SR_TIDF" value="0" description="Has Tamper Interrupt Detect Flag (bitfield SR[TIDF])."/>
    <feature name="RTC_HAS_TDR" value="0" description="Has Tamper Detect Register (register TDR)."/>
    <feature name="RTC_HAS_TDR_TPF" value="0" description="Has Tamper Pin Flag (bitfield TDR[TPF])."/>
    <feature name="RTC_HAS_TDR_STF" value="0" description="Has Security Tamper Flag (bitfield TDR[STF])."/>
    <feature name="RTC_HAS_TDR_LCTF" value="0" description="Has Loss of Clock Tamper Flag (bitfield TDR[LCTF])."/>
    <feature name="RTC_HAS_TTSR" value="1" description="Has Tamper Time Seconds Register (register TTSR)."/>
    <feature name="RTC_HAS_PCR" value="0" description="Has Pin Configuration Register (register PCR)."/>
  </module_specific>
  <module_specific id="SDHC">
    <feature name="SDHC_HAS_EXTERNAL_DMA_SUPPORT" value="0" description="Has external DMA support (register bit VENDOR[EXTDMAEN])."/>
    <feature name="SDHC_HAS_V300_SUPPORT" value="0" description="Has support of 3.0V voltage (register bit HTCAPBLT[VS30])."/>
    <feature name="SDHC_HAS_V180_SUPPORT" value="0" description="Has support of 1.8V voltage (register bit HTCAPBLT[VS18])."/>
  </module_specific>
  <module_specific id="SIM">
    <feature name="SIM_USBFS_USE_SPECIAL_DIVIDER" value="0" description="Has USB FS divider."/>
    <feature name="SIM_PLLCLK_USE_SPECIAL_DIVIDER" value="0" description="Is PLL clock divided by 2 before MCG PLL/FLL clock selection."/>
    <feature name="SIM_OPT_HAS_RAMSIZE" value="1" description="Has RAM size specification (register bit field SOPT1[RAMSIZE])."/>
    <feature name="SIM_OPT_HAS_OSC32K_OUT" value="0" description="Has 32k oscillator clock output (register bit SOPT1[OSC32KOUT])."/>
    <feature name="SIM_OPT_HAS_OSC32K_SELECTION" value="1" description="Has 32k oscillator clock selection (register bit field SOPT1[OSC32KSEL])."/>
    <feature name="SIM_OPT_OSC32K_SELECTION_WIDTH" value="2" description="32k oscillator clock selection width (width of register bit field SOPT1[OSC32KSEL])."/>
    <feature name="SIM_OPT_HAS_RTC_CLOCK_OUT_SELECTION" value="1" description="Has RTC clock output selection (register bit SOPT2[RTCCLKOUTSEL])."/>
    <feature name="SIM_OPT_HAS_USB_VOLTAGE_REGULATOR" value="1" description="Has USB voltage regulator (register bits SOPT1[USBVSTBY], SOPT1[USBSSTBY], SOPT1[USBREGEN], SOPT1CFG[URWE], SOPT1CFG[UVSWE], SOPT1CFG[USSWE])."/>
    <feature name="SIM_OPT_HAS_USB_PHY" value="1" description="USB has integrated PHY (register bits USBPHYCTL[USBVREGSEL], USBPHYCTL[USBVREGPD], USBPHYCTL[USB3VOUTTRG], USBPHYCTL[USBDISILIM], SOPT2[USBSLSRC], SOPT2[USBREGEN])."/>
    <feature name="SIM_OPT_HAS_PTD7PAD" value="0" description="Has PTD7 pad drive strength control (register bit SOPT2[PTD7PAD])."/>
    <feature name="SIM_OPT_HAS_FBSL" value="1" description="Has FlexBus security level selection (register bit SOPT2[FBSL])."/>
    <feature name="SIM_OPT_HAS_PCR" value="0" description="Has number of FlexBus hold cycle before FlexBus can release bus (register bit SOPT6[PCR])."/>
    <feature name="SIM_OPT_HAS_MCC" value="0" description="Has number of NFC hold cycle in case of FlexBus request (register bit SOPT6[MCC])."/>
    <feature name="SIM_OPT_HAS_ODE" value="0" description="Has UART open drain enable (register bits UARTnODE, where n is a number, in register SOPT5)."/>
    <feature name="SIM_OPT_LPUART_COUNT" value="1" description="Number of LPUART modules (number of register bits LPUARTn, where n is a number, in register SCGC5)."/>
    <feature name="SIM_OPT_UART_COUNT" value="4" description="Number of UART modules (number of register bits UARTn, where n is a number, in register SCGC4)."/>
    <feature name="SIM_OPT_HAS_UART0_ODE" value="0" description="Has UART0 open drain enable (register bit SOPT5[UART0ODE])."/>
    <feature name="SIM_OPT_HAS_UART1_ODE" value="0" description="Has UART1 open drain enable (register bit SOPT5[UART1ODE])."/>
    <feature name="SIM_OPT_HAS_UART2_ODE" value="0" description="Has UART2 open drain enable (register bit SOPT5[UART2ODE])."/>
    <feature name="SIM_OPT_HAS_LPUART0_ODE" value="0" description="Has LPUART0 open drain enable (register bit SOPT5[LPUART0ODE])."/>
    <feature name="SIM_OPT_HAS_LPUART1_ODE" value="0" description="Has LPUART1 open drain enable (register bit SOPT5[LPUART1ODE])."/>
    <feature name="SIM_OPT_HAS_CMTUARTPAD" value="0" description="Has CMT/UART pad drive strength control (register bit SOPT2[CMTUARTPAD])."/>
    <feature name="SIM_OPT_HAS_LPUART0_TX_SRC" value="1" description="Has LPUART0 transmit data source selection (register bit SOPT5[LPUART0TXSRC])."/>
    <feature name="SIM_OPT_HAS_LPUART0_RX_SRC" value="1" description="Has LPUART0 receive data source selection (register bit SOPT5[LPUART0RXSRC])."/>
    <feature name="SIM_OPT_HAS_LPUART1_TX_SRC" value="0" description="Has LPUART1 transmit data source selection (register bit SOPT5[LPUART1TXSRC])."/>
    <feature name="SIM_OPT_HAS_LPUART1_RX_SRC" value="0" description="Has LPUART1 receive data source selection (register bit SOPT5[LPUART1RXSRC])."/>
    <feature name="SIM_OPT_HAS_UART0_TX_SRC" value="1" description="Has UART0 transmit data source selection (register bit SOPT5[UART0TXSRC])."/>
    <feature name="SIM_OPT_UART0_TX_SRC_WIDTH" value="2" description="UART0 transmit data source selection width (width of register bit SOPT5[UART0TXSRC])."/>
    <feature name="SIM_OPT_HAS_UART0_RX_SRC" value="1" description="Has UART0 receive data source selection (register bit SOPT5[UART0RXSRC])."/>
    <feature name="SIM_OPT_UART0_RX_SRC_WIDTH" value="2" description="UART0 receive data source selection width (width of register bit SOPT5[UART0RXSRC])."/>
    <feature name="SIM_OPT_HAS_UART1_TX_SRC" value="1" description="Has UART1 transmit data source selection (register bit SOPT5[UART1TXSRC])."/>
    <feature name="SIM_OPT_HAS_UART1_RX_SRC" value="1" description="Has UART1 receive data source selection (register bit SOPT5[UART1RXSRC])."/>
    <feature name="SIM_OPT_UART1_RX_SRC_WIDTH" value="2" description="UART1 receive data source selection width (width of register bit SOPT5[UART1RXSRC])."/>
    <feature name="SIM_OPT_HAS_FTM" value="1" description="Has FTM module(s) configuration."/>
    <feature name="SIM_OPT_FTM_COUNT" value="4" description="Number of FTM modules."/>
    <feature name="SIM_OPT_FTM_TRIGGER_COUNT" value="2" description="Number of FTM triggers with selectable source."/>
    <feature name="SIM_OPT_HAS_FTM0_TRIGGER" value="1" description="Has FTM0 triggers source selection (register bits SOPT4[FTM0TRGnSRC], where n is a number)."/>
    <feature name="SIM_OPT_HAS_FTM3_TRIGGER" value="1" description="Has FTM3 triggers source selection (register bits SOPT4[FTM3TRGnSRC], where n is a number)."/>
    <feature name="SIM_OPT_HAS_FTM1_CHANNELS" value="1" description="Has FTM1 channel 0 input capture source selection (register bit SOPT4[FTM1CH0SRC])."/>
    <feature name="SIM_OPT_HAS_FTM2_CHANNELS" value="1" description="Has FTM2 channel 0 input capture source selection (register bit SOPT4[FTM2CH0SRC])."/>
    <feature name="SIM_OPT_HAS_FTM3_CHANNELS" value="0" description="Has FTM3 channel 0 input capture source selection (register bit SOPT4[FTM3CH0SRC])."/>
    <feature name="SIM_OPT_HAS_FTM2_CHANNEL1" value="1" description="Has FTM2 channel 1 input capture source selection (register bit SOPT4[FTM2CH1SRC])."/>
    <feature name="SIM_OPT_FTM0_FAULT_COUNT" value="4" description="Number of configurable FTM0 fault detection input (number of register bits SOPT4[FTM0FLTn], where n is a number starting from zero)."/>
    <feature name="SIM_OPT_FTM1_FAULT_COUNT" value="1" description="Number of configurable FTM1 fault detection input (number of register bits SOPT4[FTM1FLTn], where n is a number starting from zero)."/>
    <feature name="SIM_OPT_FTM2_FAULT_COUNT" value="1" description="Number of configurable FTM2 fault detection input (number of register bits SOPT4[FTM2FLTn], where n is a number starting from zero)."/>
    <feature name="SIM_OPT_FTM3_FAULT_COUNT" value="1" description="Number of configurable FTM3 fault detection input (number of register bits SOPT4[FTM3FLTn], where n is a number starting from zero)."/>
    <feature name="SIM_OPT_HAS_FTM_TRIGGER_SYNC" value="1" description="Has FTM hardware trigger 0 software synchronization (register bit SOPT8[FTMnSYNCBIT], where n is a module instance index)."/>
    <feature name="SIM_OPT_HAS_FTM_CHANNELS_OUTPUT_SRC" value="1" description="Has FTM channels output source selection (register bit SOPT8[FTMxOCHnSRC], where x is a module instance index and n is a channel index)."/>
    <feature name="SIM_OPT_HAS_TPM" value="1" description="Has TPM module(s) configuration."/>
    <feature name="SIM_OPT_MAX_TPM_INDEX" value="2" description="The highest TPM module index."/>
    <feature name="SIM_OPT_HAS_TPM0" value="0" description="Has TPM module with index 0."/>
    <feature name="SIM_OPT_HAS_TPM0_CLK_SEL" value="0" description="Has TPM0 clock selection (register bit field SOPT4[TPM0CLKSEL])."/>
    <feature name="SIM_OPT_HAS_TPM_CHANNELS_CONFIG_IN_SOPT4_REG" value="0" description="Is TPM channels configuration in the SOPT4 (not SOPT9) register (register bits TPMnCH0SRC, TPMnCLKSEL, where n is a module instance index)."/>
    <feature name="SIM_OPT_HAS_TPM1_CH0_SRC_SELECTION" value="1" description="Has TPM1 channel 0 input capture source selection (register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC])."/>
    <feature name="SIM_OPT_HAS_TPM1_CLK_SEL" value="0" description="Has TPM1 clock selection (register bit field SOPT4[TPM1CLKSEL])."/>
    <feature name="SIM_OPT_TPM1_CH0_SRC_SELECTION_WIDTH" value="1" description="TPM1 channel 0 input capture source selection width (width of register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC])."/>
    <feature name="SIM_OPT_HAS_TPM2_CH0_SRC_SELECTION" value="0" description="Has TPM2 channel 0 input capture source selection (register bit field SOPT4[TPM2CH0SRC])."/>
    <feature name="SIM_OPT_HAS_TPM2_CLK_SEL" value="0" description="Has TPM2 clock selection (register bit field SOPT4[TPM2CLKSEL])."/>
    <feature name="SIM_OPT_HAS_PLL_FLL_SELECTION" value="1" description="Has PLL/FLL clock selection (register bit field SOPT2[PLLFLLSEL])."/>
    <feature name="SIM_OPT_PLL_FLL_SELECTION_WIDTH" value="1" description="PLL/FLL clock selection width (width of register bit field SOPT2[PLLFLLSEL])."/>
    <feature name="SIM_OPT_HAS_NFCSRC" value="0" description="Has NFC clock source selection (register bit SOPT2[NFCSRC])."/>
    <feature name="SIM_OPT_HAS_ESDHCSRC" value="0" description="Has eSDHC clock source selection (register bit SOPT2[ESDHCSRC])."/>
    <feature name="SIM_OPT_HAS_SDHCSRC" value="1" description="Has SDHC clock source selection (register bit SOPT2[SDHCSRC])."/>
    <feature name="SIM_OPT_HAS_LCDCSRC" value="0" description="Has LCDC clock source selection (register bits SOPT2[LCDCSRC], SOPT2[LCDC_CLKSEL])."/>
    <feature name="SIM_OPT_HAS_TIMESRC" value="1" description="Has ENET timestamp clock source selection (register bit SOPT2[TIMESRC])."/>
    <feature name="SIM_OPT_HAS_RMIISRC" value="1" description="Has ENET RMII clock source selection (register bit SOPT2[RMIISRC])."/>
    <feature name="SIM_OPT_HAS_USBSRC" value="1" description="Has USB clock source selection (register bit SOPT2[USBSRC])."/>
    <feature name="SIM_OPT_HAS_USBFSRC" value="0" description="Has USB FS clock source selection (register bit SOPT2[USBFSRC])."/>
    <feature name="SIM_OPT_HAS_USBHSRC" value="0" description="Has USB HS clock source selection (register bit SOPT2[USBHSRC])."/>
    <feature name="SIM_OPT_HAS_LPUARTSRC" value="1" description="Has LPUART clock source selection (register bit SOPT2[LPUARTSRC])."/>
    <feature name="SIM_OPT_HAS_LPUART0SRC" value="0" description="Has LPUART0 clock source selection (register bit SOPT2[LPUART0SRC])."/>
    <feature name="SIM_OPT_HAS_LPUART1SRC" value="0" description="Has LPUART1 clock source selection (register bit SOPT2[LPUART1SRC])."/>
    <feature name="SIM_OPT_HAS_FLEXIOSRC" value="0" description="Has FLEXIOSRC clock source selection (register bit SOPT2[FLEXIOSRC])."/>
    <feature name="SIM_OPT_HAS_UART0SRC" value="0" description="Has UART0 clock source selection (register bit SOPT2[UART0SRC])."/>
    <feature name="SIM_OPT_HAS_TPMSRC" value="1" description="Has TPM clock source selection (register bit SOPT2[TPMSRC])."/>
    <feature name="SIM_OPT_HAS_TRACE_CLKSEL" value="1" description="Has debug trace clock selection (register bit SOPT2[TRACECLKSEL])."/>
    <feature name="SIM_OPT_ADC_COUNT" value="2" description="Number of ADC modules (register bits SOPT7[ADCnTRGSEL], SOPT7[ADCnPRETRGSEL], SOPT7[ADCnALTTRGSEL], where n is a module instance index)."/>
    <feature name="SIM_OPT_ADC0ALTTRGEN_WIDTH" value="1" description="ADC0 alternate trigger enable width (width of bit field ADC0ALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_ADC1ALTTRGEN_WIDTH" value="1" description="ADC1 alternate trigger enable width (width of bit field ADC1ALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_ADC2ALTTRGEN_WIDTH" value="0" description="ADC2 alternate trigger enable width (width of bit field ADC2ALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_ADC3ALTTRGEN_WIDTH" value="0" description="ADC3 alternate trigger enable width (width of bit field ADC3ALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_HSADC0AALTTRGEN_WIDTH" value="0" description="HSADC0 converter A alternate trigger enable width (width of bit field HSADC0AALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_HSADC1AALTTRGEN_WIDTH" value="0" description="HSADC1 converter A alternate trigger enable width (width of bit field HSADC1AALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_ADCAALTTRGEN_WIDTH" value="0" description="ADC converter A alternate trigger enable width (width of bit field ADCAALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_HSADC0BALTTRGEN_WIDTH" value="0" description="HSADC0 converter B alternate trigger enable width (width of bit field HSADC0BALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_HSADC1BALTTRGEN_WIDTH" value="0" description="HSADC1 converter B alternate trigger enable width (width of bit field HSADC1BALTTRGEN of register SOPT7)."/>
    <feature name="SIM_OPT_ADCBALTTRGEN_WIDTH" value="0" description="ADC converter B alternate trigger enable width (width of bit field ADCBALTTRGEN of register SOPT7)."/>
    <feature name="SIM_DIVIDER_HAS_OUTDIV2" value="1" description="Has clock 2 output divider (register bit field CLKDIV1[OUTDIV2])."/>
    <feature name="SIM_DIVIDER_HAS_OUTDIV3" value="1" description="Has clock 3 output divider (register bit field CLKDIV1[OUTDIV3])."/>
    <feature name="SIM_DIVIDER_HAS_OUTDIV4" value="1" description="Has clock 4 output divider (register bit field CLKDIV1[OUTDIV4])."/>
    <feature name="SIM_DIVIDER_OUTDIV4_WIDTH" value="4" description="Clock 4 output divider width (width of register bit field CLKDIV1[OUTDIV4])."/>
    <feature name="SIM_DIVIDER_HAS_OUTDIV5" value="0" description="Has clock 5 output divider (register bit field CLKDIV1[OUTDIV5])."/>
    <feature name="SIM_DIVIDER_HAS_USBDIV" value="1" description="Has USB clock divider (register bit field CLKDIV2[USBDIV] and CLKDIV2[USBFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_USBFSDIV" value="0" description="Has USB FS clock divider (register bit field CLKDIV2[USBFSDIV] and CLKDIV2[USBFSFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_USBHSDIV" value="0" description="Has USB HS clock divider (register bit field CLKDIV2[USBHSDIV] and CLKDIV2[USBHSFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_PLLFLLDIV" value="1" description="Has PLL/FLL clock divider (register bit field CLKDIV3[PLLFLLDIV] and CLKDIV3[PLLFLLFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_LCDCDIV" value="0" description="Has LCDC clock divider (register bit field CLKDIV3[LCDCDIV] and CLKDIV3[LCDCFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_TRACEDIV" value="1" description="Has trace clock divider (register bit field CLKDIV4[TRACEDIV] and CLKDIV4[TRACEFRAC])."/>
    <feature name="SIM_DIVIDER_HAS_NFCDIV" value="0" description="Has NFC clock divider (register bit field CLKDIV4[NFCDIV] and CLKDIV4[NFCFRAC])."/>
    <feature name="SIM_SDID_HAS_FAMILYID" value="1" description="Has Kinetis family ID (register bit field SDID[FAMILYID])."/>
    <feature name="SIM_SDID_HAS_FAMID" value="1" description="Has Kinetis family ID (register bit field SDID[FAMID])."/>
    <feature name="SIM_SDID_HAS_SUBFAMID" value="1" description="Has Kinetis sub-family ID (register bit field SDID[SUBFAMID])."/>
    <feature name="SIM_SDID_HAS_SERIESID" value="1" description="Has Kinetis series ID (register bit field SDID[SERIESID])."/>
    <feature name="SIM_SDID_HAS_DIEID" value="1" description="Has device die ID (register bit field SDID[DIEID])."/>
    <feature name="SIM_SDID_HAS_SRAMSIZE" value="0" description="Has system SRAM size specifier (register bit field SDID[SRAMSIZE])."/>
    <feature name="SIM_FCFG_HAS_FLASHDOZE" value="1" description="Has flash mode (register bit FCFG1[FLASHDOZE])."/>
    <feature name="SIM_FCFG_HAS_FLASHDIS" value="1" description="Has flash disable (register bit FCFG1[FLASHDIS])."/>
    <feature name="SIM_FCFG_HAS_FTFDIS" value="0" description="Has FTFE disable (register bit FCFG1[FTFDIS])."/>
    <feature name="SIM_FCFG_HAS_NVMSIZE" value="1" description="Has FlexNVM size specifier (register bit field FCFG1[NVMSIZE])."/>
    <feature name="SIM_FCFG_HAS_EESIZE" value="1" description="Has EEPROM size specifier (register bit field FCFG1[EESIZE])."/>
    <feature name="SIM_FCFG_HAS_DEPART" value="1" description="Has FlexNVM partition (register bit field FCFG1[DEPART])."/>
    <feature name="SIM_FCFG_HAS_MAXADDR0" value="1" description="Maximum flash address block 0 address specifier (register bit field FCFG2[MAXADDR0])."/>
    <feature name="SIM_FCFG_HAS_MAXADDR1" value="1" description="Maximum flash address block 1 address specifier (register bit field FCFG2[MAXADDR1])."/>
    <feature name="SIM_FCFG_HAS_MAXADDR01" value="0" description="Maximum flash address block 0 or 1 address specifier (register bit field FCFG2[MAXADDR01])."/>
    <feature name="SIM_FCFG_HAS_MAXADDR23" value="0" description="Maximum flash address block 2 or 3 address specifier (register bit field FCFG2[MAXADDR23])."/>
    <feature name="SIM_FCFG_HAS_PFLSH" value="1" description="Has program flash availability specifier (register bit FCFG2[PFLSH])."/>
    <feature name="SIM_FCFG_HAS_PFLSH_SWAP" value="1" description="Has program flash swapping (register bit FCFG2[SWAPPFLSH])."/>
    <feature name="SIM_HAS_MISC_CONTROLS" value="0" description="Has miscellanious control register (register MCR)."/>
    <feature name="SIM_HAS_COP_WATCHDOG" value="0" description="Has COP watchdog (registers COPC and SRVCOP)."/>
    <feature name="SIM_HAS_COP_STOP" value="0" description="Has COP watchdog stop (register bits COPC[COPSTPEN], COPC[COPDBGEN] and COPC[COPCLKSEL])."/>
    <feature name="SIM_HAS_SCGC_LLWU" value="0" description="Has LLWU clock gate bit (e.g SIM_SCGC4)."/>
    <feature name="SIM_HAS_UIDH" value="1" description="Has UIDH registers."/>
    <feature name="SIM_HAS_UIDM" value="0" description="Has UIDM registers."/>
  </module_specific>
  <module_specific id="SMC">
    <feature name="SMC_HAS_PSTOPO" value="1" description="Has partial stop option (register bit STOPCTRL[PSTOPO])."/>
    <feature name="SMC_HAS_LPOPO" value="0" description="Has LPO power option (register bit STOPCTRL[LPOPO])."/>
    <feature name="SMC_HAS_PORPO" value="1" description="Has POR power option (register bit STOPCTRL[PORPO] or VLLSCTRL[PORPO])."/>
    <feature name="SMC_HAS_LPWUI" value="0" description="Has low power wakeup on interrupt (register bit PMCTRL[LPWUI])."/>
    <feature name="SMC_HAS_LLS_SUBMODE" value="1" description="Has LLS or VLLS mode control (register bit STOPCTRL[LLSM])."/>
    <feature name="SMC_USE_VLLSCTRL_REG" value="0" description="Has VLLS mode control (register bit VLLSCTRL[VLLSM])."/>
    <feature name="SMC_USE_STOPCTRL_VLLSM" value="0" description="Has VLLS mode control (register bit STOPCTRL[VLLSM])."/>
    <feature name="SMC_HAS_RAM2_POWER_OPTION" value="1" description="Has RAM partition 2 power option (register bit STOPCTRL[RAM2PO])."/>
    <feature name="SMC_HAS_HIGH_SPEED_RUN_MODE" value="1" description="Has high speed run mode (register bit PMPROT[AHSRUN])."/>
    <feature name="SMC_HAS_LOW_LEAKAGE_STOP_MODE" value="1" description="Has low leakage stop mode (register bit PMPROT[ALLS])."/>
    <feature name="SMC_HAS_VERY_LOW_LEAKAGE_STOP_MODE" value="1" description="Has very low leakage stop mode (register bit PMPROT[AVLLS])."/>
    <feature name="SMC_HAS_SUB_STOP_MODE" value="1" description="Has stop submode."/>
    <feature name="SMC_HAS_STOP_SUBMODE0" value="1" description="Has stop submode 0(VLLS0)."/>
    <feature name="SMC_HAS_STOP_SUBMODE1" value="1" description="Has stop submode 1(VLLS1)."/>
    <feature name="SMC_HAS_STOP_SUBMODE2" value="1" description="Has stop submode 2(VLLS2)."/>
    <feature name="SMC_HAS_PARAM" value="0" description="Has SMC_PARAM."/>
    <feature name="SMC_HAS_VERID" value="0" description="Has SMC_VERID."/>
    <feature name="SMC_HAS_PMCTRL_STOPA" value="1" description="Has stop abort flag (register bit PMCTRL[STOPA])."/>
    <feature name="SMC_HAS_SRS_TAMPER" value="0" description="Has tamper reset (register bit SRS[TAMPER])."/>
    <feature name="SMC_HAS_SRS_SECVIO" value="0" description="Has security violation reset (register bit SRS[SECVIO])."/>
    <feature name="SMC_REG_WIDTH" value="8" description="Width of SMC registers."/>
  </module_specific>
  <module_specific id="DSPI">
    <peripheral_specific peripherals="SPI0">
      <feature name="DSPI_FIFO_SIZE" value="4" description="Receive/transmit FIFO size in number of items."/>
    </peripheral_specific>
    <peripheral_specific peripherals="SPI1 SPI2">
      <feature name="DSPI_FIFO_SIZE" value="1" description="Receive/transmit FIFO size in number of items."/>
    </peripheral_specific>
    <feature name="DSPI_MAX_DATA_WIDTH" value="16" description="Maximum transfer data width in bits."/>
    <feature name="DSPI_MAX_CHIP_SELECT_COUNT" value="6" description="Maximum number of chip select pins. (Reflects the width of register bit field PUSHR[PCS].)"/>
    <peripheral_specific peripherals="SPI0">
      <feature name="DSPI_CHIP_SELECT_COUNT" value="6" description="Number of chip select pins."/>
    </peripheral_specific>
    <peripheral_specific peripherals="SPI1">
      <feature name="DSPI_CHIP_SELECT_COUNT" value="4" description="Number of chip select pins."/>
    </peripheral_specific>
    <peripheral_specific peripherals="SPI2">
      <feature name="DSPI_CHIP_SELECT_COUNT" value="2" description="Number of chip select pins."/>
    </peripheral_specific>
    <feature name="DSPI_CTAR_COUNT" value="2" description="Number of CTAR registers."/>
    <feature name="DSPI_HAS_CHIP_SELECT_STROBE" value="1" description="Has chip select strobe capability on the PCS5 pin."/>
    <feature name="DSPI_HAS_SEPARATE_TXDATA_CMD_FIFO" value="0" description="Has separated TXDATA and CMD FIFOs (register SREX)."/>
    <feature name="DSPI_16BIT_TRANSFERS" value="1" description="Has 16-bit data transfer support."/>
    <feature name="DSPI_HAS_SEPARATE_DMA_RX_TX_REQ" value="1" description="Has separate DMA RX and TX requests."/>
  </module_specific>
  <module_specific id="SYSMPU">
    <feature name="SYSMPU_DESCRIPTOR_COUNT" value="12" description="Specifies number of descriptors available."/>
    <feature name="SYSMPU_HAS_PROCESS_IDENTIFIER" value="1" description="Has process identifier support."/>
    <feature name="SYSMPU_SLAVE_COUNT" value="5" description="Total number of MPU slave."/>
    <feature name="SYSMPU_MASTER_COUNT" value="7" description="Total number of MPU master."/>
  </module_specific>
  <module_specific id="SysTick">
    <feature name="SYSTICK_HAS_EXT_REF" value="0" description="Systick has external reference clock."/>
    <feature name="SYSTICK_EXT_REF_CORE_DIV" value="0" description="Systick external reference clock is core clock divided by this value."/>
  </module_specific>
  <module_specific id="TPM">
    <feature name="TPM_BUS_CLOCK" value="0" description="Bus clock is the source clock for the module."/>
    <feature name="TPM_CHANNEL_COUNT" value="2" description="Number of channels."/>
    <feature name="TPM_HAS_COUNTER_RESET_BY_CAPTURE_EVENT" value="0" description="Has counter reset by the selected input capture event (register bits C0SC[ICRST], C1SC[ICRST], ...)."/>
    <feature name="TPM_HAS_PARAM" value="0" description="Has TPM_PARAM."/>
    <feature name="TPM_HAS_VERID" value="0" description="Has TPM_VERID."/>
    <feature name="TPM_HAS_GLOBAL" value="0" description="Has TPM_GLOBAL."/>
    <feature name="TPM_HAS_TRIG" value="0" description="Has TPM_TRIG."/>
    <feature name="TPM_HAS_PAUSE_COUNTER_ON_TRIGGER" value="1" description="Has counter pause on trigger."/>
    <feature name="TPM_HAS_EXTERNAL_TRIGGER_SELECTION" value="1" description="Has external trigger selection."/>
    <feature name="TPM_HAS_COMBINE" value="1" description="Has TPM_COMBINE register."/>
    <feature name="TPM_COMBINE_HAS_EFFECT" value="1" description="Whether COMBINE register has effect."/>
    <feature name="TPM_HAS_POL" value="1" description="Has TPM_POL."/>
    <feature name="TPM_HAS_FILTER" value="1" description="Has TPM_FILTER register."/>
    <feature name="TPM_FILTER_HAS_EFFECT" value="1" description="Whether FILTER register has effect."/>
    <feature name="TPM_HAS_QDCTRL" value="1" description="Has TPM_QDCTRL register."/>
    <feature name="TPM_QDCTRL_HAS_EFFECT" value="1" description="Whether QDCTRL register has effect."/>
    <feature name="TPM_HAS_ERRATA_050050" value="0" description="Is affected by errata with ID 050050 (Incorrect duty output when EPWM mode is set to PS=0 during write 1 to CnV register)."/>
  </module_specific>
  <module_specific id="TSI">
    <feature name="TSI_VERSION" value="4" description="TSI module version."/>
    <feature name="TSI_HAS_END_OF_SCAN_DMA_ENABLE" value="1" description="Has end-of-scan DMA transfer request enable (register bit GENCS[EOSDMEO])."/>
    <feature name="TSI_CHANNEL_COUNT" value="16" description="Number of TSI channels."/>
  </module_specific>
  <module_specific id="UART">
    <feature name="UART_HAS_IRQ_EXTENDED_FUNCTIONS" value="1" description="Has receive FIFO overflow detection (bit field CFIFO[RXOFE])."/>
    <feature name="UART_HAS_LOW_POWER_UART_SUPPORT" value="0" description="Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-bit wide)."/>
    <feature name="UART_HAS_EXTENDED_DATA_REGISTER_FLAGS" value="1" description="Has extended data register ED (or extra flags in the DATA register if the registers are 32-bit wide)."/>
    <feature name="UART_HAS_FIFO" value="1" description="Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available)."/>
    <feature name="UART_HAS_MODEM_SUPPORT" value="1" description="Hardware flow control (RTS, CTS) is supported."/>
    <feature name="UART_HAS_IR_SUPPORT" value="1" description="Infrared (modulation) is supported."/>
    <feature name="UART_HAS_STOP_BIT_CONFIG_SUPPORT" value="1" description="2 bits long stop bit is available."/>
    <feature name="UART_HAS_10BIT_DATA_SUPPORT" value="1" description="If 10-bit mode is supported."/>
    <feature name="UART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT" value="1" description="Baud rate fine adjustment is available."/>
    <feature name="UART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT" value="0" description="Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-bit wide)."/>
    <feature name="UART_HAS_RX_RESYNC_SUPPORT" value="0" description="Baud rate oversampling is available."/>
    <feature name="UART_HAS_BOTH_EDGE_SAMPLING_SUPPORT" value="0" description="Baud rate oversampling is available."/>
    <feature name="UART_IS_SCI" value="0" description="Peripheral type."/>
    <peripheral_specific peripherals="UART0 UART1">
      <feature name="UART_FIFO_SIZE" value="8" description="Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available)."/>
    </peripheral_specific>
    <peripheral_specific peripherals="UART2 UART3 UART4">
      <feature name="UART_FIFO_SIZE" value="1" description="Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available)."/>
    </peripheral_specific>
    <feature name="UART_HAS_ADDRESS_MATCHING" value="1" description="Supports two match addresses to filter incoming frames."/>
    <feature name="UART_HAS_DMA_ENABLE" value="0" description="Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-bit wide)."/>
    <feature name="UART_HAS_DMA_SELECT" value="1" description="Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS_SCI = 0."/>
    <feature name="UART_HAS_BIT_ORDER_SELECT" value="1" description="Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-bit wide)."/>
    <peripheral_specific peripherals="UART0">
      <feature name="UART_HAS_SMART_CARD_SUPPORT" value="1" description="Has smart card (ISO7816 protocol) support and no improved smart card support."/>
    </peripheral_specific>
    <peripheral_specific peripherals="UART1 UART2 UART3 UART4">
      <feature name="UART_HAS_SMART_CARD_SUPPORT" value="0" description="Has smart card (ISO7816 protocol) support and no improved smart card support."/>
    </peripheral_specific>
    <peripheral_specific peripherals="UART0">
      <feature name="UART_HAS_IMPROVED_SMART_CARD_SUPPORT" value="1" description="Has improved smart card (ISO7816 protocol) support."/>
    </peripheral_specific>
    <peripheral_specific peripherals="UART1 UART2 UART3 UART4">
      <feature name="UART_HAS_IMPROVED_SMART_CARD_SUPPORT" value="0" description="Has improved smart card (ISO7816 protocol) support."/>
    </peripheral_specific>
    <feature name="UART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT" value="0" description="Has local operation network (CEA709.1-B protocol) support."/>
    <feature name="UART_HAS_32BIT_REGISTERS" value="0" description="Has 32-bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-bit (BDH, BDL, C1, S1, D, etc.)."/>
    <feature name="UART_HAS_LIN_BREAK_DETECT" value="1" description="Lin break detect available (has bit BDH[LBKDIE])."/>
    <feature name="UART_HAS_WAIT_MODE_OPERATION" value="1" description="UART stops in Wait mode available (has bit C1[UARTSWAI])."/>
    <peripheral_specific peripherals="UART0 UART1 UART2 UART3">
      <feature name="UART_HAS_SEPARATE_DMA_RX_TX_REQ" value="1" description="Has separate DMA RX and TX requests."/>
    </peripheral_specific>
    <peripheral_specific peripherals="UART4">
      <feature name="UART_HAS_SEPARATE_DMA_RX_TX_REQ" value="0" description="Has separate DMA RX and TX requests."/>
    </peripheral_specific>
  </module_specific>
  <module_specific id="USB">
    <feature name="USB_KHCI_COUNT" value="1" description="KHCI module instance count"/>
    <feature name="USB_KHCI_HOST_ENABLED" value="1" description="HOST mode enabled"/>
    <feature name="USB_KHCI_OTG_ENABLED" value="1" description="OTG mode enabled"/>
    <feature name="USB_KHCI_USB_RAM" value="0" description="Size of the USB dedicated RAM"/>
    <feature name="USB_KHCI_KEEP_ALIVE_ENABLED" value="0" description="Has KEEP_ALIVE_CTRL register"/>
    <feature name="USB_KHCI_DYNAMIC_SOF_THRESHOLD_COMPARE_ENABLED" value="0" description="Has the Dynamic SOF threshold compare support"/>
    <feature name="USB_KHCI_VBUS_DETECT_ENABLED" value="0" description="Has the VBUS detect support"/>
    <feature name="USB_KHCI_IRC48M_MODULE_CLOCK_ENABLED" value="1" description="Has the IRC48M module clock support"/>
    <feature name="USB_ENDPT_COUNT" value="16" description="Number of endpoints supported"/>
    <feature name="USB_KHCI_HAS_STALL_LOW" value="0" description="Has STALL_IL/OL_DIS registers"/>
    <feature name="USB_KHCI_HAS_STALL_HIGH" value="0" description="Has STALL_IH/OH_DIS registers"/>
  </module_specific>
  <module_specific id="USBHS">
    <feature name="USBHS_EHCI_COUNT" value="1" description="EHCI module instance count"/>
    <feature name="USBHS_ENDPT_COUNT" value="8" description="Number of endpoints supported"/>
  </module_specific>
  <module_specific id="VREF">
    <feature name="VREF_HAS_CHOP_OSC" value="1" description="Has chop oscillator (bit TRM[CHOPEN])"/>
    <feature name="VREF_HAS_COMPENSATION" value="1" description="Has second order curvature compensation (bit SC[ICOMPEN])"/>
    <feature name="VREF_MODE_LV_TYPE" value="1" description="If high/low buffer mode supported"/>
    <feature name="VREF_HAS_LOW_REFERENCE" value="0" description="Module has also low reference (registers VREFL/VREFH)"/>
    <feature name="VREF_HAS_TRM4" value="0" description="Has VREF_TRM4."/>
  </module_specific>
  <module_specific id="WDOG">
    <feature name="WDOG_HAS_WATCHDOG" value="1" description="Watchdog is available."/>
    <feature name="WDOG_HAS_WAITEN" value="1" description="Has Wait mode support."/>
  </module_specific>
</features:sdk_features>