 /*! \file  pm_config_target_sbl_sequence.c 
 *   
 *  \brief  File Contains the PMIC Set Mode Driver Implementation 
 *  \details Set Mode Driver implementation is responsible for setting and getting 
 *  all mode settings such as Register values, memory values, etc. 
 *   
 *    PMIC code generation Version: 1.0.0.0 
 *    Date: 7/2/2020 
 *    PMIC PSI Version: Kona-SBL-b0x00_v0x53 - Approved 
 *    PBS RAM Version: PM8150_RAM_b0x0A_v0x47 
 *    PBS RAM Version: PM8150B_RAM_b0x00_v0x1A 
 *    PBS RAM Version: PM8009_3p0_RAM_b0x30_v0x02 
 *    This file contains code for Target specific settings and modes. 
 *   
 *  &copy; Copyright 2020 Qualcomm Technologies Incorporated, All Rights Reserved 
 */ 
 
/*=========================================================================== 
 
                        EDIT HISTORY FOR MODULE 
 
  This document is created by a code generator, therefore this section will 
  not contain comments describing changes made to the module. 
 
$Header: //components/rel/boot.xf/3.2/QcomPkg/Library/PmicLib/target/sdm8250_pm855_pm855b/psi/pm_config_target_sbl_sequence.c#27 $  
$DateTime: 2020/07/10 03:38:54 $  $Author: pwbldsvc $ 
 
when       who     what, where, why 
--------   ---     ----------------------------------------------------------  
 
===========================================================================*/ 
 
/*=========================================================================== 
 
                     INCLUDE FILES  
 
===========================================================================*/ 
 
#include "pm_target_information.h" 
#include "pm_config_sbl.h" 
 
/*========================== PSI Sequence LUT =============================*/ 
 
//NOTES ON CREATING PSI SEQUENCE: 
 
//1. When creating PSI sequence(Table A), if configuration do not need conditional check, set cond start/end index to 0 
//2. If Reg configuration require conditional check, indicate the range of conditional check using cond start/end index 
//3. For Reg operation PM_SBL_DELAY case, address field contains delay amount in us 
//4. For Reg Operation PM_SBL_PBS_RAM case, data field contains index to access in PBS RAM Table 
//5. For Reg Operation PM_SBL_PBS_RAM case, address field contains size of PBS RAM 
 
//Table B (Conditional configuration check Table): 
//1. DO NOT use the first entry. Index 0 is used when no conditional configuration is needed (This is just to avoid confusion) 
//2. Single or multiple configuration can be added in Table B 
//3. If multiple configuration is needed, it should be entered in a consecutive order, so that it can be indexed in one range(from Table A) 
 
pm_sbl_config_info_type
pm_sbl_config_info = 
{
 	PSI_SIGNATURE,	// PSI Signature
 	0x01,	// PSI Major Version
 	0x03,	// PSI Minor Version
 	0x01,	// Number of target configurations
 	0x11	// Total number of conditional entries on pm_sbl_cond_seq_type table
 };
pm_sbl_cond_seq_type 
pm_sbl_cond_seq [ ] = 
{	
	 // sid 	data 	mask 	register 	operator	 
	 { 0,	0x01,	0x01,	0x3E08,	EQUAL}, 	//1
	 { 4,	0x1F,	0xFF,	0x0105,	EQUAL}, 	//2
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//3
	 { 4,	0x26,	0xFF,	0x0105,	EQUAL}, 	//4
	 { 0,	0x00,	0x80,	0x3E08,	EQUAL}, 	//5
	 { 0,	0x00,	0x02,	0xB04A,	EQUAL}, 	//6
	 { 2,	0x08,	0x08,	0x7310,	EQUAL}, 	//7
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//8
	 { 5,	0x00,	0x03,	0xDC5F,	EQUAL}, 	//9
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//10
	 { 5,	0x01,	0x03,	0xDC5F,	EQUAL}, 	//11
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//12
	 { 5,	0x02,	0x03,	0xDC5F,	EQUAL}, 	//13
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//14
	 { 5,	0x03,	0x03,	0xDC5F,	EQUAL}, 	//15
	 { 4,	0x27,	0xFF,	0x0105,	EQUAL}, 	//16
	 { 5,	0x05,	0xFF,	0xDEF2,	LESS}, 	//17
 };
pm_sbl_seq_type
pm_sbl_seq [ ] = 
{
	 //Mode - SPMI_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x00,	 0x07E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x0752,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x0647,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x0647,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x0647,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PBS_CONFIG_PM8150 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xC0,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x10,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0,	     0x400,	 0x70,	 PM_SBL_PBS_RAM, 0,	 0}, 	  
	 { 0,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x7050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x7051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x10,	 0x7051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x0C,	 0x7054,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x7055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x10,	 0x7055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x70DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7031,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7313,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7312,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x731A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7314,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xC0,	 0x7315,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x38,	 0x7413,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7412,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x741A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7414,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x38,	 0x7415,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7513,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7512,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x751A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x7514,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7515,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7248,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x0F,	 0x7240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7246,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x06,	 0x31E4,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - YODA_PON 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 10,	 0x80,	 0x0947,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PBS_CONFIG_PM8150L 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 4,	 0x00,	 0x70DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7313,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7312,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x02,	 0x731A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7314,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7315,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7413,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7412,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x02,	 0x741A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7414,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7415,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7513,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7512,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x02,	 0x751A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xFF,	 0x7514,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x24,	 0x7515,	 0xFF,	 PM_SBL_WRITE,	 2,	 2}, 	  
	 { 4,	 0x1E,	 0x7515,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 4,	 0x0E,	 0x75E2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7246,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PBS_CONFIG_PM8150B 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xC0,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 1,	     0x200,	 0x70,	 PM_SBL_PBS_RAM, 0,	 0}, 	  
	 { 2,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0C,	 0x7054,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x7055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x70DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x7313,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7312,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x731A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7314,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0C,	 0x7315,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7413,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7412,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x741A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7414,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7415,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x7513,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7512,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x751A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x7514,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x48,	 0x7515,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0xB045,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x7240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x06,	 0x7240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7241,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x7246,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x05,	 0x7350,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7348,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7342,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - INTERRUPT 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x02,	 0x071A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x071B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0x061A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x061B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x02,	 0x061A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x01,	 0x061B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x061A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x061B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x01,	 0x05DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x05DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x0776,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x076E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xFF,	 0x076F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x0546,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x0546,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x0546,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PON_INIT 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0xCE,	 0x0884,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xAD,	 0x0886,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0xE7,	 0x0884,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xE7,	 0x0884,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 8,	 0xE7,	 0x0884,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x087F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xE4,	 0x0880,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x0882,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x0881,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x3D44,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x40,	 0x3C40,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x40,	 0x3C40,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x40,	 0x3C40,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x2446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x2446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x2446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x5A46,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x2845,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x2844,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x2846,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB04C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB262,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB0BE,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x54D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x54D8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x55D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x55D8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x58D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x58D8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x81,	 0x173B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x81,	 0x173C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x05,	 0x45DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x05,	 0x50DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x90,	 0x5140,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x5141,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x05,	 0x51DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x05,	 0x48DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x05,	 0x44DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - RESET_CONFIG_PM8150 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x08,	 0x0842,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x0843,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x084A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x06,	 0x0849,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x084B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x085A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x0856,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 //Mode - RESET_CONFIG_PM8150L 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 4,	 0x00,	 0x085B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x0863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 4,	 0x05,	 0x0862,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x0863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 //Mode - RESET_CONFIG_PM8150B 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x00,	 0x085B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x0863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x0862,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x0863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x012C,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 //Mode - WARM_RESET_DEBUG_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x00,	 0x095A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x09DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x43DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x14DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x17DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1ADA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x15DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x18DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1BDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x16DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x19DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1CDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x23DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x24DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x25DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2CDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x29DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x26DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2DDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2ADA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x27DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2EDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x28DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2BDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2FDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x30DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x31DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x14DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x17DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x15DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x18DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x16DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x19DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1ADA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1BDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1CDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x1DDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x1EDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x1FDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x20DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x21DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x22DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x23DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x24DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x25DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x26DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x27DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x28DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4ADA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xC0,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x0C,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x20,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x9C,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x10,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x14,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x18,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1C,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x20,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x24,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x1F,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x7048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x7049,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x30,	 0x704A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x704B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - SDAM_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x01,	 0xB040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0xB140,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0xB240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB340,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB440,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB540,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB640,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x08,	 0xB740,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x09,	 0xB040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB141,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB241,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB341,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB441,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB541,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB641,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xB741,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0xB041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB144,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB244,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB344,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB444,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB544,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB644,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x04,	 0xB744,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0xB044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 8,	 0x04,	 0xB044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 8,	 0x04,	 0xB144,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 8,	 0x04,	 0xB244,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 8,	 0x04,	 0xB344,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB052,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - BUS 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x01,	 0x04DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x01,	 0x04DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x04DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x05,	 0x0450,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x05,	 0x0450,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x05,	 0x0450,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB08D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x0446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x0446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x0446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - GPIO_CONFIG_PM8150 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x00,	 0xC042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0xC541,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xC542,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - Secure_Processor 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x00,	 0x3E80,	 0xFF,	 PM_SBL_WRITE,	 1,	 1}, 	  
	 { 0,	 0x43,	 0x3EE0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0xCA,	 0x3E84,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x3EDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xC746,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 { 0,	 0x82,	 0xC744,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 { 0,	 0x01,	 0xC740,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 { 0,	 0x05,	 0xC742,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 { 0,	 0x00,	 0xC7DA,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 { 0,	 0x01,	 0xC741,	 0xFF,	 PM_SBL_WRITE,	 5,	 5}, 	  
	 //Mode - MGPI_PIN_CONTROL 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0xF0,	 0xB255,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0xB256,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x50,	 0xB257,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0xB258,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x2344,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x06,	 0x2044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x06,	 0xA051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x06,	 0x2944,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x0970,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x07,	 0x4244,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x4444,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x5144,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x4B44,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x4144,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - MISC 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 4,	 0x80,	 0x0998,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB8,	 0x2340,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2341,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - FTS_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 5,	 0x01,	 0x1496,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1D96,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x89,	 0x2380,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x89,	 0x2F80,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x89,	 0x1A80,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x89,	 0x2380,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x89,	 0x2680,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x10,	 0x1A5D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x20,	 0x1A5E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x30,	 0x1A5F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x6C,	 0x1A88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x6C,	 0x2388,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x6C,	 0x2C88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x6C,	 0x2F88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x1488,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x1788,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x1D88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x2088,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x2388,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6C,	 0x2688,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x1571,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x1871,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x1B71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x2471,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x2771,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x2A71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x2D71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5F,	 0x3071,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x1571,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x1871,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x1B71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x1E71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x2171,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x2471,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x5F,	 0x2771,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x1A3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x1A3C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x233B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x233C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x2C3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x2C3C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x2F3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x2F3C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x143B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x143C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x173B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x173C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x1D3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x1D3C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x203B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x203C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x233B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x233C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x83,	 0x263B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x83,	 0x263C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x14A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x17A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x1AA0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x2CA0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x2FA0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x14A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x17A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x1DA0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x20A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x16DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x19DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1CDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x25DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x28DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2BDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x03,	 0x2EDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x31DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x16DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x19DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1CDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x1FDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x22DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x25DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x28DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x14A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x17A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x1AA5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x23A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x2CA5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xB0,	 0x2FA5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB0,	 0x1AA5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB0,	 0x1DA5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB0,	 0x20A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB0,	 0x23A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB0,	 0x26A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1489,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1789,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1A89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2389,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2689,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2989,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2C89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2F89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1489,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1789,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1A89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x1D89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2089,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2389,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2689,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x1562,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1563,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x1862,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x1B62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1B63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x2462,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2463,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x2762,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2763,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x2A62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2A63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x2D62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2D63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0A,	 0x3062,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x3063,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x1562,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0x1563,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x1862,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x1B62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1B63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x1E62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1E63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x2162,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x2163,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x2462,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x2463,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0x2762,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x2763,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x3D,	 0x1560,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x3C,	 0x1561,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x3D,	 0x1860,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x3C,	 0x1861,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3D,	 0x2D60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3C,	 0x2D61,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3D,	 0x2A60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3C,	 0x2A61,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3D,	 0x2760,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x3C,	 0x2761,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1A57,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1757,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x1457,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2C57,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2957,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x2657,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1457,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1757,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x1D57,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0x2057,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x1456,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x1756,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x1D56,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x2056,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x2356,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x82,	 0x2656,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x40,	 0x2349,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x40,	 0x1A49,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x88,	 0x1AEC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x88,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x88,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x40,	 0x1BAD,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x40,	 0x24AD,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x40,	 0x24AD,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x000A,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x1AEC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x88,	 0x1AEC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x88,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x88,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x000A,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x1AEC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x08,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x08,	 0x23EC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - HFS_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 1,	 0x4C,	 0x1D88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x4C,	 0x2088,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x4C,	 0x2988,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0x2A7E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x44,	 0x2A4B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xC4,	 0x2960,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x9C,	 0x2961,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x1F,	 0x2970,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x17,	 0x2971,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x1F,	 0x2972,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x17,	 0x2973,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0E,	 0x294D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x20,	 0x2978,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x39,	 0x2A4A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x44,	 0x2A5A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0x2A63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x2968,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x63,	 0x2969,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x09,	 0x294C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x20,	 0x296A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x10,	 0x2980,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x06,	 0x2945,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x06,	 0x1E7E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x39,	 0x1E4B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xCC,	 0x1D60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x9C,	 0x1D61,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x1F,	 0x1D70,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x17,	 0x1D71,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x1F,	 0x1D72,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x17,	 0x1D73,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0E,	 0x1D4D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x20,	 0x1D78,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x64,	 0x1E4A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x22,	 0x1E5A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x02,	 0x1E63,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x1D68,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x73,	 0x1D69,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x09,	 0x1D4C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x20,	 0x1D6A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x10,	 0x1D80,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x06,	 0x1D45,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x06,	 0x217E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x5A,	 0x214B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xCC,	 0x2060,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x9C,	 0x2061,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x1F,	 0x2070,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x17,	 0x2071,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x1F,	 0x2072,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x17,	 0x2073,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0E,	 0x204D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x20,	 0x2078,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x66,	 0x214A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x32,	 0x215A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x02,	 0x2163,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x2068,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x73,	 0x2069,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x0F,	 0x204C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x20,	 0x206A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x10,	 0x2080,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x06,	 0x2045,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x1D3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x1D3C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x203B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x203C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x293B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0x293C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1D89,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x2089,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2989,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1DDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1EDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x1FDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x20DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x21DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x22DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x29DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2ADA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x2BDA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x07,	 0x2044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x07,	 0x2944,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - MOD_HFS_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x03,	 0x7350,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7348,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7342,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x03E8,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x04,	 0x7350,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7348,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x7342,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PMK_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 6,	 0xA5,	 0x59D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xFF,	 0x5940,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x59D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x5941,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x5048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x59D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x5944,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x584C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x03,	 0x505F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x544C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x03,	 0x554C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x564C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x574C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xF0,	 0x5044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x80,	 0x5060,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x80,	 0x5045,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x0F,	 0x505C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x5850,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x5059,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x0F,	 0x5058,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xF3,	 0x505E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xC0,	 0x5A5B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x095B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x504F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x5048,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x095C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x00,	 0x09E8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x59D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x11,	 0x5973,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x59D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x7F,	 0x59F1,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x58D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x58E3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0xA5,	 0x58D0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x01,	 0x58D8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x03,	 0x5643,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x03,	 0x5644,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x02,	 0x5844,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x80,	 0x5047,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 6,	 0x0B,	 0x50DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - PM855_CLK_CONFIG_WITH_TIMEX 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x50,	 0x5044,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0x544C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x54E3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x5A49,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x54,	 0x5940,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x03,	 0x5943,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x5944,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0x514C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x5150,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x5448,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x5548,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x5648,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x01,	 0x504C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0x524C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x02,	 0x534C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x6046,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x505E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - BCL_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x07,	 0x1E15,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x07,	 0x3E15,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x1D43,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x04,	 0x3D72,	 0xFF,	 PM_SBL_WRITE,	 6,	 6}, 	  
	 { 2,	 0xB0,	 0x1D70,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x1D75,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x78,	 0x1D48,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x16,	 0x1D49,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0E,	 0x1D4A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x1D4B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x9A,	 0x1D4C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA6,	 0x1D4B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xC0,	 0x1D4C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x06,	 0x1D4D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x78,	 0x3D48,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x14,	 0x3D49,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x0A,	 0x3D4A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x9F,	 0x1D40,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x1D41,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x1D46,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x07,	 0x1D4E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xC3,	 0x1D60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x1D61,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1D72,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x1D82,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1D83,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x06,	 0x1D85,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x0F,	 0x3D41,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x77,	 0x3D42,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x3D46,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x3C,	 0x3D60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x83,	 0x3D70,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - BMD_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x80,	 0x1A46,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - ADC_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x0A,	 0x3945,	 0xFF,	 PM_SBL_WRITE,	 7,	 7}, 	  
	 { 2,	 0x4A,	 0x3940,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x4A,	 0x3940,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x4A,	 0x3940,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x3746,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x3747,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x63,	 0x3744,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x3746,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x80,	 0x3747,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x63,	 0x3744,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x3746,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x80,	 0x3747,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - BOB_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 5,	 0x00,	 0xA093,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0xA068,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x10,	 0xA069,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xA0,	 0xA04E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0F,	 0xA04F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xFA,	 0xA053,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0F,	 0xA034,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xA036,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x6E,	 0xA06E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - FLASH_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 5,	 0x0B,	 0xD377,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - LED_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 5,	 0x00,	 0xD057,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x00,	 0xD057,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x3F,	 0xD056,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x0F,	 0xD056,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - LCD_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 5,	 0x22,	 0xEC41,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0xEC8C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0xEC45,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x03,	 0xEC4C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x1D,	 0xEC62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0xEC66,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0xD84D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x05,	 0xD84E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x00,	 0xD947,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0C,	 0xD972,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0C,	 0xD982,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0C,	 0xD992,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0C,	 0xD9A2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0F,	 0xD947,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x00,	 0xD9B3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0C,	 0xD9B2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xD9B3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xD970,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xD980,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xD990,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xD9A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x00,	 0xD951,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x00,	 0xD961,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0xD950,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x86,	 0xD847,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xE2,	 0xEC57,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x78,	 0xEC58,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x10,	 0xEC59,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x80,	 0xEC8B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x9D,	 0xEC62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0xEC8C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x83,	 0xEC85,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0xEC8F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0xD94B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xA5,	 0xD956,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0A,	 0xD949,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - AMOLED_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 4,	 0x80,	 0x0998,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xDE45,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xDE49,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xCB,	 0xDE51,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x0A,	 0xDE60,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xDE63,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x50,	 0xDE65,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x49,	 0xDE67,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x0F,	 0xDE73,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x00,	 0xDE7F,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xFC,	 0xDEC0,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xF0,	 0xDE7C,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xDEEB,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x86,	 0xDE4B,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x10,	 0xDE4D,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x40,	 0xDE65,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x98,	 0xDE64,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xBC,	 0xDE4C,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x01,	 0xDE7D,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xDE7A,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xCC,	 0xDE7E,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x0E,	 0xDEE4,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xDC45,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x40,	 0xDC46,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xBF,	 0xDC4B,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x09,	 0xDC51,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xB0,	 0xDC76,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xDC57,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xAA,	 0xDC56,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x10,	 0xDC60,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xD8,	 0xDC5B,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xDC65,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x02,	 0xDC50,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x00,	 0xDC4E,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x10,	 0xDC63,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xD3,	 0xDC67,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x83,	 0xDC55,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xC4,	 0xDC58,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x30,	 0xDC5A,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x01,	 0xDC5E,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x04,	 0xDC4C,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xDC61,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x93,	 0xDC67,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x00,	 0xDC75,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xE045,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xE047,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x06,	 0xE04C,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x03,	 0xE050,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x04,	 0xE051,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xBA,	 0xE053,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x00,	 0xE055,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x0C,	 0xE056,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x0F,	 0xE057,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0xA4,	 0xE05A,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x94,	 0xE068,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xE048,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x00,	 0xE04B,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x80,	 0xE071,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x88,	 0xE058,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x00,	 0xE0E8,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x02,	 0xE05C,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x47,	 0xE04A,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x10,	 0xE080,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x06,	 0xE04E,	 0xFF,	 PM_SBL_WRITE,	 3,	 3}, 	  
	 { 5,	 0x42,	 0xE053,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0B,	 0xE056,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x0D,	 0xE055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x05,	 0xE057,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x05,	 0xE051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xB4,	 0xE068,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x10,	 0xE0E8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x04,	 0xE050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xE04B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xA4,	 0xE05A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x18,	 0xE0E9,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xE011,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xE012,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0xE01A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0xE015,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x13,	 0xDEF2,	 0xFF,	 PM_SBL_WRITE,	 16,	 17}, 	  
	 //Mode - AMOLED_SDAM_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0,	 0xB745,	 117,	 PM_SBL_SDAM,	 8,	 9}, 	  
	 { 0,	 1,	 0xB745,	 76,	 PM_SBL_SDAM,	 10,	 11}, 	  
	 { 0,	 2,	 0xB745,	 84,	 PM_SBL_SDAM,	 12,	 13}, 	  
	 { 0,	 3,	 0xB745,	 119,	 PM_SBL_SDAM,	 14,	 15}, 	  
	 //Mode - LDO_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 1,	 0x07,	 0x4B44,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x80,	 0x4B47,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xBA,	 0x41E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xBA,	 0x49E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xBA,	 0x4CE6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xBA,	 0x4FE6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xBA,	 0x50E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x43E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x44E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x45E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x46E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x48E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x49E6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xBA,	 0x4AE6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4062,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4262,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4362,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4462,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x41,	 0x4562,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4662,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4762,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4862,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x41,	 0x4A62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4B62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x4D62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x41,	 0x4E62,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x01,	 0x5162,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x4062,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x4162,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x4262,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x01,	 0x4762,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x14,	 0x4060,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4260,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x04,	 0x4360,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4460,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4560,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4660,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x14,	 0x4760,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4860,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4A60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x24,	 0x4B60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x24,	 0x4D60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x34,	 0x4E60,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x14,	 0x5160,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x14,	 0x4060,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x14,	 0x4160,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x14,	 0x4260,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x14,	 0x4760,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x30,	 0x203D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x30,	 0x233D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x30,	 0x293D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x29,	 0x203E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x29,	 0x233E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x29,	 0x293E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x45,	 0x203F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x45,	 0x233F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x45,	 0x293F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0x4045,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x02,	 0x4745,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x403B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x423B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x433B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x443B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x453B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x473B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x483B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x4A3B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x81,	 0x513B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x81,	 0x413B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x81,	 0x423B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x40E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x42E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x43E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x44E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x45E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x47E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x48E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x4AE5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0x58,	 0x51E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x58,	 0x41E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0x58,	 0x42E5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4088,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4288,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4388,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4488,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4588,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4688,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4788,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4888,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4988,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4A88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4B88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4C88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4D88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4E88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x4F88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x5088,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 1,	 0xD4,	 0x5188,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4088,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4188,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4288,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4388,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4488,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4588,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4688,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4788,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4988,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 5,	 0xD4,	 0x4A88,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - HAPTICS_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 3,	 0xDC,	 0xC04B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x90,	 0xC04F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x01,	 0xC050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x01,	 0xC052,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0xE8,	 0xC054,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x03,	 0xC055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x03,	 0xC05A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 3,	 0x00,	 0xC05C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - SCHG_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x37,	 0x1284,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x64,	 0x1285,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xAA,	 0x1286,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1287,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x1288,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x1289,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xBF,	 0x128A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x80,	 0x128B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x20,	 0x128C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xCC,	 0x128D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x09,	 0x128E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x128F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1290,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA1,	 0x1291,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xBF,	 0x1282,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x40,	 0x1283,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA0,	 0x1066,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x4B,	 0x1070,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x64,	 0x1076,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x1051,	 0x08,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x10C0,	 0x01,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x10C0,	 0x08,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFE,	 0x1067,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xB9,	 0x1068,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1069,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA3,	 0x106A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x106B,	 0x03,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x1051,	 0x04,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1051,	 0x02,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x54,	 0x107E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x4A,	 0x107F,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x106B,	 0x0C,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1051,	 0x01,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1072,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x10,	 0x1380,	 0x10,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1554,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1556,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1557,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x14,	 0x118C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x118D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x05,	 0x1184,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x1056,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x05,	 0x1185,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x03,	 0x1058,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x10F8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x08,	 0x11CB,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x14,	 0x11C6,	 0x1C,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x2E,	 0x11F9,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0A,	 0x11FA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x06,	 0x11C7,	 0x07,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x03,	 0x1152,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xFF,	 0x1280,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x5D,	 0x1281,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x15,	 0x1263,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x20,	 0x1680,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xB8,	 0x1681,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x4C,	 0x1682,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xCC,	 0x1683,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x18,	 0x1684,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1D,	 0x1685,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x58,	 0x1686,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xCD,	 0x1687,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0C,	 0x1688,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xE8,	 0x1689,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x68,	 0x168A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x97,	 0x168B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x17,	 0x1670,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1679,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x47,	 0x16A0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA5,	 0x16A1,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x4C,	 0x16A2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x76,	 0x16A3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0F,	 0x16A4,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x15,	 0x16A5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x14,	 0x16A6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA2,	 0x16A7,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x18,	 0x16A8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1D,	 0x16A9,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1C,	 0x16AA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x22,	 0x16AB,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x0F,	 0x16B0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x15,	 0x16B1,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x14,	 0x16B2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xA2,	 0x16B3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x18,	 0x16B4,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1D,	 0x16B5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1C,	 0x16B6,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x22,	 0x16B7,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x3B,	 0x16B8,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xE2,	 0x16B9,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x46,	 0x16BA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x99,	 0x16BB,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x48,	 0x16BC,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0xBE,	 0x16BD,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x4D,	 0x16BE,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x07,	 0x16BF,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x1042,	 0x01,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - SFG_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 2,	 0x02,	 0x4340,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x05,	 0x4050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x02,	 0x4051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x4171,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1F,	 0x41B0,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x41B1,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x04,	 0x41B2,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x1F,	 0x41B3,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x41B4,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x07,	 0x41B5,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x01,	 0x4250,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x00,	 0x4371,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 2,	 0x29,	 0x42A1,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - YODA_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x0384,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 10,	 0x1F,	 0x0A5B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x01,	 0x04DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x05,	 0x0450,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x0446,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x08,	 0x174C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x02,	 0x187E,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x45,	 0x184B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xC4,	 0x1760,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x1745,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x98,	 0x1755,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x06,	 0x1756,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x16,	 0x1757,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x1745,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x9C,	 0x1761,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x1F,	 0x1770,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x17,	 0x1771,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x1F,	 0x1772,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x17,	 0x1773,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0E,	 0x174D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x20,	 0x1778,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x3A,	 0x184A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x65,	 0x185A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x05,	 0x1863,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x80,	 0x1768,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x53,	 0x1769,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x09,	 0x174C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x10,	 0x176A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x30,	 0x1780,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x06,	 0x1745,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0E,	 0x174A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x56,	 0x154B,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x84,	 0x1460,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x9C,	 0x1461,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0C,	 0x144D,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x2B,	 0x154A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x54,	 0x155A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x05,	 0x1563,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x80,	 0x1468,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x73,	 0x1469,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0F,	 0x144A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x09,	 0x144C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x20,	 0x146A,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x11,	 0x1480,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x6A,	 0x1464,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x73,	 0x1469,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x24,	 0x1455,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0A,	 0x1456,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x2D,	 0x1457,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x06,	 0x144C,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x06,	 0x1445,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0xC0,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x08,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 2,	     0x100,	 0x70,	 PM_SBL_PBS_RAM, 0,	 0}, 	  
	 { 10,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7042,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7043,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x08,	 0x7051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x04,	 0x7054,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x08,	 0x7055,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x70DA,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x03,	 0x7240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7241,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x7246,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x00,	 0x7040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x7242,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xB0,	 0x1440,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x1441,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x50,	 0x4040,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x4041,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xB0,	 0x4140,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x4141,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x20,	 0x4240,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x04,	 0x4241,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x20,	 0x4340,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x03,	 0x4341,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xF0,	 0x4440,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0A,	 0x4441,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xF0,	 0x4540,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x0A,	 0x4541,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0xB8,	 0x1740,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x03,	 0x1741,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x02,	 0x4645,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x99,	 0x03E8,	 0xFF,	 PM_SBL_DELAY,	 0,	 0}, 	  
	 { 11,	 0x6C,	 0x1488,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 11,	 0x6C,	 0x1788,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x80,	 0x0546,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 10,	 0x40,	 0x3C40,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - MOD_YODA_CONFIG 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 10,	 0xE7,	 0x0884,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x53,	 0xB050,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0xB051,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 //Mode - generateSblBranchAndVersion 
	 //sid 	data 	register 	Mask 	reg op 	cond start 	cond end	 
	 { 0,	 0x53,	 0x0150,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 0,	 0x00,	 0x0151,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x53,	 0x0150,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
	 { 4,	 0x00,	 0x0151,	 0xFF,	 PM_SBL_WRITE,	 0,	 0}, 	  
 	 // This line of data is created by PSI Compiler per request from Embedded SW Driver.It is not part of original code.
 	 {0, 0x00, 0x0000, 0xFF, PM_SBL_OPERATION_INVALID, 0, 0} 
 };
