

================================================================
== Vivado HLS Report for 'Pool'
================================================================
* Date:           Sat Sep 05 21:47:19 2020

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     87.50|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|    ?|   21|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+------------+-----------+-----------+---------------------+----------+
        |             |   Latency   |  Iteration |  Initiation Interval  |         Trip        |          |
        |  Loop Name  | min |  max  |   Latency  |  achieved |   target  |        Count        | Pipelined|
        +-------------+-----+-------+------------+-----------+-----------+---------------------+----------+
        |- Loop 1     |    0|      ?| 21 ~ 65046 |          -|          -| 0 ~ 281462092005375 |    no    |
        | + Loop 1.1  |    9|  65034|          10|          1|          1|      0 ~ 65025      |    yes   |
        +-------------+-----+-------+------------+-----------+-----------+---------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     10|       -|      -|
|Expression       |        -|     10|       0|    917|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      2|    1481|   3274|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    366|
|Register         |        -|      -|    1166|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     22|    2647|   4558|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     10|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Pool_AXILiteS_s_axi_U                 |Pool_AXILiteS_s_axi                |        0|      0|  214|  300|
    |Pool_fadd_32ns_32ns_32_1_full_dsp_U0  |Pool_fadd_32ns_32ns_32_1_full_dsp  |        0|      2|  177|  385|
    |Pool_fcmp_32ns_32ns_1_1_U3            |Pool_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |Pool_fdiv_32ns_32ns_32_2_U1           |Pool_fdiv_32ns_32ns_32_2           |        0|      0|  128|  947|
    |Pool_gmem_m_axi_U                     |Pool_gmem_m_axi                    |        2|      0|  512|  580|
    |Pool_sitofp_32ns_32_1_U2              |Pool_sitofp_32ns_32_1              |        0|      0|  128|  519|
    |Pool_udiv_16ns_8ns_16_20_seq_U4       |Pool_udiv_16ns_8ns_16_20_seq       |        0|      0|  128|  152|
    |Pool_udiv_16ns_8ns_16_20_seq_U5       |Pool_udiv_16ns_8ns_16_20_seq       |        0|      0|  128|  152|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                   |        2|      2| 1481| 3274|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------------------+-------------------------------------+--------------+
    |                 Instance                |                Module               |  Expression  |
    +-----------------------------------------+-------------------------------------+--------------+
    |Pool_mac_muladd_16ns_16ns_16ns_32_1_U14  |Pool_mac_muladd_16ns_16ns_16ns_32_1  | i0 + i1 * i2 |
    |Pool_mac_muladd_16s_16ns_48ns_48_1_U11   |Pool_mac_muladd_16s_16ns_48ns_48_1   | i0 * i1 + i2 |
    |Pool_mac_muladd_16s_16ns_48ns_48_1_U12   |Pool_mac_muladd_16s_16ns_48ns_48_1   | i0 * i1 + i2 |
    |Pool_mac_muladd_16s_16ns_48ns_48_1_U15   |Pool_mac_muladd_16s_16ns_48ns_48_1   | i0 * i1 + i2 |
    |Pool_mul_mul_16ns_16ns_32_1_U6           |Pool_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Pool_mul_mul_16ns_16ns_32_1_U9           |Pool_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Pool_mul_mul_16ns_16ns_32_1_U10          |Pool_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Pool_mul_mul_16s_8ns_16_1_U13            |Pool_mul_mul_16s_8ns_16_1            |    i0 * i1   |
    |Pool_mul_mul_8ns_16s_16_1_U7             |Pool_mul_mul_8ns_16s_16_1            |    i0 * i1   |
    |Pool_mul_mul_8ns_16s_16_1_U8             |Pool_mul_mul_8ns_16s_16_1            |    i0 * i1   |
    +-----------------------------------------+-------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_453_p2                        |     *    |      2|  0|   2|          32|          16|
    |r_V_15_fu_407_p2                       |     *    |      1|  0|   0|           8|           8|
    |r_V_1_fu_472_p2                        |     *    |      2|  0|   2|          32|          16|
    |r_V_1_mid1_fu_576_p2                   |     *    |      2|  0|   2|          16|          32|
    |r_V_4_mid2_fu_659_p2                   |     *    |      2|  0|   2|          32|          16|
    |r_V_4_mid2_v_v_fu_650_p2               |     *    |      1|  0|   0|          16|          16|
    |c_fu_512_p2                            |     +    |      0|  0|  16|          16|           1|
    |feature_in2_sum5_fu_704_p2             |     +    |      0|  0|  24|          48|          48|
    |feature_in2_sum6_fu_727_p2             |     +    |      0|  0|  24|          48|          48|
    |feature_in2_sum_fu_681_p2              |     +    |      0|  0|  24|          48|          48|
    |feature_out4_sum_fu_946_p2             |     +    |      0|  0|  49|          49|          49|
    |i_fu_545_p2                            |     +    |      0|  0|  16|          16|           1|
    |ii7_fu_623_p2                          |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten6_op_fu_966_p2           |     +    |      0|  0|  32|          32|           1|
    |indvar_flatten_next1_fu_482_p2         |     +    |      0|  0|  48|          48|           1|
    |indvar_flatten_next_fu_604_p2          |     +    |      0|  0|  16|          16|           1|
    |j_fu_961_p2                            |     +    |      0|  0|  16|          16|           1|
    |jj_fu_742_p2                           |     +    |      0|  0|   8|           8|           1|
    |r_V_10_fu_700_p2                       |     +    |      0|  0|  24|          48|          48|
    |r_V_13_fu_677_p2                       |     +    |      0|  0|  24|          48|          48|
    |r_V_4_mid2_v_v_v_v_fu_641_p2           |     +    |      0|  0|  16|          16|          16|
    |r_V_7_fu_723_p2                        |     +    |      0|  0|  24|          48|          48|
    |tmp_8_fu_937_p2                        |     +    |      0|  0|  48|          48|          48|
    |w_V_fu_668_p2                          |     +    |      0|  0|  16|          16|          16|
    |ap_sig_1217                            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1219                            |    and   |      0|  0|   1|           1|           1|
    |tmp_19_fu_913_p2                       |    and   |      0|  0|   1|           1|           1|
    |tmp_21_fu_919_p2                       |    and   |      0|  0|   1|           1|           1|
    |tmp_28_fu_820_p2                       |    and   |      0|  0|   1|           1|           1|
    |tmp_30_fu_826_p2                       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_610_p2                    |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_flatten1_fu_477_p2            |   icmp   |      0|  0|  17|          48|          48|
    |exitcond_flatten2_fu_488_p2            |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_flatten_fu_599_p2             |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_fu_493_p2                     |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_mid_fu_459_p2                 |   icmp   |      0|  0|   6|          16|           1|
    |notlhs1_fu_877_p2                      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_895_p2                      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_802_p2                      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_784_p2                       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_883_p2                      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_901_p2                      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_808_p2                      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_790_p2                       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_6_fu_399_p2                        |   icmp   |      0|  0|   1|           2|           1|
    |tmp_9_fu_419_p2                        |   icmp   |      0|  0|   1|           2|           1|
    |ap_sig_336                             |    or    |      0|  0|   1|           1|           1|
    |tmp_12_fu_551_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_889_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_18_fu_907_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_26_fu_796_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_27_fu_814_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_432_p2                        |    or    |      0|  0|   1|           1|           1|
    |exitcond_mid1_fu_498_p3                |  select  |      0|  0|   1|           1|           1|
    |feature_in_load_1_sum_3_fu_925_p3      |  select  |      0|  0|  32|           1|          32|
    |i_op_assign_11_mid2_fu_588_p3          |  select  |      0|  0|  16|           1|          16|
    |i_op_assign_11_mid_fu_505_p3           |  select  |      0|  0|  16|           1|           1|
    |i_op_assign_13_mid2_fu_555_p3          |  select  |      0|  0|  16|           1|           1|
    |i_op_assign_14_mid2_fu_615_p3          |  select  |      0|  0|   8|           1|           1|
    |i_op_assign_17_cast6_mid2_v_fu_518_p3  |  select  |      0|  0|  16|           1|          16|
    |indvar_flatten_next7_fu_972_p3         |  select  |      0|  0|  32|           1|           1|
    |p_sum_fu_438_p3                        |  select  |      0|  0|  32|           1|          32|
    |r_V_1_mid2_fu_581_p3                   |  select  |      0|  0|  48|           1|          48|
    |r_V_1_mid_fu_539_p3                    |  select  |      0|  0|  48|           1|           1|
    |r_V_4_mid2_v_v_v_v_v_v_fu_629_p3       |  select  |      0|  0|   8|           1|           8|
    |sum_3_feature_in_load_2_fu_832_p3      |  select  |      0|  0|  32|           1|          32|
    |sum_fu_424_p3                          |  select  |      0|  0|  31|           1|           1|
    |tmp_1_mid2_fu_570_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_1_mid_fu_533_p3                    |  select  |      0|  0|  16|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     10|  0| 917|        1006|         885|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  60|         33|    1|         33|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it9        |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   1|          2|    1|          2|
    |gmem_ARADDR                  |  32|          4|   32|        128|
    |gmem_blk_n_AR                |   1|          2|    1|          2|
    |gmem_blk_n_AW                |   1|          2|    1|          2|
    |gmem_blk_n_B                 |   1|          2|    1|          2|
    |gmem_blk_n_R                 |   1|          2|    1|          2|
    |gmem_blk_n_W                 |   1|          2|    1|          2|
    |i_op_assign_1_reg_238        |  16|          2|   16|         32|
    |i_op_assign_2_phi_fu_265_p4  |   8|          2|    8|         16|
    |i_op_assign_2_reg_261        |   8|          2|    8|         16|
    |i_op_assign_3_reg_272        |   8|          2|    8|         16|
    |i_op_assign_s_reg_226        |  16|          2|   16|         32|
    |indvar_flatten1_reg_191      |  48|          2|   48|         96|
    |indvar_flatten6_reg_214      |  32|          2|   32|         64|
    |indvar_flatten_reg_250       |  16|          2|   16|         32|
    |op_assign_8_reg_202          |  16|          2|   16|         32|
    |sum_3_reg_283                |  32|          2|   32|         64|
    |sum_4_phi_fu_297_p8          |  32|          5|   32|        160|
    |sum_5_reg_309                |  32|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 366|         84|  307|        805|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_1067                  |  16|   0|   16|          0|
    |Kx_V_read_reg_1051                    |   8|   0|    8|          0|
    |Win_V_read_reg_1056                   |  16|   0|   16|          0|
    |ap_CS_fsm                             |  32|   0|   32|          0|
    |ap_reg_ioackin_gmem_ARREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                 |   1|   0|    1|          0|
    |bound4_reg_1160                       |  32|   0|   32|          0|
    |bound_reg_1165                        |  48|   0|   48|          0|
    |exitcond_flatten2_reg_1188            |   1|   0|    1|          0|
    |exitcond_flatten_reg_1253             |   1|   0|    1|          0|
    |exitcond_mid1_reg_1198                |   1|   0|    1|          0|
    |exitcond_mid_reg_1170                 |   1|   0|    1|          0|
    |gmem_addr_1_reg_1279                  |  32|   0|   32|          0|
    |gmem_addr_2_reg_1273                  |  32|   0|   32|          0|
    |gmem_addr_3_reg_1267                  |  32|   0|   32|          0|
    |gmem_addr_reg_1295                    |  32|   0|   32|          0|
    |i_op_assign_11_mid2_reg_1238          |  16|   0|   16|          0|
    |i_op_assign_13_mid2_reg_1223          |  16|   0|   16|          0|
    |i_op_assign_15_cast4_reg_1243         |  16|   0|   32|         16|
    |i_op_assign_17_cast6_mid2_reg_1211    |  16|   0|   32|         16|
    |i_op_assign_17_cast6_mid2_v_reg_1206  |  16|   0|   16|          0|
    |i_op_assign_1_reg_238                 |  16|   0|   16|          0|
    |i_op_assign_2_reg_261                 |   8|   0|    8|          0|
    |i_op_assign_3_reg_272                 |   8|   0|    8|          0|
    |i_op_assign_s_reg_226                 |  16|   0|   16|          0|
    |indvar_flatten1_reg_191               |  48|   0|   48|          0|
    |indvar_flatten6_reg_214               |  32|   0|   32|          0|
    |indvar_flatten_next1_reg_1183         |  48|   0|   48|          0|
    |indvar_flatten_next7_reg_1305         |  32|   0|   32|          0|
    |indvar_flatten_reg_250                |  16|   0|   16|          0|
    |j_reg_1300                            |  16|   0|   16|          0|
    |lhs_V_reg_1083                        |   8|   0|   16|          8|
    |mode_V_read_reg_1045                  |   2|   0|    2|          0|
    |op_assign_8_reg_202                   |  16|   0|   16|          0|
    |p_sum_reg_1155                        |  18|   0|   32|         14|
    |r_V_14_reg_1110                       |  16|   0|   16|          0|
    |r_V_15_reg_1139                       |  16|   0|   16|          0|
    |r_V_1_mid2_reg_1233                   |  48|   0|   48|          0|
    |r_V_1_reg_1175                        |  48|   0|   48|          0|
    |r_V_4_mid2_v_v_v_v_v_v_reg_1262       |   8|   0|    8|          0|
    |reg_340                               |  32|   0|   32|          0|
    |rhs_V_1_cast_reg_1115                 |  16|   0|   32|         16|
    |rhs_V_1_reg_1121                      |  16|   0|   32|         16|
    |rhs_V_2_cast_reg_1149                 |  16|   0|   48|         32|
    |rhs_V_2_reg_1134                      |  16|   0|   48|         32|
    |rhs_V_7_cast_mid2_reg_1216            |  16|   0|   48|         32|
    |rhs_V_reg_1090                        |   8|   0|   16|          8|
    |sum_3_reg_283                         |  32|   0|   32|          0|
    |sum_5_reg_309                         |  32|   0|   32|          0|
    |tmp_1_mid2_reg_1228                   |  16|   0|   16|          0|
    |tmp_1_reg_1073                        |  30|   0|   30|          0|
    |tmp_32_cast_reg_1103                  |  30|   0|   48|         18|
    |tmp_5_reg_1248                        |  16|   0|   16|          0|
    |tmp_6_reg_1130                        |   1|   0|    1|          0|
    |tmp_7_cast_reg_1098                   |  30|   0|   49|         19|
    |tmp_7_reg_1078                        |  30|   0|   30|          0|
    |tmp_s_reg_1144                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1253             |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1166|   1| 1394|        227|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Pool     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Pool     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Pool     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 41
* Pipeline: 1
  Pipeline-0: II = 1, D = 10, States = { 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_flatten1)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (exitcond_flatten)
	23  / (!exitcond_flatten)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	21  / true
* FSM state operations: 

 <State 1>: 5.66ns
ST_1: feature_out_read [1/1] 1.00ns
:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

ST_1: feature_in_read [1/1] 1.00ns
:1  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

ST_1: mode_V_read [1/1] 1.00ns
:2  %mode_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %mode_V)

ST_1: Ky_V_read [1/1] 1.00ns
:3  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

ST_1: Kx_V_read [1/1] 1.00ns
:4  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

ST_1: Win_V_read [1/1] 1.00ns
:5  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

ST_1: Hin_V_read [1/1] 1.00ns
:6  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

ST_1: CHin_V_read [1/1] 1.00ns
:7  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

ST_1: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

ST_1: tmp_7 [1/1] 0.00ns
:10  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

ST_1: lhs_V [1/1] 0.00ns
:30  %lhs_V = zext i8 %Kx_V_read to i16

ST_1: r_V_14 [20/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_1: rhs_V [1/1] 0.00ns
:32  %rhs_V = zext i8 %Ky_V_read to i16

ST_1: tmp_4 [20/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 2>: 4.66ns
ST_2: r_V_14 [19/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_2: tmp_4 [19/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 3>: 4.66ns
ST_3: r_V_14 [18/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_3: tmp_4 [18/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 4>: 4.66ns
ST_4: r_V_14 [17/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_4: tmp_4 [17/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 5>: 4.66ns
ST_5: r_V_14 [16/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_5: tmp_4 [16/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 6>: 4.66ns
ST_6: r_V_14 [15/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_6: tmp_4 [15/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 7>: 4.66ns
ST_7: r_V_14 [14/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_7: tmp_4 [14/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 8>: 4.66ns
ST_8: r_V_14 [13/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_8: tmp_4 [13/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 9>: 4.66ns
ST_9: r_V_14 [12/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_9: tmp_4 [12/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 10>: 4.66ns
ST_10: r_V_14 [11/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_10: tmp_4 [11/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 11>: 4.66ns
ST_11: r_V_14 [10/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_11: tmp_4 [10/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 12>: 4.66ns
ST_12: r_V_14 [9/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_12: tmp_4 [9/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 13>: 4.66ns
ST_13: r_V_14 [8/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_13: tmp_4 [8/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 14>: 4.66ns
ST_14: r_V_14 [7/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_14: tmp_4 [7/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 15>: 4.66ns
ST_15: r_V_14 [6/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_15: tmp_4 [6/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 16>: 4.66ns
ST_16: r_V_14 [5/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_16: tmp_4 [5/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 17>: 4.66ns
ST_17: r_V_14 [4/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_17: tmp_4 [4/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 18>: 4.66ns
ST_18: r_V_14 [3/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_18: tmp_4 [3/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 19>: 4.66ns
ST_19: r_V_14 [2/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_19: tmp_4 [2/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V


 <State 20>: 28.87ns
ST_20: tmp_7_cast [1/1] 0.00ns
:9  %tmp_7_cast = zext i30 %tmp_1 to i49

ST_20: tmp_32_cast [1/1] 0.00ns
:11  %tmp_32_cast = zext i30 %tmp_7 to i48

ST_20: stg_94 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !10

ST_20: stg_95 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !15

ST_20: stg_96 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !21

ST_20: stg_97 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !25

ST_20: stg_98 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !29

ST_20: stg_99 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !33

ST_20: stg_100 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !37

ST_20: stg_101 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Pool_str) nounwind

ST_20: stg_102 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_20: stg_103 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_20: stg_104 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_20: stg_105 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_106 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_107 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_108 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i2 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_109 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_110 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_111 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: r_V_14 [1/20] 4.66ns
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

ST_20: tmp_4 [1/20] 4.66ns
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

ST_20: rhs_V_1_cast [1/1] 0.00ns
:34  %rhs_V_1_cast = zext i16 %r_V_14 to i32

ST_20: rhs_V_1 [1/1] 0.00ns
:35  %rhs_V_1 = zext i16 %CHin_V_read to i32

ST_20: tmp_6 [1/1] 1.36ns
:36  %tmp_6 = icmp eq i2 %mode_V_read, 0

ST_20: rhs_V_2 [1/1] 0.00ns
:37  %rhs_V_2 = zext i16 %Win_V_read to i48

ST_20: r_V_15 [1/1] 6.38ns
:38  %r_V_15 = mul i16 %lhs_V, %rhs_V

ST_20: tmp_3 [1/1] 0.00ns
:39  %tmp_3 = zext i16 %r_V_15 to i32

ST_20: tmp_s [1/1] 22.49ns
:40  %tmp_s = sitofp i32 %tmp_3 to float

ST_20: rhs_V_2_cast [1/1] 0.00ns
:41  %rhs_V_2_cast = zext i16 %CHin_V_read to i48

ST_20: tmp_9 [1/1] 1.36ns
:42  %tmp_9 = icmp eq i2 %mode_V_read, 1

ST_20: sum [1/1] 0.00ns (grouped into LUT with out node p_sum)
:43  %sum = select i1 %tmp_6, float 0.000000e+00, float 0x4376345780000000

ST_20: tmp_2 [1/1] 0.00ns (grouped into LUT with out node p_sum)
:44  %tmp_2 = or i1 %tmp_6, %tmp_9

ST_20: p_sum [1/1] 1.37ns (out node of the LUT)
:45  %p_sum = select i1 %tmp_2, float %sum, float 0xC376345780000000

ST_20: cast2 [1/1] 0.00ns
:46  %cast2 = zext i16 %tmp_4 to i32

ST_20: bound4 [1/1] 6.38ns
:47  %bound4 = mul i32 %rhs_V_1_cast, %cast2

ST_20: cast [1/1] 0.00ns
:48  %cast = zext i32 %bound4 to i48

ST_20: bound [1/1] 9.30ns
:49  %bound = mul i48 %cast, %rhs_V_2_cast

ST_20: exitcond_mid [1/1] 2.28ns
:50  %exitcond_mid = icmp eq i16 %r_V_14, 0

ST_20: stg_131 [1/1] 1.57ns
:51  br label %.preheader1010


 <State 21>: 15.68ns
ST_21: indvar_flatten1 [1/1] 0.00ns
.preheader1010:0  %indvar_flatten1 = phi i48 [ 0, %0 ], [ %indvar_flatten_next1, %._crit_edge1014 ]

ST_21: op_assign_8 [1/1] 0.00ns
.preheader1010:1  %op_assign_8 = phi i16 [ 0, %0 ], [ %i_op_assign_17_cast6_mid2_v, %._crit_edge1014 ]

ST_21: indvar_flatten6 [1/1] 0.00ns
.preheader1010:2  %indvar_flatten6 = phi i32 [ 0, %0 ], [ %indvar_flatten_next7, %._crit_edge1014 ]

ST_21: i_op_assign_s [1/1] 0.00ns
.preheader1010:3  %i_op_assign_s = phi i16 [ 0, %0 ], [ %i_op_assign_11_mid2, %._crit_edge1014 ]

ST_21: i_op_assign_1 [1/1] 0.00ns
.preheader1010:4  %i_op_assign_1 = phi i16 [ 0, %0 ], [ %j, %._crit_edge1014 ]

ST_21: i_op_assign_13_cast5 [1/1] 0.00ns
.preheader1010:5  %i_op_assign_13_cast5 = zext i16 %i_op_assign_s to i32

ST_21: r_V [1/1] 6.38ns
.preheader1010:6  %r_V = mul i32 %i_op_assign_13_cast5, %rhs_V_1_cast

ST_21: r_V_cast [1/1] 0.00ns
.preheader1010:7  %r_V_cast = zext i32 %r_V to i48

ST_21: r_V_1 [1/1] 9.30ns
.preheader1010:8  %r_V_1 = mul i48 %r_V_cast, %rhs_V_2_cast

ST_21: exitcond_flatten1 [1/1] 2.61ns
.preheader1010:9  %exitcond_flatten1 = icmp eq i48 %indvar_flatten1, %bound

ST_21: indvar_flatten_next1 [1/1] 2.92ns
.preheader1010:10  %indvar_flatten_next1 = add i48 %indvar_flatten1, 1

ST_21: stg_143 [1/1] 0.00ns
.preheader1010:11  br i1 %exitcond_flatten1, label %6, label %.preheader1011.preheader

ST_21: exitcond_flatten2 [1/1] 2.52ns
.preheader1011.preheader:1  %exitcond_flatten2 = icmp eq i32 %indvar_flatten6, %bound4

ST_21: exitcond [1/1] 2.28ns
.preheader1011.preheader:10  %exitcond = icmp eq i16 %i_op_assign_1, %r_V_14

ST_21: exitcond_mid1 [1/1] 1.37ns
.preheader1011.preheader:11  %exitcond_mid1 = select i1 %exitcond_flatten2, i1 %exitcond_mid, i1 %exitcond

ST_21: stg_147 [1/1] 0.00ns
:0  ret void


 <State 22>: 20.38ns
ST_22: empty_7 [1/1] 0.00ns
.preheader1011.preheader:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 281462092005375, i64 0)

ST_22: i_op_assign_11_mid [1/1] 1.37ns
.preheader1011.preheader:2  %i_op_assign_11_mid = select i1 %exitcond_flatten2, i16 0, i16 %i_op_assign_s

ST_22: c [1/1] 1.96ns
.preheader1011.preheader:3  %c = add i16 %op_assign_8, 1

ST_22: i_op_assign_17_cast6_mid2_v [1/1] 1.37ns
.preheader1011.preheader:4  %i_op_assign_17_cast6_mid2_v = select i1 %exitcond_flatten2, i16 %c, i16 %op_assign_8

ST_22: i_op_assign_17_cast6_mid2 [1/1] 0.00ns
.preheader1011.preheader:5  %i_op_assign_17_cast6_mid2 = zext i16 %i_op_assign_17_cast6_mid2_v to i32

ST_22: rhs_V_7_cast_mid2 [1/1] 0.00ns
.preheader1011.preheader:6  %rhs_V_7_cast_mid2 = zext i16 %i_op_assign_17_cast6_mid2_v to i48

ST_22: tmp_11 [1/1] 6.38ns
.preheader1011.preheader:7  %tmp_11 = mul i16 %i_op_assign_s, %rhs_V

ST_22: tmp_1_mid [1/1] 0.00ns (grouped into LUT with out node tmp_1_mid2)
.preheader1011.preheader:8  %tmp_1_mid = select i1 %exitcond_flatten2, i16 0, i16 %tmp_11

ST_22: r_V_1_mid [1/1] 0.00ns (grouped into LUT with out node r_V_1_mid2)
.preheader1011.preheader:9  %r_V_1_mid = select i1 %exitcond_flatten2, i48 0, i48 %r_V_1

ST_22: i [1/1] 1.96ns
.preheader1011.preheader:12  %i = add i16 %i_op_assign_11_mid, 1

ST_22: tmp_12 [1/1] 0.00ns (grouped into LUT with out node i_op_assign_13_mid2)
.preheader1011.preheader:13  %tmp_12 = or i1 %exitcond_mid1, %exitcond_flatten2

ST_22: i_op_assign_13_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1011.preheader:14  %i_op_assign_13_mid2 = select i1 %tmp_12, i16 0, i16 %i_op_assign_1

ST_22: i_op_assign_13_cast5_mid1 [1/1] 0.00ns
.preheader1011.preheader:15  %i_op_assign_13_cast5_mid1 = zext i16 %i to i32

ST_22: r_V_mid1 [1/1] 6.38ns
.preheader1011.preheader:16  %r_V_mid1 = mul i32 %rhs_V_1_cast, %i_op_assign_13_cast5_mid1

ST_22: r_V_cast_mid1 [1/1] 0.00ns
.preheader1011.preheader:17  %r_V_cast_mid1 = zext i32 %r_V_mid1 to i48

ST_22: tmp_1_mid1 [1/1] 6.38ns
.preheader1011.preheader:18  %tmp_1_mid1 = mul i16 %rhs_V, %i

ST_22: tmp_1_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1011.preheader:19  %tmp_1_mid2 = select i1 %exitcond_mid1, i16 %tmp_1_mid1, i16 %tmp_1_mid

ST_22: r_V_1_mid1 [1/1] 9.30ns
.preheader1011.preheader:20  %r_V_1_mid1 = mul i48 %rhs_V_2_cast, %r_V_cast_mid1

ST_22: r_V_1_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1011.preheader:21  %r_V_1_mid2 = select i1 %exitcond_mid1, i48 %r_V_1_mid1, i48 %r_V_1_mid

ST_22: i_op_assign_11_mid2 [1/1] 1.37ns
.preheader1011.preheader:22  %i_op_assign_11_mid2 = select i1 %exitcond_mid1, i16 %i, i16 %i_op_assign_11_mid

ST_22: i_op_assign_15_cast4 [1/1] 0.00ns
.preheader1011.preheader:23  %i_op_assign_15_cast4 = zext i16 %i_op_assign_13_mid2 to i32

ST_22: tmp_5 [1/1] 6.38ns
.preheader1011.preheader:24  %tmp_5 = mul i16 %lhs_V, %i_op_assign_13_mid2

ST_22: stg_170 [1/1] 1.57ns
.preheader1011.preheader:25  br label %.preheader


 <State 23>: 28.45ns
ST_23: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i16 [ 0, %.preheader1011.preheader ], [ %indvar_flatten_next, %._crit_edge ]

ST_23: i_op_assign_2 [1/1] 0.00ns
.preheader:1  %i_op_assign_2 = phi i8 [ 0, %.preheader1011.preheader ], [ %r_V_4_mid2_v_v_v_v_v_v, %._crit_edge ]

ST_23: i_op_assign_3 [1/1] 0.00ns
.preheader:3  %i_op_assign_3 = phi i8 [ 0, %.preheader1011.preheader ], [ %jj, %._crit_edge ]

ST_23: exitcond_flatten [1/1] 2.28ns
.preheader:4  %exitcond_flatten = icmp eq i16 %indvar_flatten, %r_V_15

ST_23: indvar_flatten_next [1/1] 1.96ns
.preheader:5  %indvar_flatten_next = add i16 %indvar_flatten, 1

ST_23: exitcond1 [1/1] 2.00ns
.preheader1009:1  %exitcond1 = icmp eq i8 %i_op_assign_3, %Kx_V_read

ST_23: i_op_assign_14_mid2 [1/1] 1.37ns
.preheader1009:2  %i_op_assign_14_mid2 = select i1 %exitcond1, i8 0, i8 %i_op_assign_3

ST_23: ii7 [1/1] 1.72ns
.preheader1009:3  %ii7 = add i8 %i_op_assign_2, 1

ST_23: r_V_4_mid2_v_v_v_v_v_v [1/1] 1.37ns
.preheader1009:4  %r_V_4_mid2_v_v_v_v_v_v = select i1 %exitcond1, i8 %ii7, i8 %i_op_assign_2

ST_23: r_V_4_mid2_v_v_v_v_v [1/1] 0.00ns
.preheader1009:5  %r_V_4_mid2_v_v_v_v_v = zext i8 %r_V_4_mid2_v_v_v_v_v_v to i16

ST_23: r_V_4_mid2_v_v_v_v [1/1] 1.96ns
.preheader1009:6  %r_V_4_mid2_v_v_v_v = add i16 %r_V_4_mid2_v_v_v_v_v, %tmp_1_mid2

ST_23: r_V_4_mid2_v_v_v [1/1] 0.00ns
.preheader1009:7  %r_V_4_mid2_v_v_v = sext i16 %r_V_4_mid2_v_v_v_v to i32

ST_23: r_V_4_mid2_v_v [1/1] 6.38ns
.preheader1009:8  %r_V_4_mid2_v_v = mul i32 %rhs_V_1, %r_V_4_mid2_v_v_v

ST_23: r_V_4_mid2_v [1/1] 0.00ns
.preheader1009:9  %r_V_4_mid2_v = sext i32 %r_V_4_mid2_v_v to i48

ST_23: r_V_4_mid2 [1/1] 9.30ns
.preheader1009:10  %r_V_4_mid2 = mul i48 %r_V_4_mid2_v, %rhs_V_2

ST_23: tmp_10 [1/1] 0.00ns
.preheader1009:13  %tmp_10 = zext i8 %i_op_assign_14_mid2 to i16

ST_23: w_V [1/1] 1.96ns
.preheader1009:14  %w_V = add i16 %tmp_10, %tmp_5

ST_23: lhs_V_3 [1/1] 0.00ns
:0  %lhs_V_3 = sext i16 %w_V to i32

ST_23: r_V_11 [1/1] 3.36ns
:1  %r_V_11 = mul nsw i32 %lhs_V_3, %rhs_V_1

ST_23: rhs_V_11_cast [1/1] 0.00ns
:2  %rhs_V_11_cast = sext i32 %r_V_11 to i48

ST_23: r_V_12 [1/1] 3.02ns
:3  %r_V_12 = add i48 %rhs_V_11_cast, %r_V_4_mid2

ST_23: r_V_13 [1/1] 2.21ns
:4  %r_V_13 = add i48 %rhs_V_7_cast_mid2, %r_V_12

ST_23: feature_in2_sum [1/1] 2.21ns
:5  %feature_in2_sum = add i48 %tmp_32_cast, %r_V_13

ST_23: feature_in2_sum_cast [1/1] 0.00ns
:6  %feature_in2_sum_cast = sext i48 %feature_in2_sum to i64

ST_23: gmem_addr_3 [1/1] 0.00ns
:7  %gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum_cast

ST_23: lhs_V_2 [1/1] 0.00ns
:0  %lhs_V_2 = sext i16 %w_V to i32

ST_23: r_V_8 [1/1] 3.36ns
:1  %r_V_8 = mul nsw i32 %lhs_V_2, %rhs_V_1

ST_23: rhs_V_9_cast [1/1] 0.00ns
:2  %rhs_V_9_cast = sext i32 %r_V_8 to i48

ST_23: r_V_9 [1/1] 3.02ns
:3  %r_V_9 = add i48 %rhs_V_9_cast, %r_V_4_mid2

ST_23: r_V_10 [1/1] 2.21ns
:4  %r_V_10 = add i48 %rhs_V_7_cast_mid2, %r_V_9

ST_23: feature_in2_sum5 [1/1] 2.21ns
:5  %feature_in2_sum5 = add i48 %tmp_32_cast, %r_V_10

ST_23: feature_in2_sum5_cast [1/1] 0.00ns
:6  %feature_in2_sum5_cast = sext i48 %feature_in2_sum5 to i64

ST_23: gmem_addr_2 [1/1] 0.00ns
:7  %gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum5_cast

ST_23: lhs_V_1 [1/1] 0.00ns
:0  %lhs_V_1 = sext i16 %w_V to i32

ST_23: r_V_5 [1/1] 3.36ns
:1  %r_V_5 = mul nsw i32 %lhs_V_1, %rhs_V_1

ST_23: rhs_V_6_cast [1/1] 0.00ns
:2  %rhs_V_6_cast = sext i32 %r_V_5 to i48

ST_23: r_V_6 [1/1] 3.02ns
:3  %r_V_6 = add i48 %rhs_V_6_cast, %r_V_4_mid2

ST_23: r_V_7 [1/1] 2.21ns
:4  %r_V_7 = add i48 %rhs_V_7_cast_mid2, %r_V_6

ST_23: feature_in2_sum6 [1/1] 2.21ns
:5  %feature_in2_sum6 = add i48 %r_V_7, %tmp_32_cast

ST_23: feature_in2_sum6_cast [1/1] 0.00ns
:6  %feature_in2_sum6_cast = sext i48 %feature_in2_sum6 to i64

ST_23: gmem_addr_1 [1/1] 0.00ns
:7  %gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum6_cast

ST_23: jj [1/1] 1.72ns
._crit_edge:2  %jj = add i8 %i_op_assign_14_mid2, 1


 <State 24>: 87.50ns
ST_24: gmem_load_2_req [7/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_24: gmem_load_1_req [7/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_24: gmem_load_req [7/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 25>: 87.50ns
ST_25: gmem_load_2_req [6/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_25: gmem_load_1_req [6/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_25: gmem_load_req [6/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 26>: 87.50ns
ST_26: gmem_load_2_req [5/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_26: gmem_load_1_req [5/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_26: gmem_load_req [5/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 27>: 87.50ns
ST_27: gmem_load_2_req [4/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_27: gmem_load_1_req [4/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_27: gmem_load_req [4/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 28>: 87.50ns
ST_28: gmem_load_2_req [3/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_28: gmem_load_1_req [3/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_28: gmem_load_req [3/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 29>: 87.50ns
ST_29: gmem_load_2_req [2/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_29: gmem_load_1_req [2/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_29: gmem_load_req [2/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 30>: 87.50ns
ST_30: gmem_load_2_req [1/7] 87.50ns
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_30: gmem_load_1_req [1/7] 87.50ns
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_30: gmem_load_req [1/7] 87.50ns
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 31>: 87.50ns
ST_31: gmem_addr_3_read [1/1] 87.50ns
:9  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

ST_31: gmem_addr_2_read [1/1] 87.50ns
:9  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

ST_31: gmem_addr_1_read [1/1] 87.50ns
:9  %gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)


 <State 32>: 29.79ns
ST_32: sum_3 [1/1] 0.00ns
.preheader:2  %sum_3 = phi float [ %p_sum, %.preheader1011.preheader ], [ %sum_4, %._crit_edge ]

ST_32: stg_238 [1/1] 0.00ns
.preheader:6  br i1 %exitcond_flatten, label %4, label %.preheader1009

ST_32: empty_6 [1/1] 0.00ns
.preheader1009:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65025, i64 0)

ST_32: tmp [1/1] 0.00ns
.preheader1009:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_32: stg_241 [1/1] 0.00ns
.preheader1009:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_32: stg_242 [1/1] 1.88ns
.preheader1009:15  switch i2 %mode_V_read, label %._crit_edge [
    i2 0, label %1
    i2 1, label %2
    i2 -2, label %3
  ]

ST_32: sum_3_to_int7 [1/1] 0.00ns
:10  %sum_3_to_int7 = bitcast float %sum_3 to i32

ST_32: tmp_22 [1/1] 0.00ns
:11  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int7, i32 23, i32 30)

ST_32: tmp_23 [1/1] 0.00ns
:12  %tmp_23 = trunc i32 %sum_3_to_int7 to i23

ST_32: feature_in_load_2_to_int [1/1] 0.00ns
:13  %feature_in_load_2_to_int = bitcast float %gmem_addr_3_read to i32

ST_32: tmp_24 [1/1] 0.00ns
:14  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_2_to_int, i32 23, i32 30)

ST_32: tmp_25 [1/1] 0.00ns
:15  %tmp_25 = trunc i32 %feature_in_load_2_to_int to i23

ST_32: notlhs [1/1] 2.00ns
:16  %notlhs = icmp ne i8 %tmp_22, -1

ST_32: notrhs [1/1] 2.39ns
:17  %notrhs = icmp eq i23 %tmp_23, 0

ST_32: tmp_26 [1/1] 0.00ns (grouped into LUT with out node tmp_30)
:18  %tmp_26 = or i1 %notrhs, %notlhs

ST_32: notlhs8 [1/1] 2.00ns
:19  %notlhs8 = icmp ne i8 %tmp_24, -1

ST_32: notrhs9 [1/1] 2.39ns
:20  %notrhs9 = icmp eq i23 %tmp_25, 0

ST_32: tmp_27 [1/1] 0.00ns (grouped into LUT with out node tmp_30)
:21  %tmp_27 = or i1 %notrhs9, %notlhs8

ST_32: tmp_28 [1/1] 0.00ns (grouped into LUT with out node tmp_30)
:22  %tmp_28 = and i1 %tmp_26, %tmp_27

ST_32: tmp_29 [1/1] 6.79ns
:23  %tmp_29 = fcmp ogt float %sum_3, %gmem_addr_3_read

ST_32: tmp_30 [1/1] 1.37ns (out node of the LUT)
:24  %tmp_30 = and i1 %tmp_28, %tmp_29

ST_32: sum_3_feature_in_load_2 [1/1] 1.37ns (out node of the LUT)
:25  %sum_3_feature_in_load_2 = select i1 %tmp_30, float %sum_3, float %gmem_addr_3_read

ST_32: stg_259 [1/1] 1.57ns
:26  br label %._crit_edge

ST_32: sum_3_to_int [1/1] 0.00ns
:10  %sum_3_to_int = bitcast float %sum_3 to i32

ST_32: tmp_13 [1/1] 0.00ns
:11  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)

ST_32: tmp_14 [1/1] 0.00ns
:12  %tmp_14 = trunc i32 %sum_3_to_int to i23

ST_32: feature_in_load_1_to_int [1/1] 0.00ns
:13  %feature_in_load_1_to_int = bitcast float %gmem_addr_2_read to i32

ST_32: tmp_15 [1/1] 0.00ns
:14  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to_int, i32 23, i32 30)

ST_32: tmp_16 [1/1] 0.00ns
:15  %tmp_16 = trunc i32 %feature_in_load_1_to_int to i23

ST_32: notlhs1 [1/1] 2.00ns
:16  %notlhs1 = icmp ne i8 %tmp_13, -1

ST_32: notrhs1 [1/1] 2.39ns
:17  %notrhs1 = icmp eq i23 %tmp_14, 0

ST_32: tmp_17 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
:18  %tmp_17 = or i1 %notrhs1, %notlhs1

ST_32: notlhs2 [1/1] 2.00ns
:19  %notlhs2 = icmp ne i8 %tmp_15, -1

ST_32: notrhs2 [1/1] 2.39ns
:20  %notrhs2 = icmp eq i23 %tmp_16, 0

ST_32: tmp_18 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
:21  %tmp_18 = or i1 %notrhs2, %notlhs2

ST_32: tmp_19 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
:22  %tmp_19 = and i1 %tmp_17, %tmp_18

ST_32: tmp_20 [1/1] 6.79ns
:23  %tmp_20 = fcmp ogt float %sum_3, %gmem_addr_2_read

ST_32: tmp_21 [1/1] 1.37ns (out node of the LUT)
:24  %tmp_21 = and i1 %tmp_19, %tmp_20

ST_32: feature_in_load_1_sum_3 [1/1] 1.37ns (out node of the LUT)
:25  %feature_in_load_1_sum_3 = select i1 %tmp_21, float %gmem_addr_2_read, float %sum_3

ST_32: stg_276 [1/1] 1.57ns
:26  br label %._crit_edge

ST_32: sum_2 [1/1] 28.22ns
:10  %sum_2 = fadd float %sum_3, %gmem_addr_1_read

ST_32: stg_278 [1/1] 1.57ns
:11  br label %._crit_edge

ST_32: sum_4 [1/1] 0.00ns
._crit_edge:0  %sum_4 = phi float [ %sum_2, %1 ], [ %sum_3, %.preheader1009 ], [ %feature_in_load_1_sum_3, %2 ], [ %sum_3_feature_in_load_2, %3 ]

ST_32: empty [1/1] 0.00ns
._crit_edge:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

ST_32: stg_281 [1/1] 0.00ns
._crit_edge:3  br label %.preheader


 <State 33>: 83.91ns
ST_33: stg_282 [1/1] 1.57ns
:0  br i1 %tmp_6, label %5, label %._crit_edge1014

ST_33: sum_1 [2/2] 83.91ns
:0  %sum_1 = fdiv float %sum_3, %tmp_s


 <State 34>: 85.48ns
ST_34: sum_1 [1/2] 83.91ns
:0  %sum_1 = fdiv float %sum_3, %tmp_s

ST_34: stg_285 [1/1] 1.57ns
:1  br label %._crit_edge1014

ST_34: r_V_2 [1/1] 3.36ns
._crit_edge1014:1  %r_V_2 = mul i32 %rhs_V_1, %i_op_assign_15_cast4

ST_34: tmp1 [1/1] 3.02ns
._crit_edge1014:2  %tmp1 = add i32 %i_op_assign_17_cast6_mid2, %r_V_2

ST_34: tmp1_cast [1/1] 0.00ns
._crit_edge1014:3  %tmp1_cast = zext i32 %tmp1 to i48

ST_34: tmp_8 [1/1] 2.92ns
._crit_edge1014:4  %tmp_8 = add i48 %r_V_1_mid2, %tmp1_cast

ST_34: tmp_17_cast_cast [1/1] 0.00ns
._crit_edge1014:5  %tmp_17_cast_cast = zext i48 %tmp_8 to i49

ST_34: feature_out4_sum [1/1] 2.92ns
._crit_edge1014:6  %feature_out4_sum = add i49 %tmp_17_cast_cast, %tmp_7_cast

ST_34: feature_out4_sum_cast [1/1] 0.00ns
._crit_edge1014:7  %feature_out4_sum_cast = zext i49 %feature_out4_sum to i64

ST_34: gmem_addr [1/1] 0.00ns
._crit_edge1014:8  %gmem_addr = getelementptr inbounds float* %gmem, i64 %feature_out4_sum_cast

ST_34: j [1/1] 1.96ns
._crit_edge1014:12  %j = add i16 %i_op_assign_13_mid2, 1

ST_34: indvar_flatten6_op [1/1] 2.44ns
._crit_edge1014:13  %indvar_flatten6_op = add i32 %indvar_flatten6, 1

ST_34: indvar_flatten_next7 [1/1] 1.37ns
._crit_edge1014:14  %indvar_flatten_next7 = select i1 %exitcond_flatten2, i32 1, i32 %indvar_flatten6_op


 <State 35>: 87.50ns
ST_35: sum_5 [1/1] 0.00ns
._crit_edge1014:0  %sum_5 = phi float [ %sum_1, %5 ], [ %sum_3, %4 ]

ST_35: gmem_addr_req [1/1] 87.50ns
._crit_edge1014:9  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 36>: 87.50ns
ST_36: stg_299 [1/1] 87.50ns
._crit_edge1014:10  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)


 <State 37>: 87.50ns
ST_37: gmem_addr_resp [5/5] 87.50ns
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 38>: 87.50ns
ST_38: gmem_addr_resp [4/5] 87.50ns
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 39>: 87.50ns
ST_39: gmem_addr_resp [3/5] 87.50ns
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 40>: 87.50ns
ST_40: gmem_addr_resp [2/5] 87.50ns
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 41>: 87.50ns
ST_41: gmem_addr_resp [1/5] 87.50ns
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

ST_41: stg_305 [1/1] 0.00ns
._crit_edge1014:15  br label %.preheader1010



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Hin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Win_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feature_out_read            (read             ) [ 000000000000000000000000000000000000000000]
feature_in_read             (read             ) [ 000000000000000000000000000000000000000000]
mode_V_read                 (read             ) [ 001111111111111111111111111111111111111111]
Ky_V_read                   (read             ) [ 000000000000000000000000000000000000000000]
Kx_V_read                   (read             ) [ 001111111111111111111111111111111111111111]
Win_V_read                  (read             ) [ 001111111111111111111000000000000000000000]
Hin_V_read                  (read             ) [ 001111111111111111111000000000000000000000]
CHin_V_read                 (read             ) [ 001111111111111111111000000000000000000000]
tmp_1                       (partselect       ) [ 001111111111111111111000000000000000000000]
tmp_7                       (partselect       ) [ 001111111111111111111000000000000000000000]
lhs_V                       (zext             ) [ 001111111111111111111111111111111111111111]
rhs_V                       (zext             ) [ 001111111111111111111111111111111111111111]
tmp_7_cast                  (zext             ) [ 000000000000000000000111111111111111111111]
tmp_32_cast                 (zext             ) [ 000000000000000000000111111111111111111111]
stg_94                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_95                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_96                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_97                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_98                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_99                      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_100                     (specbitsmap      ) [ 000000000000000000000000000000000000000000]
stg_101                     (spectopmodule    ) [ 000000000000000000000000000000000000000000]
stg_102                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_103                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_104                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_105                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_106                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_107                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_108                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_109                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_110                     (specinterface    ) [ 000000000000000000000000000000000000000000]
stg_111                     (specinterface    ) [ 000000000000000000000000000000000000000000]
r_V_14                      (udiv             ) [ 000000000000000000000111111111111111111111]
tmp_4                       (udiv             ) [ 000000000000000000000000000000000000000000]
rhs_V_1_cast                (zext             ) [ 000000000000000000000111111111111111111111]
rhs_V_1                     (zext             ) [ 000000000000000000000111111111111111111111]
tmp_6                       (icmp             ) [ 000000000000000000000111111111111111111111]
rhs_V_2                     (zext             ) [ 000000000000000000000111111111111111111111]
r_V_15                      (mul              ) [ 000000000000000000000111111111111111111111]
tmp_3                       (zext             ) [ 000000000000000000000000000000000000000000]
tmp_s                       (sitofp           ) [ 000000000000000000000111111111111111111111]
rhs_V_2_cast                (zext             ) [ 000000000000000000000111111111111111111111]
tmp_9                       (icmp             ) [ 000000000000000000000000000000000000000000]
sum                         (select           ) [ 000000000000000000000000000000000000000000]
tmp_2                       (or               ) [ 000000000000000000000000000000000000000000]
p_sum                       (select           ) [ 000000000000000000000111111111111111111111]
cast2                       (zext             ) [ 000000000000000000000000000000000000000000]
bound4                      (mul              ) [ 000000000000000000000111111111111111111111]
cast                        (zext             ) [ 000000000000000000000000000000000000000000]
bound                       (mul              ) [ 000000000000000000000111111111111111111111]
exitcond_mid                (icmp             ) [ 000000000000000000000111111111111111111111]
stg_131                     (br               ) [ 000000000000000000001111111111111111111111]
indvar_flatten1             (phi              ) [ 000000000000000000000100000000000000000000]
op_assign_8                 (phi              ) [ 000000000000000000000110000000000000000000]
indvar_flatten6             (phi              ) [ 000000000000000000000111111111111110000000]
i_op_assign_s               (phi              ) [ 000000000000000000000110000000000000000000]
i_op_assign_1               (phi              ) [ 000000000000000000000110000000000000000000]
i_op_assign_13_cast5        (zext             ) [ 000000000000000000000000000000000000000000]
r_V                         (mul              ) [ 000000000000000000000000000000000000000000]
r_V_cast                    (zext             ) [ 000000000000000000000000000000000000000000]
r_V_1                       (mul              ) [ 000000000000000000000010000000000000000000]
exitcond_flatten1           (icmp             ) [ 000000000000000000000111111111111111111111]
indvar_flatten_next1        (add              ) [ 000000000000000000001111111111111111111111]
stg_143                     (br               ) [ 000000000000000000000000000000000000000000]
exitcond_flatten2           (icmp             ) [ 000000000000000000000011111111111110000000]
exitcond                    (icmp             ) [ 000000000000000000000000000000000000000000]
exitcond_mid1               (select           ) [ 000000000000000000000010000000000000000000]
stg_147                     (ret              ) [ 000000000000000000000000000000000000000000]
empty_7                     (speclooptripcount) [ 000000000000000000000000000000000000000000]
i_op_assign_11_mid          (select           ) [ 000000000000000000000000000000000000000000]
c                           (add              ) [ 000000000000000000000000000000000000000000]
i_op_assign_17_cast6_mid2_v (select           ) [ 000000000000000000001101111111111111111111]
i_op_assign_17_cast6_mid2   (zext             ) [ 000000000000000000000001111111111110000000]
rhs_V_7_cast_mid2           (zext             ) [ 000000000000000000000001111111111000000000]
tmp_11                      (mul              ) [ 000000000000000000000000000000000000000000]
tmp_1_mid                   (select           ) [ 000000000000000000000000000000000000000000]
r_V_1_mid                   (select           ) [ 000000000000000000000000000000000000000000]
i                           (add              ) [ 000000000000000000000000000000000000000000]
tmp_12                      (or               ) [ 000000000000000000000000000000000000000000]
i_op_assign_13_mid2         (select           ) [ 000000000000000000000001111111111110000000]
i_op_assign_13_cast5_mid1   (zext             ) [ 000000000000000000000000000000000000000000]
r_V_mid1                    (mul              ) [ 000000000000000000000000000000000000000000]
r_V_cast_mid1               (zext             ) [ 000000000000000000000000000000000000000000]
tmp_1_mid1                  (mul              ) [ 000000000000000000000000000000000000000000]
tmp_1_mid2                  (select           ) [ 000000000000000000000001111111111000000000]
r_V_1_mid1                  (mul              ) [ 000000000000000000000000000000000000000000]
r_V_1_mid2                  (select           ) [ 000000000000000000000001111111111110000000]
i_op_assign_11_mid2         (select           ) [ 000000000000000000001101111111111111111111]
i_op_assign_15_cast4        (zext             ) [ 000000000000000000000001111111111110000000]
tmp_5                       (mul              ) [ 000000000000000000000001111111111000000000]
stg_170                     (br               ) [ 000000000000000000000111111111111111111111]
indvar_flatten              (phi              ) [ 000000000000000000000001000000000000000000]
i_op_assign_2               (phi              ) [ 000000000000000000000001000000000000000000]
i_op_assign_3               (phi              ) [ 000000000000000000000001000000000000000000]
exitcond_flatten            (icmp             ) [ 000000000000000000000111111111111111111111]
indvar_flatten_next         (add              ) [ 000000000000000000000111111111111111111111]
exitcond1                   (icmp             ) [ 000000000000000000000000000000000000000000]
i_op_assign_14_mid2         (select           ) [ 000000000000000000000000000000000000000000]
ii7                         (add              ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2_v_v_v_v_v_v      (select           ) [ 000000000000000000000111111111111111111111]
r_V_4_mid2_v_v_v_v_v        (zext             ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2_v_v_v_v          (add              ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2_v_v_v            (sext             ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2_v_v              (mul              ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2_v                (sext             ) [ 000000000000000000000000000000000000000000]
r_V_4_mid2                  (mul              ) [ 000000000000000000000000000000000000000000]
tmp_10                      (zext             ) [ 000000000000000000000000000000000000000000]
w_V                         (add              ) [ 000000000000000000000000000000000000000000]
lhs_V_3                     (sext             ) [ 000000000000000000000000000000000000000000]
r_V_11                      (mul              ) [ 000000000000000000000000000000000000000000]
rhs_V_11_cast               (sext             ) [ 000000000000000000000000000000000000000000]
r_V_12                      (add              ) [ 000000000000000000000000000000000000000000]
r_V_13                      (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum             (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum_cast        (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_3                 (getelementptr    ) [ 000000000000000000000001111111110000000000]
lhs_V_2                     (sext             ) [ 000000000000000000000000000000000000000000]
r_V_8                       (mul              ) [ 000000000000000000000000000000000000000000]
rhs_V_9_cast                (sext             ) [ 000000000000000000000000000000000000000000]
r_V_9                       (add              ) [ 000000000000000000000000000000000000000000]
r_V_10                      (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum5            (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum5_cast       (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_2                 (getelementptr    ) [ 000000000000000000000001111111110000000000]
lhs_V_1                     (sext             ) [ 000000000000000000000000000000000000000000]
r_V_5                       (mul              ) [ 000000000000000000000000000000000000000000]
rhs_V_6_cast                (sext             ) [ 000000000000000000000000000000000000000000]
r_V_6                       (add              ) [ 000000000000000000000000000000000000000000]
r_V_7                       (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum6            (add              ) [ 000000000000000000000000000000000000000000]
feature_in2_sum6_cast       (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_1                 (getelementptr    ) [ 000000000000000000000001111111110000000000]
jj                          (add              ) [ 000000000000000000000111111111111111111111]
gmem_load_2_req             (readreq          ) [ 000000000000000000000000000000000000000000]
gmem_load_1_req             (readreq          ) [ 000000000000000000000000000000000000000000]
gmem_load_req               (readreq          ) [ 000000000000000000000000000000000000000000]
gmem_addr_3_read            (read             ) [ 000000000000000000000001000000001000000000]
gmem_addr_2_read            (read             ) [ 000000000000000000000001000000001000000000]
gmem_addr_1_read            (read             ) [ 000000000000000000000001000000001000000000]
sum_3                       (phi              ) [ 000000000000000000000001111111111111000000]
stg_238                     (br               ) [ 000000000000000000000000000000000000000000]
empty_6                     (speclooptripcount) [ 000000000000000000000000000000000000000000]
tmp                         (specregionbegin  ) [ 000000000000000000000000000000000000000000]
stg_241                     (specpipeline     ) [ 000000000000000000000000000000000000000000]
stg_242                     (switch           ) [ 000000000000000000000000000000000000000000]
sum_3_to_int7               (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_22                      (partselect       ) [ 000000000000000000000000000000000000000000]
tmp_23                      (trunc            ) [ 000000000000000000000000000000000000000000]
feature_in_load_2_to_int    (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_24                      (partselect       ) [ 000000000000000000000000000000000000000000]
tmp_25                      (trunc            ) [ 000000000000000000000000000000000000000000]
notlhs                      (icmp             ) [ 000000000000000000000000000000000000000000]
notrhs                      (icmp             ) [ 000000000000000000000000000000000000000000]
tmp_26                      (or               ) [ 000000000000000000000000000000000000000000]
notlhs8                     (icmp             ) [ 000000000000000000000000000000000000000000]
notrhs9                     (icmp             ) [ 000000000000000000000000000000000000000000]
tmp_27                      (or               ) [ 000000000000000000000000000000000000000000]
tmp_28                      (and              ) [ 000000000000000000000000000000000000000000]
tmp_29                      (fcmp             ) [ 000000000000000000000000000000000000000000]
tmp_30                      (and              ) [ 000000000000000000000000000000000000000000]
sum_3_feature_in_load_2     (select           ) [ 000000000000000000000000000000000000000000]
stg_259                     (br               ) [ 000000000000000000000000000000000000000000]
sum_3_to_int                (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_13                      (partselect       ) [ 000000000000000000000000000000000000000000]
tmp_14                      (trunc            ) [ 000000000000000000000000000000000000000000]
feature_in_load_1_to_int    (bitcast          ) [ 000000000000000000000000000000000000000000]
tmp_15                      (partselect       ) [ 000000000000000000000000000000000000000000]
tmp_16                      (trunc            ) [ 000000000000000000000000000000000000000000]
notlhs1                     (icmp             ) [ 000000000000000000000000000000000000000000]
notrhs1                     (icmp             ) [ 000000000000000000000000000000000000000000]
tmp_17                      (or               ) [ 000000000000000000000000000000000000000000]
notlhs2                     (icmp             ) [ 000000000000000000000000000000000000000000]
notrhs2                     (icmp             ) [ 000000000000000000000000000000000000000000]
tmp_18                      (or               ) [ 000000000000000000000000000000000000000000]
tmp_19                      (and              ) [ 000000000000000000000000000000000000000000]
tmp_20                      (fcmp             ) [ 000000000000000000000000000000000000000000]
tmp_21                      (and              ) [ 000000000000000000000000000000000000000000]
feature_in_load_1_sum_3     (select           ) [ 000000000000000000000000000000000000000000]
stg_276                     (br               ) [ 000000000000000000000000000000000000000000]
sum_2                       (fadd             ) [ 000000000000000000000000000000000000000000]
stg_278                     (br               ) [ 000000000000000000000000000000000000000000]
sum_4                       (phi              ) [ 000000000000000000000111111111111111111111]
empty                       (specregionend    ) [ 000000000000000000000000000000000000000000]
stg_281                     (br               ) [ 000000000000000000000111111111111111111111]
stg_282                     (br               ) [ 000000000000000000000111111111111111111111]
sum_1                       (fdiv             ) [ 000000000000000000000111111111111111111111]
stg_285                     (br               ) [ 000000000000000000000111111111111111111111]
r_V_2                       (mul              ) [ 000000000000000000000000000000000000000000]
tmp1                        (add              ) [ 000000000000000000000000000000000000000000]
tmp1_cast                   (zext             ) [ 000000000000000000000000000000000000000000]
tmp_8                       (add              ) [ 000000000000000000000000000000000000000000]
tmp_17_cast_cast            (zext             ) [ 000000000000000000000000000000000000000000]
feature_out4_sum            (add              ) [ 000000000000000000000000000000000000000000]
feature_out4_sum_cast       (zext             ) [ 000000000000000000000000000000000000000000]
gmem_addr                   (getelementptr    ) [ 000000000000000000000000000000000001111111]
j                           (add              ) [ 000000000000000000001100000000000001111111]
indvar_flatten6_op          (add              ) [ 000000000000000000000000000000000000000000]
indvar_flatten_next7        (select           ) [ 000000000000000000001100000000000001111111]
sum_5                       (phi              ) [ 000000000000000000000000000000000001100000]
gmem_addr_req               (writereq         ) [ 000000000000000000000000000000000000000000]
stg_299                     (write            ) [ 000000000000000000000000000000000000000000]
gmem_addr_resp              (writeresp        ) [ 000000000000000000000000000000000000000000]
stg_305                     (br               ) [ 000000000000000000001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CHin_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hin_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hin_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Win_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Win_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Kx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Ky_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="feature_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="feature_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="feature_out_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="feature_in_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mode_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Ky_V_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ky_V_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Kx_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_V_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Win_V_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Win_V_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Hin_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Hin_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="CHin_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_2_req/24 gmem_load_1_req/24 gmem_load_req/24 gmem_addr_req/35 stg_299/36 gmem_addr_resp/37 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="8"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/31 gmem_addr_2_read/31 gmem_addr_1_read/31 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="48" slack="1"/>
<pin id="193" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="48" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/21 "/>
</bind>
</comp>

<comp id="202" class="1005" name="op_assign_8_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="op_assign_8 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="op_assign_8_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="16" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op_assign_8/21 "/>
</bind>
</comp>

<comp id="214" class="1005" name="indvar_flatten6_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten6_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/21 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_op_assign_s_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_s (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_op_assign_s_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="16" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_s/21 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_op_assign_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_op_assign_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="16" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/21 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/23 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_op_assign_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_op_assign_2_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/23 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_op_assign_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_op_assign_3_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/23 "/>
</bind>
</comp>

<comp id="283" class="1005" name="sum_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="sum_3_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="12"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/32 "/>
</bind>
</comp>

<comp id="293" class="1005" name="sum_4_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_4 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="sum_4_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="32" slack="0"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="32" slack="0"/>
<pin id="305" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_4/32 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sum_5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="sum_5_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="3"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_5/35 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sum_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/32 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="13"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="sum_1/33 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_29/32 tmp_20/32 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read gmem_addr_2_read gmem_addr_1_read "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="30" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="30" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="30" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="3" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="30" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="lhs_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="rhs_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_7_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="30" slack="19"/>
<pin id="388" dir="1" index="1" bw="49" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/20 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_32_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="19"/>
<pin id="391" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/20 "/>
</bind>
</comp>

<comp id="392" class="1004" name="rhs_V_1_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/20 "/>
</bind>
</comp>

<comp id="396" class="1004" name="rhs_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="19"/>
<pin id="398" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/20 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_6_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="19"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/20 "/>
</bind>
</comp>

<comp id="404" class="1004" name="rhs_V_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="19"/>
<pin id="406" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/20 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_15_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="19"/>
<pin id="409" dir="0" index="1" bw="8" slack="19"/>
<pin id="410" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/20 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="416" class="1004" name="rhs_V_2_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="19"/>
<pin id="418" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/20 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_9_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="19"/>
<pin id="421" dir="0" index="1" bw="2" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sum_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum/20 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_sum_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sum/20 "/>
</bind>
</comp>

<comp id="446" class="1004" name="cast2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/20 "/>
</bind>
</comp>

<comp id="450" class="1004" name="cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/20 "/>
</bind>
</comp>

<comp id="453" class="1004" name="bound_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/20 "/>
</bind>
</comp>

<comp id="459" class="1004" name="exitcond_mid_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_mid/20 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_op_assign_13_cast5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_13_cast5/21 "/>
</bind>
</comp>

<comp id="469" class="1004" name="r_V_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/21 "/>
</bind>
</comp>

<comp id="472" class="1004" name="r_V_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="1"/>
<pin id="475" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/21 "/>
</bind>
</comp>

<comp id="477" class="1004" name="exitcond_flatten1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="48" slack="0"/>
<pin id="479" dir="0" index="1" bw="48" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/21 "/>
</bind>
</comp>

<comp id="482" class="1004" name="indvar_flatten_next1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="48" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/21 "/>
</bind>
</comp>

<comp id="488" class="1004" name="exitcond_flatten2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/21 "/>
</bind>
</comp>

<comp id="493" class="1004" name="exitcond_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/21 "/>
</bind>
</comp>

<comp id="498" class="1004" name="exitcond_mid1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="1"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_mid1/21 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_op_assign_11_mid_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="1"/>
<pin id="509" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_11_mid/22 "/>
</bind>
</comp>

<comp id="512" class="1004" name="c_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/22 "/>
</bind>
</comp>

<comp id="518" class="1004" name="i_op_assign_17_cast6_mid2_v_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="1"/>
<pin id="522" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_17_cast6_mid2_v/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_op_assign_17_cast6_mid2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_17_cast6_mid2/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rhs_V_7_cast_mid2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7_cast_mid2/22 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_1_mid_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="16" slack="0"/>
<pin id="537" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid/22 "/>
</bind>
</comp>

<comp id="539" class="1004" name="r_V_1_mid_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="48" slack="0"/>
<pin id="542" dir="0" index="2" bw="48" slack="1"/>
<pin id="543" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_1_mid/22 "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/22 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_12_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="1"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_op_assign_13_mid2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="0" index="2" bw="16" slack="1"/>
<pin id="559" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_13_mid2/22 "/>
</bind>
</comp>

<comp id="563" class="1004" name="i_op_assign_13_cast5_mid1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_13_cast5_mid1/22 "/>
</bind>
</comp>

<comp id="567" class="1004" name="r_V_cast_mid1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast_mid1/22 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_1_mid2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="16" slack="0"/>
<pin id="573" dir="0" index="2" bw="16" slack="0"/>
<pin id="574" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/22 "/>
</bind>
</comp>

<comp id="576" class="1004" name="r_V_1_mid1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="2"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1_mid1/22 "/>
</bind>
</comp>

<comp id="581" class="1004" name="r_V_1_mid2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="48" slack="0"/>
<pin id="584" dir="0" index="2" bw="48" slack="0"/>
<pin id="585" dir="1" index="3" bw="48" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_1_mid2/22 "/>
</bind>
</comp>

<comp id="588" class="1004" name="i_op_assign_11_mid2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_11_mid2/22 "/>
</bind>
</comp>

<comp id="595" class="1004" name="i_op_assign_15_cast4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_15_cast4/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="exitcond_flatten_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="3"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="indvar_flatten_next_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/23 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="22"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/23 "/>
</bind>
</comp>

<comp id="615" class="1004" name="i_op_assign_14_mid2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_14_mid2/23 "/>
</bind>
</comp>

<comp id="623" class="1004" name="ii7_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii7/23 "/>
</bind>
</comp>

<comp id="629" class="1004" name="r_V_4_mid2_v_v_v_v_v_v_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_4_mid2_v_v_v_v_v_v/23 "/>
</bind>
</comp>

<comp id="637" class="1004" name="r_V_4_mid2_v_v_v_v_v_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4_mid2_v_v_v_v_v/23 "/>
</bind>
</comp>

<comp id="641" class="1004" name="r_V_4_mid2_v_v_v_v_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="1"/>
<pin id="644" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4_mid2_v_v_v_v/23 "/>
</bind>
</comp>

<comp id="646" class="1004" name="r_V_4_mid2_v_v_v_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4_mid2_v_v_v/23 "/>
</bind>
</comp>

<comp id="650" class="1004" name="r_V_4_mid2_v_v_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="3"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_mid2_v_v/23 "/>
</bind>
</comp>

<comp id="655" class="1004" name="r_V_4_mid2_v_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4_mid2_v/23 "/>
</bind>
</comp>

<comp id="659" class="1004" name="r_V_4_mid2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="3"/>
<pin id="662" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_mid2/23 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="668" class="1004" name="w_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="16" slack="1"/>
<pin id="671" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/23 "/>
</bind>
</comp>

<comp id="673" class="1004" name="lhs_V_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/23 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_V_13_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="0" index="1" bw="48" slack="0"/>
<pin id="680" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/23 "/>
</bind>
</comp>

<comp id="681" class="1004" name="feature_in2_sum_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="30" slack="3"/>
<pin id="683" dir="0" index="1" bw="48" slack="0"/>
<pin id="684" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum/23 "/>
</bind>
</comp>

<comp id="686" class="1004" name="feature_in2_sum_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="48" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="feature_in2_sum_cast/23 "/>
</bind>
</comp>

<comp id="690" class="1004" name="gmem_addr_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/23 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lhs_V_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/23 "/>
</bind>
</comp>

<comp id="700" class="1004" name="r_V_10_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="0" index="1" bw="48" slack="0"/>
<pin id="703" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_10/23 "/>
</bind>
</comp>

<comp id="704" class="1004" name="feature_in2_sum5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="30" slack="3"/>
<pin id="706" dir="0" index="1" bw="48" slack="0"/>
<pin id="707" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum5/23 "/>
</bind>
</comp>

<comp id="709" class="1004" name="feature_in2_sum5_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="48" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="feature_in2_sum5_cast/23 "/>
</bind>
</comp>

<comp id="713" class="1004" name="gmem_addr_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lhs_V_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/23 "/>
</bind>
</comp>

<comp id="723" class="1004" name="r_V_7_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="0" index="1" bw="48" slack="0"/>
<pin id="726" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/23 "/>
</bind>
</comp>

<comp id="727" class="1004" name="feature_in2_sum6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="48" slack="0"/>
<pin id="729" dir="0" index="1" bw="30" slack="3"/>
<pin id="730" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum6/23 "/>
</bind>
</comp>

<comp id="732" class="1004" name="feature_in2_sum6_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="48" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="feature_in2_sum6_cast/23 "/>
</bind>
</comp>

<comp id="736" class="1004" name="gmem_addr_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/23 "/>
</bind>
</comp>

<comp id="742" class="1004" name="jj_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/23 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sum_3_to_int7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_3_to_int7/32 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_22_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="0" index="3" bw="6" slack="0"/>
<pin id="757" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/32 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_23_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/32 "/>
</bind>
</comp>

<comp id="766" class="1004" name="feature_in_load_2_to_int_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="feature_in_load_2_to_int/32 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_24_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="0" index="2" bw="6" slack="0"/>
<pin id="774" dir="0" index="3" bw="6" slack="0"/>
<pin id="775" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/32 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_25_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/32 "/>
</bind>
</comp>

<comp id="784" class="1004" name="notlhs_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/32 "/>
</bind>
</comp>

<comp id="790" class="1004" name="notrhs_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="23" slack="0"/>
<pin id="792" dir="0" index="1" bw="23" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/32 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_26_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/32 "/>
</bind>
</comp>

<comp id="802" class="1004" name="notlhs8_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/32 "/>
</bind>
</comp>

<comp id="808" class="1004" name="notrhs9_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="23" slack="0"/>
<pin id="810" dir="0" index="1" bw="23" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/32 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_27_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/32 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_28_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/32 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_30_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/32 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sum_3_feature_in_load_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="1"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_3_feature_in_load_2/32 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sum_3_to_int_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_3_to_int/32 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_13_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="6" slack="0"/>
<pin id="849" dir="0" index="3" bw="6" slack="0"/>
<pin id="850" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/32 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_14_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="859" class="1004" name="feature_in_load_1_to_int_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="feature_in_load_1_to_int/32 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_15_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="0" index="2" bw="6" slack="0"/>
<pin id="867" dir="0" index="3" bw="6" slack="0"/>
<pin id="868" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/32 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_16_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/32 "/>
</bind>
</comp>

<comp id="877" class="1004" name="notlhs1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/32 "/>
</bind>
</comp>

<comp id="883" class="1004" name="notrhs1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="23" slack="0"/>
<pin id="885" dir="0" index="1" bw="23" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/32 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_17_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/32 "/>
</bind>
</comp>

<comp id="895" class="1004" name="notlhs2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/32 "/>
</bind>
</comp>

<comp id="901" class="1004" name="notrhs2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="23" slack="0"/>
<pin id="903" dir="0" index="1" bw="23" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/32 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_18_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/32 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_19_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/32 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_21_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/32 "/>
</bind>
</comp>

<comp id="925" class="1004" name="feature_in_load_1_sum_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="1"/>
<pin id="928" dir="0" index="2" bw="32" slack="0"/>
<pin id="929" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="feature_in_load_1_sum_3/32 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp1_cast_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/34 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_8_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="48" slack="12"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/34 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_17_cast_cast_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="48" slack="0"/>
<pin id="944" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast_cast/34 "/>
</bind>
</comp>

<comp id="946" class="1004" name="feature_out4_sum_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="48" slack="0"/>
<pin id="948" dir="0" index="1" bw="30" slack="14"/>
<pin id="949" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_out4_sum/34 "/>
</bind>
</comp>

<comp id="951" class="1004" name="feature_out4_sum_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="49" slack="0"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="feature_out4_sum_cast/34 "/>
</bind>
</comp>

<comp id="955" class="1004" name="gmem_addr_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/34 "/>
</bind>
</comp>

<comp id="961" class="1004" name="j_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="12"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/34 "/>
</bind>
</comp>

<comp id="966" class="1004" name="indvar_flatten6_op_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="13"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten6_op/34 "/>
</bind>
</comp>

<comp id="972" class="1004" name="indvar_flatten_next7_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="13"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="32" slack="0"/>
<pin id="976" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next7/34 "/>
</bind>
</comp>

<comp id="979" class="1007" name="bound4_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="0"/>
<pin id="981" dir="0" index="1" bw="16" slack="0"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/20 "/>
</bind>
</comp>

<comp id="986" class="1007" name="tmp_5_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="21"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="991" class="1007" name="tmp_1_mid1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="21"/>
<pin id="993" dir="0" index="1" bw="16" slack="0"/>
<pin id="994" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_mid1/22 "/>
</bind>
</comp>

<comp id="997" class="1007" name="r_V_mid1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="2"/>
<pin id="999" dir="0" index="1" bw="16" slack="0"/>
<pin id="1000" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_mid1/22 "/>
</bind>
</comp>

<comp id="1003" class="1007" name="r_V_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="16" slack="1"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/21 "/>
</bind>
</comp>

<comp id="1009" class="1007" name="grp_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="0"/>
<pin id="1011" dir="0" index="1" bw="16" slack="3"/>
<pin id="1012" dir="0" index="2" bw="48" slack="0"/>
<pin id="1013" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8/23 rhs_V_9_cast/23 r_V_9/23 "/>
</bind>
</comp>

<comp id="1017" class="1007" name="grp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="3"/>
<pin id="1020" dir="0" index="2" bw="48" slack="0"/>
<pin id="1021" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/23 rhs_V_6_cast/23 r_V_6/23 "/>
</bind>
</comp>

<comp id="1025" class="1007" name="tmp_11_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="1"/>
<pin id="1027" dir="0" index="1" bw="8" slack="21"/>
<pin id="1028" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11/22 "/>
</bind>
</comp>

<comp id="1031" class="1007" name="grp_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="12"/>
<pin id="1033" dir="0" index="1" bw="16" slack="12"/>
<pin id="1034" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1035" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/34 tmp1/34 "/>
</bind>
</comp>

<comp id="1037" class="1007" name="grp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="3"/>
<pin id="1040" dir="0" index="2" bw="48" slack="0"/>
<pin id="1041" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_11/23 rhs_V_11_cast/23 r_V_12/23 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="mode_V_read_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="2" slack="19"/>
<pin id="1047" dir="1" index="1" bw="2" slack="19"/>
</pin_list>
<bind>
<opset="mode_V_read "/>
</bind>
</comp>

<comp id="1051" class="1005" name="Kx_V_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="22"/>
<pin id="1053" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="Kx_V_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="Win_V_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Win_V_read "/>
</bind>
</comp>

<comp id="1062" class="1005" name="Hin_V_read_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Hin_V_read "/>
</bind>
</comp>

<comp id="1067" class="1005" name="CHin_V_read_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="19"/>
<pin id="1069" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="CHin_V_read "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="30" slack="19"/>
<pin id="1075" dir="1" index="1" bw="30" slack="19"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_7_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="30" slack="19"/>
<pin id="1080" dir="1" index="1" bw="30" slack="19"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="lhs_V_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="1"/>
<pin id="1085" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1090" class="1005" name="rhs_V_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="1"/>
<pin id="1092" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_7_cast_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="49" slack="14"/>
<pin id="1100" dir="1" index="1" bw="49" slack="14"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_32_cast_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="48" slack="3"/>
<pin id="1105" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32_cast "/>
</bind>
</comp>

<comp id="1110" class="1005" name="r_V_14_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="rhs_V_1_cast_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="1121" class="1005" name="rhs_V_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="3"/>
<pin id="1123" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_6_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="13"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="rhs_V_2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="48" slack="3"/>
<pin id="1136" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="r_V_15_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="3"/>
<pin id="1141" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_s_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="13"/>
<pin id="1146" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1149" class="1005" name="rhs_V_2_cast_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="48" slack="1"/>
<pin id="1151" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2_cast "/>
</bind>
</comp>

<comp id="1155" class="1005" name="p_sum_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="12"/>
<pin id="1157" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_sum "/>
</bind>
</comp>

<comp id="1160" class="1005" name="bound4_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="bound_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="48" slack="1"/>
<pin id="1167" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1170" class="1005" name="exitcond_mid_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="1175" class="1005" name="r_V_1_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="48" slack="1"/>
<pin id="1177" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="indvar_flatten_next1_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="48" slack="0"/>
<pin id="1185" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="exitcond_flatten2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="exitcond_mid1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="i_op_assign_17_cast6_mid2_v_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="16" slack="1"/>
<pin id="1208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_17_cast6_mid2_v "/>
</bind>
</comp>

<comp id="1211" class="1005" name="i_op_assign_17_cast6_mid2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="12"/>
<pin id="1213" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="i_op_assign_17_cast6_mid2 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="rhs_V_7_cast_mid2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="48" slack="1"/>
<pin id="1218" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_7_cast_mid2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="i_op_assign_13_mid2_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="16" slack="12"/>
<pin id="1225" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="i_op_assign_13_mid2 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_1_mid2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="16" slack="1"/>
<pin id="1230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_mid2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="r_V_1_mid2_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="48" slack="12"/>
<pin id="1235" dir="1" index="1" bw="48" slack="12"/>
</pin_list>
<bind>
<opset="r_V_1_mid2 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="i_op_assign_11_mid2_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="1"/>
<pin id="1240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_11_mid2 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="i_op_assign_15_cast4_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="12"/>
<pin id="1245" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="i_op_assign_15_cast4 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_5_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="1"/>
<pin id="1250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="exitcond_flatten_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1257" class="1005" name="indvar_flatten_next_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="0"/>
<pin id="1259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1262" class="1005" name="r_V_4_mid2_v_v_v_v_v_v_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="r_V_4_mid2_v_v_v_v_v_v "/>
</bind>
</comp>

<comp id="1267" class="1005" name="gmem_addr_3_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="gmem_addr_2_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="gmem_addr_1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="jj_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="0"/>
<pin id="1287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1290" class="1005" name="sum_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="gmem_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="j_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="16" slack="1"/>
<pin id="1302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1305" class="1005" name="indvar_flatten_next7_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="90" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="92" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="94" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="118" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="120" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="122" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="190"><net_src comp="124" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="72" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="286" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="307"><net_src comp="286" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="319"><net_src comp="283" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="325"><net_src comp="286" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="321" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="331"><net_src comp="283" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="286" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="181" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="126" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="132" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="150" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="156" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="162" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="370" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="414"><net_src comp="407" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="399" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="399" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="419" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="424" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="380" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="416" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="370" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="230" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="195" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="195" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="218" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="242" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="488" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="226" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="202" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="202" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="518" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="505" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="238" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="545" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="575"><net_src comp="533" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="580"><net_src comp="567" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="539" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="545" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="505" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="555" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="254" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="254" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="276" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="276" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="265" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="610" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="265" pin="4"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="615" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="668" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="708"><net_src comp="700" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="0" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="668" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="731"><net_src comp="723" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="0" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="615" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="88" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="286" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="758"><net_src comp="106" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="108" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="765"><net_src comp="748" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="340" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="776"><net_src comp="106" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="108" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="110" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="783"><net_src comp="766" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="752" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="112" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="762" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="114" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="770" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="112" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="780" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="114" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="796" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="335" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="286" pin="4"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="340" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="832" pin="3"/><net_sink comp="297" pin=6"/></net>

<net id="844"><net_src comp="286" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="851"><net_src comp="106" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="108" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="854"><net_src comp="110" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="858"><net_src comp="841" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="340" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="869"><net_src comp="106" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="108" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="110" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="876"><net_src comp="859" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="845" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="112" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="855" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="114" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="877" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="863" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="112" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="873" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="114" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="895" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="889" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="335" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="340" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="286" pin="4"/><net_sink comp="925" pin=2"/></net>

<net id="933"><net_src comp="925" pin="3"/><net_sink comp="297" pin=4"/></net>

<net id="941"><net_src comp="934" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="937" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="0" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="951" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="84" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="214" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="92" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="92" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="966" pin="2"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="392" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="446" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="985"><net_src comp="979" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="990"><net_src comp="555" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="545" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="996"><net_src comp="991" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="1001"><net_src comp="563" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="1007"><net_src comp="465" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="1014"><net_src comp="696" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="659" pin="2"/><net_sink comp="1009" pin=2"/></net>

<net id="1016"><net_src comp="1009" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="1022"><net_src comp="719" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="659" pin="2"/><net_sink comp="1017" pin=2"/></net>

<net id="1024"><net_src comp="1017" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="1029"><net_src comp="226" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="1036"><net_src comp="1031" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="1042"><net_src comp="673" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="659" pin="2"/><net_sink comp="1037" pin=2"/></net>

<net id="1044"><net_src comp="1037" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="1048"><net_src comp="138" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1054"><net_src comp="150" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1059"><net_src comp="156" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1065"><net_src comp="162" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1070"><net_src comp="168" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1076"><net_src comp="346" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1081"><net_src comp="356" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1086"><net_src comp="366" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1089"><net_src comp="1083" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1093"><net_src comp="376" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1096"><net_src comp="1090" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1097"><net_src comp="1090" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1101"><net_src comp="386" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1106"><net_src comp="389" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1109"><net_src comp="1103" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1113"><net_src comp="370" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1118"><net_src comp="392" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1124"><net_src comp="396" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1128"><net_src comp="1121" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1129"><net_src comp="1121" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1133"><net_src comp="399" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="404" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1142"><net_src comp="407" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1147"><net_src comp="332" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1152"><net_src comp="416" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1158"><net_src comp="438" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1163"><net_src comp="979" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1168"><net_src comp="453" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1173"><net_src comp="459" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1178"><net_src comp="472" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="1186"><net_src comp="482" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1191"><net_src comp="488" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1197"><net_src comp="1188" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1201"><net_src comp="498" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1209"><net_src comp="518" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1214"><net_src comp="525" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1219"><net_src comp="529" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1222"><net_src comp="1216" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1226"><net_src comp="555" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1231"><net_src comp="570" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1236"><net_src comp="581" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1241"><net_src comp="588" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1246"><net_src comp="595" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1251"><net_src comp="986" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1256"><net_src comp="599" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="604" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1265"><net_src comp="629" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1270"><net_src comp="690" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1276"><net_src comp="713" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1282"><net_src comp="736" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1288"><net_src comp="742" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1293"><net_src comp="327" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1298"><net_src comp="955" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1303"><net_src comp="961" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1308"><net_src comp="972" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {35 36 37 38 39 40 41 }
 - Input state : 
	Port: Pool : gmem | {24 25 26 27 28 29 30 31 }
	Port: Pool : CHin_V | {1 }
	Port: Pool : Hin_V | {1 }
	Port: Pool : Win_V | {1 }
	Port: Pool : Kx_V | {1 }
	Port: Pool : Ky_V | {1 }
	Port: Pool : mode_V | {1 }
	Port: Pool : feature_in | {1 }
	Port: Pool : feature_out | {1 }
  - Chain level:
	State 1
		r_V_14 : 1
		tmp_4 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		rhs_V_1_cast : 1
		tmp_3 : 1
		tmp_s : 2
		sum : 1
		tmp_2 : 1
		p_sum : 1
		cast2 : 1
		bound4 : 2
		cast : 3
		bound : 4
		exitcond_mid : 1
	State 21
		i_op_assign_13_cast5 : 1
		r_V : 2
		r_V_cast : 3
		r_V_1 : 4
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_143 : 2
		exitcond_flatten2 : 1
		exitcond : 1
		exitcond_mid1 : 2
	State 22
		i_op_assign_17_cast6_mid2_v : 1
		i_op_assign_17_cast6_mid2 : 2
		rhs_V_7_cast_mid2 : 2
		tmp_1_mid : 1
		i : 1
		i_op_assign_13_cast5_mid1 : 2
		r_V_mid1 : 3
		r_V_cast_mid1 : 4
		tmp_1_mid1 : 2
		tmp_1_mid2 : 3
		r_V_1_mid1 : 5
		r_V_1_mid2 : 6
		i_op_assign_11_mid2 : 2
		i_op_assign_15_cast4 : 1
		tmp_5 : 1
	State 23
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond1 : 1
		i_op_assign_14_mid2 : 2
		ii7 : 1
		r_V_4_mid2_v_v_v_v_v_v : 2
		r_V_4_mid2_v_v_v_v_v : 3
		r_V_4_mid2_v_v_v_v : 4
		r_V_4_mid2_v_v_v : 5
		r_V_4_mid2_v_v : 6
		r_V_4_mid2_v : 7
		r_V_4_mid2 : 8
		tmp_10 : 3
		w_V : 4
		lhs_V_3 : 5
		r_V_11 : 6
		rhs_V_11_cast : 7
		r_V_12 : 9
		r_V_13 : 10
		feature_in2_sum : 11
		feature_in2_sum_cast : 12
		gmem_addr_3 : 13
		lhs_V_2 : 5
		r_V_8 : 6
		rhs_V_9_cast : 7
		r_V_9 : 9
		r_V_10 : 10
		feature_in2_sum5 : 11
		feature_in2_sum5_cast : 12
		gmem_addr_2 : 13
		lhs_V_1 : 5
		r_V_5 : 6
		rhs_V_6_cast : 7
		r_V_6 : 9
		r_V_7 : 10
		feature_in2_sum6 : 11
		feature_in2_sum6_cast : 12
		gmem_addr_1 : 13
		jj : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		sum_3_to_int7 : 1
		tmp_22 : 2
		tmp_23 : 2
		tmp_24 : 1
		tmp_25 : 1
		notlhs : 3
		notrhs : 3
		tmp_26 : 4
		notlhs8 : 2
		notrhs9 : 2
		tmp_27 : 3
		tmp_28 : 4
		tmp_29 : 1
		tmp_30 : 4
		sum_3_feature_in_load_2 : 4
		sum_3_to_int : 1
		tmp_13 : 2
		tmp_14 : 2
		tmp_15 : 1
		tmp_16 : 1
		notlhs1 : 3
		notrhs1 : 3
		tmp_17 : 4
		notlhs2 : 2
		notrhs2 : 2
		tmp_18 : 3
		tmp_19 : 4
		tmp_20 : 1
		tmp_21 : 4
		feature_in_load_1_sum_3 : 4
		sum_2 : 1
		sum_4 : 5
		empty : 1
	State 33
	State 34
		tmp1 : 1
		tmp1_cast : 2
		tmp_8 : 3
		tmp_17_cast_cast : 4
		feature_out4_sum : 5
		feature_out4_sum_cast : 6
		gmem_addr : 7
		indvar_flatten_next7 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fdiv   |             grp_fu_327             |    0    |   128   |   947   |
|----------|------------------------------------|---------|---------|---------|
|  sitofp  |            tmp_s_fu_332            |    0    |   128   |   519   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |            sum_2_fu_321            |    2    |   177   |   385   |
|----------|------------------------------------|---------|---------|---------|
|   udiv   |             grp_fu_370             |    0    |   128   |   152   |
|          |             grp_fu_380             |    0    |   128   |   152   |
|----------|------------------------------------|---------|---------|---------|
|          |     indvar_flatten_next1_fu_482    |    0    |    0    |    48   |
|          |              c_fu_512              |    0    |    0    |    16   |
|          |              i_fu_545              |    0    |    0    |    16   |
|          |     indvar_flatten_next_fu_604     |    0    |    0    |    16   |
|          |             ii7_fu_623             |    0    |    0    |    8    |
|          |      r_V_4_mid2_v_v_v_v_fu_641     |    0    |    0    |    16   |
|          |             w_V_fu_668             |    0    |    0    |    16   |
|          |            r_V_13_fu_677           |    0    |    0    |    24   |
|    add   |       feature_in2_sum_fu_681       |    0    |    0    |    24   |
|          |            r_V_10_fu_700           |    0    |    0    |    24   |
|          |       feature_in2_sum5_fu_704      |    0    |    0    |    24   |
|          |            r_V_7_fu_723            |    0    |    0    |    24   |
|          |       feature_in2_sum6_fu_727      |    0    |    0    |    24   |
|          |              jj_fu_742             |    0    |    0    |    8    |
|          |            tmp_8_fu_937            |    0    |    0    |    48   |
|          |       feature_out4_sum_fu_946      |    0    |    0    |    48   |
|          |              j_fu_961              |    0    |    0    |    16   |
|          |      indvar_flatten6_op_fu_966     |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |             sum_fu_424             |    0    |    0    |    32   |
|          |            p_sum_fu_438            |    0    |    0    |    32   |
|          |        exitcond_mid1_fu_498        |    0    |    0    |    1    |
|          |      i_op_assign_11_mid_fu_505     |    0    |    0    |    16   |
|          | i_op_assign_17_cast6_mid2_v_fu_518 |    0    |    0    |    16   |
|          |          tmp_1_mid_fu_533          |    0    |    0    |    16   |
|          |          r_V_1_mid_fu_539          |    0    |    0    |    48   |
|  select  |     i_op_assign_13_mid2_fu_555     |    0    |    0    |    16   |
|          |          tmp_1_mid2_fu_570         |    0    |    0    |    16   |
|          |          r_V_1_mid2_fu_581         |    0    |    0    |    48   |
|          |     i_op_assign_11_mid2_fu_588     |    0    |    0    |    16   |
|          |     i_op_assign_14_mid2_fu_615     |    0    |    0    |    8    |
|          |    r_V_4_mid2_v_v_v_v_v_v_fu_629   |    0    |    0    |    8    |
|          |   sum_3_feature_in_load_2_fu_832   |    0    |    0    |    32   |
|          |   feature_in_load_1_sum_3_fu_925   |    0    |    0    |    32   |
|          |     indvar_flatten_next7_fu_972    |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_335             |    0    |    66   |   239   |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_6_fu_399            |    0    |    0    |    1    |
|          |            tmp_9_fu_419            |    0    |    0    |    1    |
|          |         exitcond_mid_fu_459        |    0    |    0    |    6    |
|          |      exitcond_flatten1_fu_477      |    0    |    0    |    17   |
|          |      exitcond_flatten2_fu_488      |    0    |    0    |    11   |
|          |           exitcond_fu_493          |    0    |    0    |    6    |
|          |       exitcond_flatten_fu_599      |    0    |    0    |    6    |
|   icmp   |          exitcond1_fu_610          |    0    |    0    |    3    |
|          |            notlhs_fu_784           |    0    |    0    |    3    |
|          |            notrhs_fu_790           |    0    |    0    |    8    |
|          |           notlhs8_fu_802           |    0    |    0    |    3    |
|          |           notrhs9_fu_808           |    0    |    0    |    8    |
|          |           notlhs1_fu_877           |    0    |    0    |    3    |
|          |           notrhs1_fu_883           |    0    |    0    |    8    |
|          |           notlhs2_fu_895           |    0    |    0    |    3    |
|          |           notrhs2_fu_901           |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |            r_V_15_fu_407           |    1    |    0    |    0    |
|          |            bound_fu_453            |    2    |    0    |    2    |
|          |            r_V_1_fu_472            |    2    |    0    |    2    |
|          |          r_V_1_mid1_fu_576         |    2    |    0    |    2    |
|          |        r_V_4_mid2_v_v_fu_650       |    1    |    0    |    0    |
|    mul   |          r_V_4_mid2_fu_659         |    2    |    0    |    2    |
|          |            bound4_fu_979           |    1    |    0    |    0    |
|          |            tmp_5_fu_986            |    1    |    0    |    0    |
|          |          tmp_1_mid1_fu_991         |    1    |    0    |    0    |
|          |           r_V_mid1_fu_997          |    1    |    0    |    0    |
|          |             r_V_fu_1003            |    1    |    0    |    0    |
|          |           tmp_11_fu_1025           |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_2_fu_432            |    0    |    0    |    1    |
|          |            tmp_12_fu_551           |    0    |    0    |    1    |
|    or    |            tmp_26_fu_796           |    0    |    0    |    1    |
|          |            tmp_27_fu_814           |    0    |    0    |    1    |
|          |            tmp_17_fu_889           |    0    |    0    |    1    |
|          |            tmp_18_fu_907           |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_28_fu_820           |    0    |    0    |    1    |
|    and   |            tmp_30_fu_826           |    0    |    0    |    1    |
|          |            tmp_19_fu_913           |    0    |    0    |    1    |
|          |            tmp_21_fu_919           |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_1009            |    1    |    0    |    0    |
|  muladd  |             grp_fu_1017            |    1    |    0    |    0    |
|          |             grp_fu_1031            |    1    |    0    |    0    |
|          |             grp_fu_1037            |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |    feature_out_read_read_fu_126    |    0    |    0    |    0    |
|          |     feature_in_read_read_fu_132    |    0    |    0    |    0    |
|          |       mode_V_read_read_fu_138      |    0    |    0    |    0    |
|          |        Ky_V_read_read_fu_144       |    0    |    0    |    0    |
|   read   |        Kx_V_read_read_fu_150       |    0    |    0    |    0    |
|          |       Win_V_read_read_fu_156       |    0    |    0    |    0    |
|          |       Hin_V_read_read_fu_162       |    0    |    0    |    0    |
|          |       CHin_V_read_read_fu_168      |    0    |    0    |    0    |
|          |           grp_read_fu_181          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_174        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_1_fu_346            |    0    |    0    |    0    |
|          |            tmp_7_fu_356            |    0    |    0    |    0    |
|partselect|            tmp_22_fu_752           |    0    |    0    |    0    |
|          |            tmp_24_fu_770           |    0    |    0    |    0    |
|          |            tmp_13_fu_845           |    0    |    0    |    0    |
|          |            tmp_15_fu_863           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            lhs_V_fu_366            |    0    |    0    |    0    |
|          |            rhs_V_fu_376            |    0    |    0    |    0    |
|          |          tmp_7_cast_fu_386         |    0    |    0    |    0    |
|          |         tmp_32_cast_fu_389         |    0    |    0    |    0    |
|          |         rhs_V_1_cast_fu_392        |    0    |    0    |    0    |
|          |           rhs_V_1_fu_396           |    0    |    0    |    0    |
|          |           rhs_V_2_fu_404           |    0    |    0    |    0    |
|          |            tmp_3_fu_411            |    0    |    0    |    0    |
|          |         rhs_V_2_cast_fu_416        |    0    |    0    |    0    |
|          |            cast2_fu_446            |    0    |    0    |    0    |
|          |             cast_fu_450            |    0    |    0    |    0    |
|   zext   |     i_op_assign_13_cast5_fu_465    |    0    |    0    |    0    |
|          |           r_V_cast_fu_469          |    0    |    0    |    0    |
|          |  i_op_assign_17_cast6_mid2_fu_525  |    0    |    0    |    0    |
|          |      rhs_V_7_cast_mid2_fu_529      |    0    |    0    |    0    |
|          |  i_op_assign_13_cast5_mid1_fu_563  |    0    |    0    |    0    |
|          |        r_V_cast_mid1_fu_567        |    0    |    0    |    0    |
|          |     i_op_assign_15_cast4_fu_595    |    0    |    0    |    0    |
|          |     r_V_4_mid2_v_v_v_v_v_fu_637    |    0    |    0    |    0    |
|          |            tmp_10_fu_664           |    0    |    0    |    0    |
|          |          tmp1_cast_fu_934          |    0    |    0    |    0    |
|          |       tmp_17_cast_cast_fu_942      |    0    |    0    |    0    |
|          |    feature_out4_sum_cast_fu_951    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       r_V_4_mid2_v_v_v_fu_646      |    0    |    0    |    0    |
|          |         r_V_4_mid2_v_fu_655        |    0    |    0    |    0    |
|          |           lhs_V_3_fu_673           |    0    |    0    |    0    |
|   sext   |     feature_in2_sum_cast_fu_686    |    0    |    0    |    0    |
|          |           lhs_V_2_fu_696           |    0    |    0    |    0    |
|          |    feature_in2_sum5_cast_fu_709    |    0    |    0    |    0    |
|          |           lhs_V_1_fu_719           |    0    |    0    |    0    |
|          |    feature_in2_sum6_cast_fu_732    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_23_fu_762           |    0    |    0    |    0    |
|   trunc  |            tmp_25_fu_780           |    0    |    0    |    0    |
|          |            tmp_14_fu_855           |    0    |    0    |    0    |
|          |            tmp_16_fu_873           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    22   |   755   |   3308  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        CHin_V_read_reg_1067        |   16   |
|         Hin_V_read_reg_1062        |   16   |
|         Kx_V_read_reg_1051         |    8   |
|         Win_V_read_reg_1056        |   16   |
|           bound4_reg_1160          |   32   |
|           bound_reg_1165           |   48   |
|     exitcond_flatten2_reg_1188     |    1   |
|      exitcond_flatten_reg_1253     |    1   |
|       exitcond_mid1_reg_1198       |    1   |
|        exitcond_mid_reg_1170       |    1   |
|        gmem_addr_1_reg_1279        |   32   |
|        gmem_addr_2_reg_1273        |   32   |
|        gmem_addr_3_reg_1267        |   32   |
|         gmem_addr_reg_1295         |   32   |
|    i_op_assign_11_mid2_reg_1238    |   16   |
|    i_op_assign_13_mid2_reg_1223    |   16   |
|    i_op_assign_15_cast4_reg_1243   |   32   |
| i_op_assign_17_cast6_mid2_reg_1211 |   32   |
|i_op_assign_17_cast6_mid2_v_reg_1206|   16   |
|        i_op_assign_1_reg_238       |   16   |
|        i_op_assign_2_reg_261       |    8   |
|        i_op_assign_3_reg_272       |    8   |
|        i_op_assign_s_reg_226       |   16   |
|       indvar_flatten1_reg_191      |   48   |
|       indvar_flatten6_reg_214      |   32   |
|    indvar_flatten_next1_reg_1183   |   48   |
|    indvar_flatten_next7_reg_1305   |   32   |
|    indvar_flatten_next_reg_1257    |   16   |
|       indvar_flatten_reg_250       |   16   |
|             j_reg_1300             |   16   |
|             jj_reg_1285            |    8   |
|           lhs_V_reg_1083           |   16   |
|        mode_V_read_reg_1045        |    2   |
|         op_assign_8_reg_202        |   16   |
|           p_sum_reg_1155           |   32   |
|           r_V_14_reg_1110          |   16   |
|           r_V_15_reg_1139          |   16   |
|         r_V_1_mid2_reg_1233        |   48   |
|           r_V_1_reg_1175           |   48   |
|   r_V_4_mid2_v_v_v_v_v_v_reg_1262  |    8   |
|               reg_340              |   32   |
|        rhs_V_1_cast_reg_1115       |   32   |
|          rhs_V_1_reg_1121          |   32   |
|        rhs_V_2_cast_reg_1149       |   48   |
|          rhs_V_2_reg_1134          |   48   |
|     rhs_V_7_cast_mid2_reg_1216     |   48   |
|           rhs_V_reg_1090           |   16   |
|           sum_1_reg_1290           |   32   |
|            sum_3_reg_283           |   32   |
|            sum_4_reg_293           |   32   |
|            sum_5_reg_309           |   32   |
|         tmp_1_mid2_reg_1228        |   16   |
|           tmp_1_reg_1073           |   30   |
|        tmp_32_cast_reg_1103        |   48   |
|           tmp_5_reg_1248           |   16   |
|           tmp_6_reg_1130           |    1   |
|         tmp_7_cast_reg_1098        |   49   |
|           tmp_7_reg_1078           |   30   |
|           tmp_s_reg_1144           |   32   |
+------------------------------------+--------+
|                Total               |  1452  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_174  |  p0  |   4  |   1  |    4   ||    1    |
|   grp_writeresp_fu_174  |  p1  |   4  |  32  |   128  ||    32   |
|   grp_writeresp_fu_174  |  p2  |   2  |  32  |   64   ||    32   |
|     grp_read_fu_181     |  p1  |   3  |  32  |   96   ||    32   |
|   op_assign_8_reg_202   |  p0  |   2  |  16  |   32   ||    16   |
| indvar_flatten6_reg_214 |  p0  |   2  |  32  |   64   ||    32   |
|  i_op_assign_s_reg_226  |  p0  |   2  |  16  |   32   ||    16   |
|  i_op_assign_1_reg_238  |  p0  |   2  |  16  |   32   ||    16   |
|        grp_fu_370       |  p0  |   2  |  16  |   32   ||    16   |
|        grp_fu_370       |  p1  |   2  |   8  |   16   ||    8    |
|        grp_fu_380       |  p0  |   2  |  16  |   32   ||    16   |
|        grp_fu_380       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1031       |  p0  |   2  |  16  |   32   ||    16   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   580  ||  20.423 ||   241   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |   755  |  3308  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   241  |
|  Register |    -   |    -   |  1452  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   20   |  2207  |  3549  |
+-----------+--------+--------+--------+--------+
