![Project Banner](https://user-images.githubusercontent.com/48086737/218576572-cbd895b1-f838-4967-ac1d-c9ec0ea7a9a6.png)
# LiteX CVA6

[![Python](https://img.shields.io/badge/language-Python3-%23f34b7d.svg?style=for-the-badge&logo=appveyor)](https://www.python.org) 
[![Verilog](https://img.shields.io/badge/Langage-Verilog-green.svg?style=for-the-badge&logo=appveyor)](https://fr.wikipedia.org/wiki/Verilog)
[![LiteX](https://img.shields.io/badge/Library-LiteX-red.svg?style=for-the-badge&logo=appveyor)](https://github.com/enjoy-digital/litex)
[![CVA6](https://img.shields.io/badge/CPU-CVA6-yellow.svg?style=for-the-badge&logo=appveyor)](https://github.com/openhwgroup/cva6) 

## :book: Project Overview :

This project is a fixed version of the existing CVA6 pythondata-cpu-cva6 necessary for LiteX SoC generation.
Most of the work was done by the team in charge of the CPU integration in LiteX.

## :rocket: Getting Started :

#### Clone the project 

Clone the project into your LiteX installation's root folder.

```console
git clone https://github.com/adamhlt/LiteX-CVA6.git pythondata-cpu-cva6
```

## ðŸ§ª Demonstration :

LiteX Simulation of CVA6 CPU.

## :crown: Credit :

- [LiteX](https://github.com/enjoy-digital/litex) : Very powerful SoC generator.
- [Original Repo](https://github.com/litex-hub/pythondata-cpu-cva6) : Initial repository of the CVA6 integration into LiteX.
- [CVA6 Repo](https://github.com/openhwgroup/cva6) : Official repository of CVA6 CPU.
