Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Apr 11 14:20:18 2025
| Host         : workspace running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file MLZedboard_wrapper_control_sets_placed.rpt
| Design       : MLZedboard_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   803 |
|    Minimum number of control sets                        |   803 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1623 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   803 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |   760 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9282 |         2376 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           45 |
| Yes          | No                    | No                     |            5391 |         2111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/ap_CS_fsm_state14                                                                                                                  |                                                                                                                                                         |                1 |              1 |         1.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_58[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_48[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_49[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_5[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_50[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_51[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_52[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_53[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_54[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_55[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_56[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_57[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_66[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_59[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_26[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_60[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_68[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_61[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_62[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_67[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_63[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_64[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_65[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_36[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_109[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_27[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_28[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_29[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_30[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_31[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_32[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_33[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_34[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_35[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_47[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_37[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_38[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_39[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_4[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_40[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_41[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_42[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_43[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_44[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_45[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_46[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_1[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_91[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_92[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_93[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_94[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_95[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_96[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_97[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_98[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_99[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1[0]                                                                    |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_0[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_90[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_10[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_100[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_101[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_102[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_103[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_104[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_105[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_106[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_107[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_108[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_6[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_8[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_7[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_70[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_71[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_72[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_73[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_74[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_75[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_76[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_77[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_78[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_79[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_69[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_80[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_81[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_82[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_83[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_84[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_85[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_86[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_87[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_88[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_89[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_9[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_91[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_81[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_82[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_83[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_84[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_85[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_86[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_87[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_88[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_89[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_9[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_90[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_80[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_92[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_93[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_94[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_95[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_96[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_97[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_98[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_99[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0[0]                                                                    |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_0[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_1[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_7[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9][0]                                                                           |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_60[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_61[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_62[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_63[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_64[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_65[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_66[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_67[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_68[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_69[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_10[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_70[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_71[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_72[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_73[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_74[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_75[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_76[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_77[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_78[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_79[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_8[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_14[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_121[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_122[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_123[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_124[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_125[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_126[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_127[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_128[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_129[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_13[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_130[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_120[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_15[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_16[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_17[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_18[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_19[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_2[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_20[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_21[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_22[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_23[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_24[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_110[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_100[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_101[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_102[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_103[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_104[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_105[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_106[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_107[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_108[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_109[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_11[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_25[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_111[0]                                                                |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_112[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_113[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_114[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_115[0]                                                                |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_116[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_117[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_118[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_119[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__0_12[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_98[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_88[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_89[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_9[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_90[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_91[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_92[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_93[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_94[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_95[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_96[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_97[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_87[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_99[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2[0]                                                                    |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_1[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_10[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_11[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_13[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_14[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_15[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_16[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_76[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_66[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_67[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_68[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_69[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_70[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_71[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_72[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_73[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_74[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_75[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_17[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_77[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_78[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_79[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_8[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_80[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_81[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_82[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_83[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_84[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_85[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_86[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[7][0]                                                                           |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_4[0]                                                                  |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_40[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_41[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_42[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_43[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_44[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_5[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_6[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_7[0]                                                                  |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_8[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_9[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_39[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[7]_0[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[7]_1[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[7]_2[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[7]_3[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8][0]                                                                           |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_0[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_1[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_2[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_3[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_4[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[8]_5[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_28[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_18[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_19[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_2[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_20[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_21[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_22[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_23[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_24[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_25[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_26[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_27[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_65[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_29[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_3[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_30[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_31[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_32[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_33[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_34[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_35[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_36[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_37[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__2_38[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_142[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_132[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_133[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_134[0]                                                                |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_135[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_136[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_137[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_138[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_139[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_14[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_140[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_141[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_131[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_143[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_144[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_145[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_15[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_16[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_17[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_18[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_19[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_20[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_21[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_120[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_110[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_111[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_112[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_113[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_114[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_115[0]                                                                |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_116[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_117[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_118[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_119[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_12[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_22[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_121[0]                                                                |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_122[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_123[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_124[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_125[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_126[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_127[0]                                                                |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_128[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_129[0]                                                                |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_13[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_130[0]                                                                |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_54[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_44[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_45[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_46[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_47[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_48[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_49[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_5[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_50[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_51[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_52[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_53[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_43[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_55[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_56[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_57[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_58[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_59[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_60[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_61[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_62[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_63[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_64[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_33[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_23[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_24[0]                                                                 |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_25[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_26[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_27[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_28[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_29[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_3[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_30[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_31[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_32[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_11[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_34[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_35[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_36[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_37[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_38[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_39[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_40[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_41[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_rep__1_42[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_29[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_39[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_38[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_37[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_36[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_35[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_34[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_33[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_32[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_31[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_30[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_3[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_4[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_28[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_27[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_26[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_25[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_24[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_11[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_13[0]                                                                 |                                                                                                                                                         |                6 |              6 |         1.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_1[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0][0]                                                                           |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_0[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_13[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_23[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_22[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_21[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_20[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_2[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_19[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_18[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_17[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_16[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_15[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_14[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_10[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_11[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_10[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_1[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_0[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_9[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_8[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_7[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_6[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_5[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_3[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3[0]                                                                    |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_0[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_1[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_4[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__3_5[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4[0]                                                                    |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_1[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_2[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_9[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_4[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_5[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__4_6[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3][0]                                                                           |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_0[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_1[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_10[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_11[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_12[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_13[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_14[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_21[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_11[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_12[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_13[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_14[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_15[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_16[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_17[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_18[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_19[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_2[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_20[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_24[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_22[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_23[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_14[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_5[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_6[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_8[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_11[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_5[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_6[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_2[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_19[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_18[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_17[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_16[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_15[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_14[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_13[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_4[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_10[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_1[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_9[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_8[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_6[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_5[0]                                                                  |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_3[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_7[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_awready0                                                                                                                | MLZedboard_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_arready0                                                                                                                | MLZedboard_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                             |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | MLZedboard_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_5[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_4[0]                                                                         |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_3[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_2[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_1[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[9]_0[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_8[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_1[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2_10[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_9[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__2[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_20[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_21[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_22[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_23[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__1_3[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1][0]                                                                           |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_rep__1[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_9[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_8[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_7[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_6[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_5[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_4[0]                                                                         |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_3[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_2[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_1[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_0[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[1]_rep__1_0[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_9[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_8[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_5[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_28[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_27[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_26[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[0]_rep__0_25[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_2[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_1[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep__0[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_rep[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_9[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_8[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_7[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_6[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_5[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_4[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_3[0]                                                                         |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_58[0]                                                                        |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_16[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_15[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_14[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_13[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_12[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_11[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_10[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_1[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2]_0[0]                                                                         |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[2][0]                                                                           |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_138[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_128[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_129[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_13[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_130[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_131[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_132[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_133[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_134[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_135[0]                                                                       |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_136[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_137[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_127[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_139[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_14[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_140[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_141[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_142[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_143[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_144[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_145[0]                                                                       |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_146[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_147[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_15[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_116[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_106[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_107[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_108[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_109[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_11[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_110[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_111[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_112[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_113[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_114[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_115[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_16[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_117[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_118[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_119[0]                                                                       |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_12[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_120[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_121[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_122[0]                                                                       |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_123[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_124[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_125[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_126[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_48[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_38[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_39[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_4[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_40[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_41[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_42[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_43[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_44[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_45[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_46[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_47[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_37[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_49[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_5[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_50[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_51[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_52[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_53[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_54[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_55[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_56[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_57[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_59[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_27[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_17[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_18[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_19[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_2[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_20[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_21[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_22[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_23[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_24[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_25[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_26[0]                                                                        |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_16[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_28[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_29[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_3[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_30[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_31[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_32[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_33[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_34[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_35[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_36[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1[0]                                                                    |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_16[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_17[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_18[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_3[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_5[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_6[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_8[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_9[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_15[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_0[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_1[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_10[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_11[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_13[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_14[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_15[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_16[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_17[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_18[0]                                                                 |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_7[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_15[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_17[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_18[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_19[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_2[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_20[0]                                                                        |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_21[0]                                                                        |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_3[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_4[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_5[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_6[0]                                                                         |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_104[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_8[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_9[0]                                                                         |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_0[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_1[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_10[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_11[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_12[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_13[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__0_14[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_5[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_7[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4[0]                                                                    |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_0[0]                                                                  |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_1[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_2[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_3[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_4[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_5[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_2[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_7[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__4_8[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4][0]                                                                           |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_0[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_1[0]                                                                         |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_10[0]                                                                        |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_100[0]                                                                       |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_101[0]                                                                       |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_102[0]                                                                       |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_103[0]                                                                       |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[4]_105[0]                                                                       |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_2[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_19[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_20[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_21[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_22[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_23[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_24[0]                                                                 |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_25[0]                                                                 |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_26[0]                                                                 |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_4[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_5[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_6[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_7[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_8[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__1_9[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__2[0]                                                                    |                                                                                                                                                         |                4 |              6 |         1.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__2_0[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__2_1[0]                                                                  |                                                                                                                                                         |                5 |              6 |         1.20 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3[0]                                                                    |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_0[0]                                                                  |                                                                                                                                                         |                1 |              6 |         6.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_1[0]                                                                  |                                                                                                                                                         |                3 |              6 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/h_1_reg_17215_reg[3]_rep__3_3[0]                                                                  |                                                                                                                                                         |                2 |              6 |         3.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                2 |              8 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |              8 |         2.67 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                5 |              8 |         1.60 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                1 |              8 |         8.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                4 |             14 |         3.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                4 |             14 |         3.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                5 |             17 |         3.40 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/SR[0]                                                                                    |                7 |             18 |         2.57 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |               10 |             20 |         2.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/comblock_0/U0/comblock_i/fifo_out_clear_reg_n_0                                                                                            |                8 |             25 |         3.12 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                6 |             28 |         4.67 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                7 |             28 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                6 |             28 |         4.67 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                7 |             28 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/p_720_in                                                                                          |                                                                                                                                                         |                7 |             31 |         4.43 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_load_B                                                                                 |                                                                                                                                                         |                9 |             32 |         3.56 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_1_n_0                                                                                              |               17 |             32 |         1.88 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/E[0]                                                                                                                        |                                                                                                                                                         |                9 |             32 |         3.56 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[3]_0[0]                                                                                                      |                                                                                                                                                         |               11 |             32 |         2.91 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]_0[0]                                                                                                      |                                                                                                                                                         |                9 |             32 |         3.56 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[6]_0[0]                                                                                                      |                                                                                                                                                         |               12 |             32 |         2.67 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             32 |         3.56 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_0                                                                  |                                                                                                                                                         |                8 |             32 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             45 |         5.62 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               10 |             45 |         4.50 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/E[0]                                                                                              |                                                                                                                                                         |               10 |             47 |         4.70 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/ap_CS_fsm_state10                                                                                                                  |                                                                                                                                                         |               30 |             94 |         3.13 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/ap_CS_fsm_state13                                                                                                                  |                                                                                                                                                         |               24 |             95 |         3.96 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 | MLZedboard_i/inference_0/inst/ap_CS_fsm_state12                                                                                                                  |                                                                                                                                                         |               24 |             96 |         4.00 |
|  MLZedboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |             2377 |           9283 |         3.91 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


