INFO: [VRFC 10-163] Analyzing VHDL file "/home/giuseppericcio/Documenti/ASD/Progetti tesina/Mic-1/Mic-1.srcs/sources_1/imports/vhdl/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/giuseppericcio/Documenti/ASD/Progetti tesina/Mic-1/Mic-1.srcs/sources_1/imports/vhdl/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/giuseppericcio/Documenti/ASD/Progetti tesina/Mic-1/Mic-1.srcs/sources_1/imports/vhdl/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/giuseppericcio/Documenti/ASD/Progetti tesina/Mic-1/Mic-1.srcs/sim_1/imports/vhdl/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
