0.7
2020.2
Nov  8 2024
22:36:55
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-4/Experiment-4.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-4/Experiment-4.srcs/sim_1/new/testbench.v,1741146098,verilog,,,,testbench_part4,,,,,,,,
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-4/Experiment-4.srcs/sources_1/new/binary_adder.v,1741146241,verilog,,/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-4/Experiment-4.srcs/sim_1/new/testbench.v,,full_adder;half_adder;thirtytwo_bit_multi_adder,,,,,,,,
