logical_tile_io_mode_io__0,logical_tile_io_mode_io__0,gfpga_pad_GPIO_PAD[0],left_width_0_height_0_subtile_0__pin_outpad_0_,left_width_0_height_0_subtile_0__pin_inpad_0_
logical_tile_io_mode_io__1,logical_tile_io_mode_io__1,gfpga_pad_GPIO_PAD[1],left_width_0_height_0_subtile_1__pin_outpad_0_,left_width_0_height_0_subtile_1__pin_inpad_0_
logical_tile_io_mode_io__2,logical_tile_io_mode_io__2,gfpga_pad_GPIO_PAD[2],left_width_0_height_0_subtile_2__pin_outpad_0_,left_width_0_height_0_subtile_2__pin_inpad_0_
logical_tile_io_mode_io__3,logical_tile_io_mode_io__3,gfpga_pad_GPIO_PAD[3],left_width_0_height_0_subtile_3__pin_outpad_0_,left_width_0_height_0_subtile_3__pin_inpad_0_
logical_tile_io_mode_io__4,logical_tile_io_mode_io__4,gfpga_pad_GPIO_PAD[4],left_width_0_height_0_subtile_4__pin_outpad_0_,left_width_0_height_0_subtile_4__pin_inpad_0_
logical_tile_io_mode_io__5,logical_tile_io_mode_io__5,gfpga_pad_GPIO_PAD[5],left_width_0_height_0_subtile_5__pin_outpad_0_,left_width_0_height_0_subtile_5__pin_inpad_0_
logical_tile_io_mode_io__6,logical_tile_io_mode_io__6,gfpga_pad_GPIO_PAD[6],left_width_0_height_0_subtile_6__pin_outpad_0_,left_width_0_height_0_subtile_6__pin_inpad_0_
logical_tile_io_mode_io__7,logical_tile_io_mode_io__7,gfpga_pad_GPIO_PAD[7],left_width_0_height_0_subtile_7__pin_outpad_0_,left_width_0_height_0_subtile_7__pin_inpad_0_
