<div id="pf17b" class="pf w0 h0" data-page-no="17b"><div class="pc pc17b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg17b.png"/><div class="t m0 x146 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MCG_S field descriptions (continued)</div><div class="t m0 x12c h10 y1fd1 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 y21b7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>PLL has not lost lock since LOLS 0 was last cleared.</div><div class="t m0 x83 h7 y21b8 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>PLL has lost lock since LOLS 0 was last cleared.</div><div class="t m0 x97 h7 y1ff9 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x117 h7 y1176 ff2 fs4 fc0 sc0 ls0">LOCK0</div><div class="t m0 x83 h7 y1ff9 ff2 fs4 fc0 sc0 ls0 ws0">Lock Status</div><div class="t m0 x83 h7 y21b9 ff2 fs4 fc0 sc0 ls0 ws0">This bit indicates whether the PLL has acquired lock. Lock detection is only enabled when the PLL is</div><div class="t m0 x83 h7 y13db ff2 fs4 fc0 sc0 ls0 ws0">enabled (either through clock mode selection or PLLCLKEN0=1 setting). While the PLL clock is locking to</div><div class="t m0 x83 h7 y21ba ff2 fs4 fc0 sc0 ls0 ws0">the desired frequency, the MCG PLL clock (MCGPLLCLK) will be gated off until the LOCK bit gets</div><div class="t m0 x83 h7 y21bb ff2 fs4 fc0 sc0 ls0 ws0">asserted. If the lock status bit is set, changing the value of the PRDIV0 [4:0] bits in the C5 register or the</div><div class="t m0 x83 h7 y17fe ff2 fs4 fc0 sc0 ls0 ws0">VDIV0[4:0] bits in the C6 register causes the lock status bit to clear and stay cleared until the PLL has</div><div class="t m0 x83 h7 y21bc ff2 fs4 fc0 sc0 ls0 ws0">reacquired lock. Loss of PLL reference clock will also cause the LOCK0 bit to clear until the PLL has</div><div class="t m0 x83 h7 y21bd ff2 fs4 fc0 sc0 ls0 ws0">reacquired lock. Entry into LLS, VLPS, or regular Stop with PLLSTEN=0 also causes the lock status bit to</div><div class="t m0 x83 h7 y21be ff2 fs4 fc0 sc0 ls0 ws0">clear and stay cleared until the Stop mode is exited and the PLL has reacquired lock. Any time the PLL is</div><div class="t m0 x83 h7 y13bc ff2 fs4 fc0 sc0 ls0 ws0">enabled and the LOCK0 bit is cleared, the MCGPLLCLK will be gated off until the LOCK0 bit is asserted</div><div class="t m0 x83 h7 y12b8 ff2 fs4 fc0 sc0 ls0">again.</div><div class="t m0 x83 h7 y21bf ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>PLL is currently unlocked.</div><div class="t m0 x83 h7 y21c0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>PLL is currently locked.</div><div class="t m0 x97 h7 y1148 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x34 h7 y1181 ff2 fs4 fc0 sc0 ls0">PLLST</div><div class="t m0 x83 h7 y1148 ff2 fs4 fc0 sc0 ls0 ws0">PLL Select Status</div><div class="t m0 x83 h7 y1149 ff2 fs4 fc0 sc0 ls0 ws0">This bit indicates the clock source selected by PLLS . The PLLST bit does not update immediately after a</div><div class="t m0 x83 h7 y1c63 ff2 fs4 fc0 sc0 ls0 ws0">write to the PLLS bit due to internal synchronization between clock domains.</div><div class="t m0 x83 h7 y21c1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Source of PLLS clock is FLL clock.</div><div class="t m0 x83 h7 y21c2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Source of PLLS clock is PLL output clock.</div><div class="t m0 x97 h7 y21c3 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x4f h7 y21c4 ff2 fs4 fc0 sc0 ls0">IREFST</div><div class="t m0 x83 h7 y21c3 ff2 fs4 fc0 sc0 ls0 ws0">Internal Reference Status</div><div class="t m0 x83 h7 y21c5 ff2 fs4 fc0 sc0 ls0 ws0">This bit indicates the current source for the FLL reference clock. The IREFST bit does not update</div><div class="t m0 x83 h7 y21c6 ff2 fs4 fc0 sc0 ls0 ws0">immediately after a write to the IREFS bit due to internal synchronization between clock domains.</div><div class="t m0 x83 h7 y21c7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Source of FLL reference clock is the external reference clock.</div><div class="t m0 x83 h7 y21c8 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Source of FLL reference clock is the internal reference clock.</div><div class="t m0 x1 h7 y21c9 ff2 fs4 fc0 sc0 ls0">3–2</div><div class="t m0 x117 h7 y21ca ff2 fs4 fc0 sc0 ls0">CLKST</div><div class="t m0 x83 h7 y21c9 ff2 fs4 fc0 sc0 ls0 ws0">Clock Mode Status</div><div class="t m0 x83 h7 y21cb ff2 fs4 fc0 sc0 ls0 ws0">These bits indicate the current clock mode. The CLKST bits do not update immediately after a write to the</div><div class="t m0 x83 h7 y21cc ff2 fs4 fc0 sc0 ls0 ws0">CLKS bits due to internal synchronization between clock domains.</div><div class="t m0 x83 h7 y21cd ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Encoding 0 — Output of the FLL is selected (reset default).</div><div class="t m0 x83 h7 y21ce ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Encoding 1 — Internal reference clock is selected.</div><div class="t m0 x83 h7 y21cf ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Encoding 2 — External reference clock is selected.</div><div class="t m0 x83 h7 y21d0 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Encoding 3 — Output of the PLL is selected.</div><div class="t m0 x97 h7 y21d1 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 xb9 h7 y21d2 ff2 fs4 fc0 sc0 ls0">OSCINIT0</div><div class="t m0 x83 h7 y21d1 ff2 fs4 fc0 sc0 ls0 ws0">OSC Initialization</div><div class="t m0 x83 h7 y121f ff2 fs4 fc0 sc0 ls0 ws0">This bit, which resets to 0, is set to 1 after the initialization cycles of the crystal oscillator clock have</div><div class="t m0 x83 h7 y1220 ff2 fs4 fc0 sc0 ls0 ws0">completed. After being set, the bit is cleared to 0 if the OSC is subsequently disabled. See the OSC</div><div class="t m0 x83 h7 y1fa2 ff2 fs4 fc0 sc0 ls0 ws0">module&apos;s detailed description for more information.</div><div class="t m0 x97 h7 y1fa3 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x34 h7 y1fa4 ff2 fs4 fc0 sc0 ls0">IRCST</div><div class="t m0 x83 h7 y1fa3 ff2 fs4 fc0 sc0 ls0 ws0">Internal Reference Clock Status</div><div class="t m0 x83 h7 y21d3 ff2 fs4 fc0 sc0 ls0 ws0">The IRCST bit indicates the current source for the internal reference clock select clock (IRCSCLK). The</div><div class="t m0 x83 h7 y1fa5 ff2 fs4 fc0 sc0 ls0 ws0">IRCST bit does not update immediately after a write to the IRCS bit due to internal synchronization</div><div class="t m0 x83 h7 y21d4 ff2 fs4 fc0 sc0 ls0 ws0">between clock domains. The IRCST bit will only be updated if the internal reference clock is enabled,</div><div class="t m0 x83 h7 y21d5 ff2 fs4 fc0 sc0 ls0 ws0">either by the MCG being in a mode that uses the IRC or by setting the C1[IRCLKEN] bit .</div><div class="t m0 x1b h7 y21d6 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>379</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
