Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Dec 29 23:15:56 2016
| Host         : DESKTOP-9SR4PEB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Tetris_timing_summary_routed.rpt -rpx Tetris_timing_summary_routed.rpx
| Design       : Tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: a_reg[9]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[0]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[10]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[11]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[12]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[13]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[14]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[15]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[17]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[18]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[19]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[1]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[2]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[3]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[4]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[5]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[6]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[7]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[8]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counterDebounce_reg[9]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: dForTempCathodes_reg[0]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: dForTempCathodes_reg[1]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: dForTempCathodes_reg[2]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: dForTempCathodes_reg[3]/C (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: dForTempCathodes_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: jA_reg[0]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[10]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[11]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[12]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[13]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[14]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[16]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[17]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[18]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: jA_reg[1]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[20]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[21]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[22]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[23]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[24]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[25]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[26]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[27]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[28]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: jA_reg[2]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[30]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[31]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[3]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[4]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[5]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[6]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[7]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[8]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: jA_reg[9]/C (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: nolabel_line56/counter_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 671 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.695        0.000                      0                   47        0.177        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.695        0.000                      0                   47        0.177        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 nolabel_line56/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.766ns (32.957%)  route 1.558ns (67.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  nolabel_line56/counter_reg[3]/Q
                         net (fo=4, routed)           0.738     6.341    nolabel_line56/counter_reg_n_0_[3]
    SLICE_X30Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.465 r  nolabel_line56/counter[8]_i_2/O
                         net (fo=3, routed)           0.820     7.286    nolabel_line56/counter[8]_i_2_n_0
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.410 r  nolabel_line56/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.410    nolabel_line56/p_0_in__0[7]
    SLICE_X30Y40         FDRE                                         r  nolabel_line56/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    nolabel_line56/CLK
    SLICE_X30Y40         FDRE                                         r  nolabel_line56/counter_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.081    15.105    nolabel_line56/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 nolabel_line56/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.794ns (33.755%)  route 1.558ns (66.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  nolabel_line56/counter_reg[3]/Q
                         net (fo=4, routed)           0.738     6.341    nolabel_line56/counter_reg_n_0_[3]
    SLICE_X30Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.465 r  nolabel_line56/counter[8]_i_2/O
                         net (fo=3, routed)           0.820     7.286    nolabel_line56/counter[8]_i_2_n_0
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.152     7.438 r  nolabel_line56/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.438    nolabel_line56/p_0_in__0[8]
    SLICE_X30Y40         FDRE                                         r  nolabel_line56/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    nolabel_line56/CLK
    SLICE_X30Y40         FDRE                                         r  nolabel_line56/counter_reg[8]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.118    15.142    nolabel_line56/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 counterDebounce_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterDebounce_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.806ns (78.644%)  route 0.490ns (21.356%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  counterDebounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  counterDebounce_reg[1]/Q
                         net (fo=2, routed)           0.490     6.032    counterDebounce_reg[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  counterDebounce_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    counterDebounce_reg[0]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  counterDebounce_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    counterDebounce_reg[4]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  counterDebounce_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    counterDebounce_reg[8]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  counterDebounce_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    counterDebounce_reg[12]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.382 r  counterDebounce_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.382    counterDebounce_reg[16]_i_1_n_6
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clock_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    counterDebounce_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 nolabel_line220/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.618     5.139    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line220/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    nolabel_line220/count_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  nolabel_line220/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    nolabel_line220/count_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  nolabel_line220/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    nolabel_line220/count_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  nolabel_line220/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    nolabel_line220/count_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  nolabel_line220/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    nolabel_line220/count_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  nolabel_line220/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.426    nolabel_line220/count_reg[16]_i_1_n_6
    SLICE_X65Y29         FDRE                                         r  nolabel_line220/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  nolabel_line220/count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line220/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 counterDebounce_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterDebounce_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.785ns (78.447%)  route 0.490ns (21.553%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  counterDebounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  counterDebounce_reg[1]/Q
                         net (fo=2, routed)           0.490     6.032    counterDebounce_reg[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  counterDebounce_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    counterDebounce_reg[0]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  counterDebounce_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    counterDebounce_reg[4]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  counterDebounce_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    counterDebounce_reg[8]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  counterDebounce_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    counterDebounce_reg[12]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.361 r  counterDebounce_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.361    counterDebounce_reg[16]_i_1_n_4
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clock_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    counterDebounce_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 counterDebounce_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterDebounce_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.711ns (77.723%)  route 0.490ns (22.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  counterDebounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  counterDebounce_reg[1]/Q
                         net (fo=2, routed)           0.490     6.032    counterDebounce_reg[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  counterDebounce_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    counterDebounce_reg[0]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  counterDebounce_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    counterDebounce_reg[4]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  counterDebounce_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    counterDebounce_reg[8]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  counterDebounce_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    counterDebounce_reg[12]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.287 r  counterDebounce_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.287    counterDebounce_reg[16]_i_1_n_5
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clock_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    counterDebounce_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 counterDebounce_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterDebounce_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.695ns (77.560%)  route 0.490ns (22.440%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  counterDebounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  counterDebounce_reg[1]/Q
                         net (fo=2, routed)           0.490     6.032    counterDebounce_reg[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  counterDebounce_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    counterDebounce_reg[0]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  counterDebounce_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    counterDebounce_reg[4]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  counterDebounce_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    counterDebounce_reg[8]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  counterDebounce_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    counterDebounce_reg[12]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.271 r  counterDebounce_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.271    counterDebounce_reg[16]_i_1_n_7
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clock_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  counterDebounce_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    counterDebounce_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 counterDebounce_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterDebounce_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.692ns (77.529%)  route 0.490ns (22.471%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  counterDebounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  counterDebounce_reg[1]/Q
                         net (fo=2, routed)           0.490     6.032    counterDebounce_reg[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  counterDebounce_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    counterDebounce_reg[0]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  counterDebounce_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    counterDebounce_reg[4]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  counterDebounce_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    counterDebounce_reg[8]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.268 r  counterDebounce_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.268    counterDebounce_reg[12]_i_1_n_6
    SLICE_X39Y44         FDCE                                         r  counterDebounce_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clock_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  counterDebounce_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    counterDebounce_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 nolabel_line220/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.618     5.139    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line220/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    nolabel_line220/count_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  nolabel_line220/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    nolabel_line220/count_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  nolabel_line220/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    nolabel_line220/count_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  nolabel_line220/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    nolabel_line220/count_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  nolabel_line220/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    nolabel_line220/count_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.315 r  nolabel_line220/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.315    nolabel_line220/count_reg[16]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  nolabel_line220/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  nolabel_line220/count_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    nolabel_line220/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 nolabel_line220/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.618     5.139    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line220/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    nolabel_line220/count_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  nolabel_line220/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    nolabel_line220/count_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  nolabel_line220/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    nolabel_line220/count_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  nolabel_line220/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    nolabel_line220/count_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.312 r  nolabel_line220/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.312    nolabel_line220/count_reg[12]_i_1_n_6
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.848    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    15.149    nolabel_line220/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  7.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line56/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    nolabel_line56/CLK
    SLICE_X31Y41         FDRE                                         r  nolabel_line56/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line56/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.718    nolabel_line56/counter_reg_n_0_[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.048     1.766 r  nolabel_line56/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    nolabel_line56/p_0_in__0[2]
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131     1.589    nolabel_line56/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line56/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    nolabel_line56/CLK
    SLICE_X31Y41         FDRE                                         r  nolabel_line56/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line56/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.722    nolabel_line56/counter_reg_n_0_[0]
    SLICE_X30Y41         LUT5 (Prop_lut5_I3_O)        0.048     1.770 r  nolabel_line56/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    nolabel_line56/p_0_in__0[4]
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131     1.589    nolabel_line56/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line56/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    nolabel_line56/CLK
    SLICE_X31Y41         FDRE                                         r  nolabel_line56/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line56/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.718    nolabel_line56/counter_reg_n_0_[0]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  nolabel_line56/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    nolabel_line56/p_0_in__0[1]
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.120     1.578    nolabel_line56/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line56/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    nolabel_line56/CLK
    SLICE_X31Y41         FDRE                                         r  nolabel_line56/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line56/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.722    nolabel_line56/counter_reg_n_0_[0]
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  nolabel_line56/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    nolabel_line56/p_0_in__0[3]
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     1.579    nolabel_line56/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line56/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line56/counter_reg[1]/Q
                         net (fo=6, routed)           0.148     1.758    nolabel_line56/counter_reg_n_0_[1]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  nolabel_line56/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    nolabel_line56/p_0_in__0[5]
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    nolabel_line56/CLK
    SLICE_X30Y41         FDRE                                         r  nolabel_line56/counter_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     1.566    nolabel_line56/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line220/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  nolabel_line220/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line220/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    nolabel_line220/count_reg_n_0_[11]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  nolabel_line220/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    nolabel_line220/count_reg[8]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  nolabel_line220/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  nolabel_line220/count_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line220/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line220/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line220/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    nolabel_line220/count_reg_n_0_[15]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  nolabel_line220/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    nolabel_line220/count_reg[12]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line220/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line220/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line220/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    nolabel_line220/count_reg_n_0_[3]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  nolabel_line220/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    nolabel_line220/count_reg[0]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  nolabel_line220/count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line220/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line220/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line220/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line220/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    nolabel_line220/count_reg_n_0_[7]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  nolabel_line220/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    nolabel_line220/count_reg[4]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  nolabel_line220/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  nolabel_line220/count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line220/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line220/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line220/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line220/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    nolabel_line220/count_reg_n_0_[12]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  nolabel_line220/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    nolabel_line220/count_reg[12]_i_1_n_7
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    nolabel_line220/clock_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  nolabel_line220/count_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line220/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   counterDebounce_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   counterDebounce_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   counterDebounce_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counterDebounce_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counterDebounce_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   nolabel_line220/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line220/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   nolabel_line220/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   nolabel_line220/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counterDebounce_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counterDebounce_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counterDebounce_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counterDebounce_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   counterDebounce_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   counterDebounce_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   counterDebounce_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   counterDebounce_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   counterDebounce_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   counterDebounce_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   nolabel_line220/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line220/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   nolabel_line220/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   nolabel_line220/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   nolabel_line220/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   nolabel_line220/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   nolabel_line220/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   nolabel_line220/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   nolabel_line220/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   nolabel_line220/count_reg[7]/C



