# VHDL Assignemnts

## All VHDL Assignments of SPPU Second Year IT Syllabus

## Table of Contents for Assignments

| Program Name                     | Problem Statement                    |
| :-----------------------------:  | :--------------------------------    |
|[4to1mux_dataflow.vhd](4to1mux_dataflow.vhd)|4:1 Multiplexer using dataflow modelling.|
|[4to1mux_stru.vhd](4to1mux_stru.vhd)|4:1 Multiplexer using structural modelling.|
|[BiShift.vhd](BiShift.vhd)|Simulation and implementation 4 bit bidirectional shift register.|
|[fullad_beh.vhd](fullad_beh.vhd)|Full adder using behavioral modelling.|
|[fulladusingha_stru.vhd](fulladusingha_stru.vhd)|Full adder using structural modelling.|
|[modesyncounter.vhd](modesyncounter.vhd)|Simulation and implementation of 3 bit controlled up / down syncronous counter with preset and clear.|
