
****** PlanAhead v13.2 (64-bit)
  **** Build 131561 by hdbuild on Thu Jun 16 16:53:07 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -343 day(s)
INFO: [ArchReader-0] Loading parts and site information from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source /home/jenn/git/quad_fpga/pa.fromNetlist.tcl
# create_project -name quad_fpga -dir "/home/jenn/git/quad_fpga/planAhead_run_3" -part xc6slx25ftg256-3
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/jenn/git/quad_fpga/toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/jenn/git/quad_fpga} {ipcore_dir} }
# add_files "ipcore_dir/fifo.ncf" -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "toplevel.ucf"
# add_files "toplevel.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc6slx25ftg256-3
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus mem/sclk_count<9 : 0> on block toplevel
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 72132 kilobytes

Parsing EDIF File [./.Xil-PlanAhead-17668-jenn-laptop/ngc2edif/toplevel.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-17668-jenn-laptop/ngc2edif/toplevel.edif]
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 70992 kilobytes

Reading core file '/home/jenn/git/quad_fpga/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./.Xil-PlanAhead-17668-jenn-laptop/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-17668-jenn-laptop/ngc2edif/fifo.edif]
WARNING: [Netlist-3] Netlist 'toplevel' is not ideal for floorplanning, since the cellview 'toplevel' defined in file 'toplevel.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [ArchReader-7] Loading clock regions from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
INFO: [ArchReader-13] Loading package pin functions from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [ArchReader-3] Loading package from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
INFO: [ArchReader-4] Loading io standards from /opt/Xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [ArchReader-12] Loading device configuration modes from 
INFO: [GDRC-0] Loading list of drcs for the architecture : /opt/Xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/jenn/git/quad_fpga/ipcore_dir/fifo.ncf]
Finished Parsing UCF File [/home/jenn/git/quad_fpga/ipcore_dir/fifo.ncf]
Parsing UCF File [/home/jenn/git/quad_fpga/toplevel.ucf]
Finished Parsing UCF File [/home/jenn/git/quad_fpga/toplevel.ucf]
INFO: [Project-5] Unisim Transformation Summary:
No Unisim elements were transformed.
open_netlist_design: Time (s): 15.780u 0.400s 9.990w. Memory (MB): 4539.801p 153.375g
startgroup
startgroup
set_property loc PAD233 [get_ports sclk]
set_property loc PAD233 [get_ports sclk]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD234 [get_ports miso]
set_property loc PAD234 [get_ports miso]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD228 [get_ports mosi]
set_property loc PAD228 [get_ports mosi]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD227 [get_ports ssel]
set_property loc PAD227 [get_ports ssel]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
