#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/complex_switch

# Path to directory of SDC files to use
sdc_dir=sdc

# Add circuits to list to sweep
circuit_list_add=bgm.v
circuit_list_add=blob_merge.v
circuit_list_add=boundtop.v
circuit_list_add=LU8PEEng.v
circuit_list_add=LU32PEEng.v
circuit_list_add=mcml.v
circuit_list_add=mkDelayWorker32B.v
circuit_list_add=mkSMAdapter4B.v
circuit_list_add=or1200.v
circuit_list_add=raygentop.v
circuit_list_add=sha.v
circuit_list_add=stereovision0.v
circuit_list_add=stereovision1.v
circuit_list_add=stereovision2.v


# Add architectures to list to sweep
arch_list_add=k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

script_params=-track_memory_usage -vpr_route_chan_width 200

