# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DDS_COM_PG.ip_user_files/bd/DDS_COM/ip/DDS_COM_xlconcat_0_0/sim/DDS_COM_xlconcat_0_0.v" \
"../../../../DDS_COM_PG.ip_user_files/bd/DDS_COM/ip/DDS_COM_xlconcat_0_1/sim/DDS_COM_xlconcat_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
