# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.1 linux_x86_64 Apr 19 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -debugDB -voptargs="+acc=rtl" -work work fpu_tb 
# Start time: 21:25:49 on Mar 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 5 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.fpu(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -position insertpoint  \
sim:/fpu_tb/arst \
sim:/fpu_tb/clk \
sim:/fpu_tb/databus_in \
sim:/fpu_tb/databus_out \
sim:/fpu_tb/addr \
sim:/fpu_tb/cs \
sim:/fpu_tb/rd \
sim:/fpu_tb/wr \
sim:/fpu_tb/end_ack \
sim:/fpu_tb/cmd_end \
sim:/fpu_tb/busy \
sim:/fpu_tb/result \
sim:/fpu_tb/computation_list
# (vsim-4027) Logging is not supported for Dynamic Array item: /fpu_tb/computation_list
run -all
# Result: 0x4070e560, 3.764000
# ** Note: $stop    : fpu_tb.sv(62)
#    Time: 55500 ns  Iteration: 1  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 62
# Break key hit
