#ifndef REG_BASE_ADDR_H_
#define REG_BASE_ADDR_H_

#ifdef __cplusplus
extern "C" {
#endif

#define SPI2_BASE_ADDR (0x40087400)
#define SPI3_BASE_ADDR (0x40087800)

#define I2C1_BASE_ADDR (0x40083000)
#define I2C2_BASE_ADDR (0x40083400)
#define I2C3_BASE_ADDR (0x40083800)

#define UART1_BASE_ADDR (0x40085000)
#define UART2_BASE_ADDR (0x40085400)
#define UART3_BASE_ADDR (0x40085800)
#define UART4_BASE_ADDR (0x40085C00)
#define UART5_BASE_ADDR (0x40086000)

#define BSTIM_BASE_ADDR (0x40080000)
#define GPTIMA_BASE_ADDR (0x40080400)
#define GPTIMB_BASE_ADDR (0x40080800)
#define GPTIMC_BASE_ADDR (0x40080C00)
#define ADTIM1_BASE_ADDR (0x40081000)
#define ADTIM2_BASE_ADDR (0x40081400)

#define DMAC1_BASE_ADDR (0x40002000)

#define ADC1_BASE_ADDR (0x40089000)

#define ADC2_BASE_ADDR (0x40089400)

#define CACHE_BASE_ADDR (0x4000A000)

#define CALC_BASE_ADDR (0x40009000)

#define QSPIV2_BASE_ADDR (0x40000000)

#define QSPI_MEM_MAP_BASE_ADDR (0x00800000)

#define FLASH_BASE_ADDR (QSPI_MEM_MAP_BASE_ADDR)

#define PDM_BASE_ADDR (0x4008A000)

#define IWDG_BASE_ADDR (0x4000F120)

#define RTC_BASE_ADDR (0x4000F140)

#define SSI_BASE_ADDR (0x40087000)

#define TRNG_BASE_ADDR (0x4008CC00)

#define PIS_BASE_ADDR (0x4008C400)

#define CRYPT_BASE_ADDR (0x40008000)

#define SHA_BASE_ADDR (0x4000E400)

#define SM4_BASE_ADDR (0x4000EC00)

#define CRC_BASE_ADDR (0x4000B000)

#define USB_BASE_ADDR (0x40001000)

#define SYSC_CPU_BASE_ADDR (0x4000C000)

#define SYSC_AWO_BASE_ADDR (0x4000D000)

#define BXCAN_BASE_ADDR (0x4000E000)

#define ECC_BASE_ADDR (0x4000E800)

#define APBIF_V33_BASE_ADDR (0x4000F000)

#define EXT_INTR_BASE_ADDR (0x4008B000)

#define WWDT_BASE_ADDR (0x4008C000)

#define TOUCHKEY_BASE_ADDR (0x4008C800)

#define SYSC_PER_BASE_ADDR (0x4008D000)

#define DAC_BASE_ADDR (0x4008D400)

#ifdef __cplusplus
}
#endif

#endif