// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/06/2022 21:01:40"

// 
// Device: Altera EP4CE55F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module llrf_afe (
	\int_dds[0].slp ,
	\int_dds[0].rst ,
	\int_dds[0].data_1 ,
	\int_dds[0].data_0 ,
	\int_dds[1].slp ,
	\int_dds[1].rst ,
	\int_dds[1].data_1 ,
	\int_dds[1].data_0 ,
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	\dds_sync(n) ,
	\int_dds_clk_in(n) ,
	\spi_mosi[0](n) ,
	\spi_mosi[1](n) ,
	\spi_mosi[2](n) ,
	\spi_mosi[3](n) ,
	\spi_miso[0](n) ,
	\spi_miso[1](n) ,
	\spi_miso[2](n) ,
	\spi_miso[3](n) ,
	\spi_sclk(n) ,
	\spi_cs(n) ,
	\out_clk_100MHz(n) ,
	\in_clk_100MHz(n) ,
	\reserve_lvds[0](n) ,
	\reserve_lvds[1](n) ,
	\reserve_lvds[2](n) ,
	\reserve_lvds[3](n) ,
	int_dds_fb,
	dds_sync,
	int_dds_clk_in,
	int_rio_out,
	int_rio_in,
	int_dds_pll_ref_sel,
	int_dds_pll_sclk,
	int_dds_pll_sdi,
	int_dds_pll_cs,
	int_dds_pll_reset,
	int_dds_pll_sdo,
	int_status_0,
	int_status_1,
	int_mfm_b_ref,
	int_mfm_b_p,
	int_mfm_b_m,
	int_mfm_a0,
	int_mfm_a1,
	int_mfm_sdo,
	int_mfm_sck,
	int_mfm_busy,
	int_mfm_cnv,
	ext_rio_in,
	ext_rio_out,
	i2c_sda,
	i2c_scl,
	i2c_alert,
	fpga_rx,
	fpga_tx,
	spi_mosi,
	spi_miso,
	spi_sclk,
	spi_cs,
	out_clk_100MHz,
	sys_clk,
	in_clk_100MHz,
	reserve_lvds,
	reserve_3v3,
	reserve_2v5,
	led);
output 	\int_dds[0].slp ;
output 	\int_dds[0].rst ;
output 	[13:0] \int_dds[0].data_1 ;
output 	[13:0] \int_dds[0].data_0 ;
output 	\int_dds[1].slp ;
output 	\int_dds[1].rst ;
output 	[13:0] \int_dds[1].data_1 ;
output 	[13:0] \int_dds[1].data_0 ;
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	\dds_sync(n) ;
input 	\int_dds_clk_in(n) ;
input 	\spi_mosi[0](n) ;
input 	\spi_mosi[1](n) ;
input 	\spi_mosi[2](n) ;
input 	\spi_mosi[3](n) ;
output 	\spi_miso[0](n) ;
output 	\spi_miso[1](n) ;
output 	\spi_miso[2](n) ;
output 	\spi_miso[3](n) ;
input 	\spi_sclk(n) ;
input 	\spi_cs(n) ;
output 	\out_clk_100MHz(n) ;
input 	\in_clk_100MHz(n) ;
input 	\reserve_lvds[0](n) ;
input 	\reserve_lvds[1](n) ;
input 	\reserve_lvds[2](n) ;
input 	\reserve_lvds[3](n) ;
input 	logic [3:0] int_dds_fb ;
input 	logic dds_sync ;
input 	logic int_dds_clk_in ;
output 	logic [7:0] int_rio_out ;
input 	logic [7:0] int_rio_in ;
output 	logic int_dds_pll_ref_sel ;
output 	logic int_dds_pll_sclk ;
output 	logic int_dds_pll_sdi ;
output 	logic int_dds_pll_cs ;
output 	logic int_dds_pll_reset ;
input 	logic int_dds_pll_sdo ;
input 	logic int_status_0 ;
input 	logic int_status_1 ;
output 	logic int_mfm_b_ref ;
output 	logic int_mfm_b_p ;
output 	logic int_mfm_b_m ;
output 	logic int_mfm_a0 ;
output 	logic int_mfm_a1 ;
output 	logic int_mfm_sdo ;
output 	logic int_mfm_sck ;
output 	logic int_mfm_busy ;
output 	logic int_mfm_cnv ;
output 	logic [7:0] ext_rio_in ;
input 	logic [7:0] ext_rio_out ;
input 	logic i2c_sda ;
input 	logic i2c_scl ;
input 	logic i2c_alert ;
input 	logic fpga_rx ;
output 	logic fpga_tx ;
input 	logic [3:0] spi_mosi ;
output 	logic [3:0] spi_miso ;
input 	logic spi_sclk ;
input 	logic spi_cs ;
output 	logic out_clk_100MHz ;
input 	logic sys_clk ;
input 	logic in_clk_100MHz ;
input 	logic [3:0] reserve_lvds ;
output 	logic [7:0] reserve_3v3 ;
input 	logic [7:0] reserve_2v5 ;
output 	logic [3:0] led ;

// Design Ports Information
// int_dds[0].slp	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].rst	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[1]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[2]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[3]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[4]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[5]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[6]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[7]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[8]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[9]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[10]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[11]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[12]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[13]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[1]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[2]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[5]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[6]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[7]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[8]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[10]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[11]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[12]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[13]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].slp	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].rst	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[3]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[5]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[9]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[12]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[13]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[1]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[5]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[7]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[8]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[9]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[10]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[11]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[12]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[13]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_fb[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[1]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync	=>  Location: PIN_K18,	 I/O Standard: LVDS,	 Current Strength: Default
// int_dds_clk_in	=>  Location: PIN_B11,	 I/O Standard: LVDS,	 Current Strength: Default
// int_rio_out[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[1]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[4]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[6]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_in[0]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[2]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[5]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[6]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[7]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_pll_ref_sel	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sclk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sdi	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_cs	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_reset	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_status_0	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_status_1	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_mfm_b_ref	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_p	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_m	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a0	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a1	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sdo	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sck	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_busy	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_cnv	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ext_rio_in[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[7]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_alert	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_rx	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_tx	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi_mosi[0]	=>  Location: PIN_E21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1]	=>  Location: PIN_D21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2]	=>  Location: PIN_C21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3]	=>  Location: PIN_B21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0]	=>  Location: PIN_H19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1]	=>  Location: PIN_H17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2]	=>  Location: PIN_F19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3]	=>  Location: PIN_G17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk	=>  Location: PIN_G21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs	=>  Location: PIN_F21,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz	=>  Location: PIN_E5,	 I/O Standard: mini-LVDS_E_3R,	 Current Strength: Maximum Current
// in_clk_100MHz	=>  Location: PIN_B12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0]	=>  Location: PIN_U21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1]	=>  Location: PIN_V21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2]	=>  Location: PIN_W21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3]	=>  Location: PIN_Y21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_3v3[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[2]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[4]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[5]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_3v3[7]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reserve_2v5[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// int_dds_pll_sdo	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sys_clk	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync(n)	=>  Location: PIN_K17,	 I/O Standard: LVDS,	 Current Strength: Default
// int_dds_clk_in(n)	=>  Location: PIN_A11,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[0](n)	=>  Location: PIN_E22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1](n)	=>  Location: PIN_D22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2](n)	=>  Location: PIN_C22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3](n)	=>  Location: PIN_B22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0](n)	=>  Location: PIN_H20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1](n)	=>  Location: PIN_G18,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2](n)	=>  Location: PIN_F20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3](n)	=>  Location: PIN_F17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk(n)	=>  Location: PIN_G22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs(n)	=>  Location: PIN_F22,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz(n)	=>  Location: PIN_E6,	 I/O Standard: mini-LVDS_E_3R,	 Current Strength: Maximum Current
// in_clk_100MHz(n)	=>  Location: PIN_A12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0](n)	=>  Location: PIN_U22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1](n)	=>  Location: PIN_V22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2](n)	=>  Location: PIN_W22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3](n)	=>  Location: PIN_Y22,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \int_dds_fb[0]~input_o ;
wire \int_dds_fb[1]~input_o ;
wire \int_dds_fb[2]~input_o ;
wire \int_dds_fb[3]~input_o ;
wire \dds_sync~input_o ;
wire \int_dds_clk_in~input_o ;
wire \int_rio_in[0]~input_o ;
wire \int_rio_in[1]~input_o ;
wire \int_rio_in[2]~input_o ;
wire \int_rio_in[3]~input_o ;
wire \int_rio_in[4]~input_o ;
wire \int_rio_in[5]~input_o ;
wire \int_rio_in[6]~input_o ;
wire \int_rio_in[7]~input_o ;
wire \int_status_0~input_o ;
wire \int_status_1~input_o ;
wire \ext_rio_out[0]~input_o ;
wire \ext_rio_out[1]~input_o ;
wire \ext_rio_out[2]~input_o ;
wire \ext_rio_out[3]~input_o ;
wire \ext_rio_out[4]~input_o ;
wire \ext_rio_out[5]~input_o ;
wire \ext_rio_out[6]~input_o ;
wire \ext_rio_out[7]~input_o ;
wire \i2c_sda~input_o ;
wire \i2c_scl~input_o ;
wire \i2c_alert~input_o ;
wire \fpga_rx~input_o ;
wire \spi_mosi[0]~input_o ;
wire \spi_mosi[1]~input_o ;
wire \spi_mosi[2]~input_o ;
wire \spi_mosi[3]~input_o ;
wire \spi_sclk~input_o ;
wire \spi_cs~input_o ;
wire \in_clk_100MHz~input_o ;
wire \reserve_lvds[0]~input_o ;
wire \reserve_lvds[1]~input_o ;
wire \reserve_lvds[2]~input_o ;
wire \reserve_lvds[3]~input_o ;
wire \reserve_2v5[0]~input_o ;
wire \reserve_2v5[1]~input_o ;
wire \reserve_2v5[2]~input_o ;
wire \reserve_2v5[3]~input_o ;
wire \reserve_2v5[4]~input_o ;
wire \reserve_2v5[5]~input_o ;
wire \reserve_2v5[6]~input_o ;
wire \reserve_2v5[7]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ;
wire \~GND~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \dds_gen[1].dds_inst|freq_val[0]~feeder_combout ;
wire \startup_reset~feeder_combout ;
wire \startup_reset~q ;
wire \startup_reset~clkctrl_outclk ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[0]~32_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[1]~34_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[1]~35 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[2]~36_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[3]~38_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[3]~39 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[4]~40_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[5]~42_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[5]~43 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[6]~44_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[7]~46_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[7]~47 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[8]~48_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[9]~50_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[9]~51 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[10]~52_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[11]~54_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[11]~55 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[12]~56_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[13]~58_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[13]~59 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[14]~60_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[15]~62_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[15]~63 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[16]~64_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[17]~66_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[17]~67 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[18]~68_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[19]~70_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[19]~71 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[20]~72_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[21]~74_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[21]~75 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[22]~76_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[23]~78_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[23]~79 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[24]~80_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[25]~82_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[25]~83 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[26]~84_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[27]~86_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[27]~87 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[28]~88_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[29]~90_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[29]~91 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[30]~92_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder_combout ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[30]~93 ;
wire \dds_gen[1].dds_inst|dds_core|phase_accum[31]~94_combout ;
wire \dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder_combout ;
wire \int_dds[0].data_1[0]~0_combout ;
wire \int_dds[0].data_1[0]~reg0_q ;
wire \int_dds[0].data_1[1]~reg0feeder_combout ;
wire \int_dds[0].data_1[1]~reg0_q ;
wire \int_dds[0].data_1[2]~reg0feeder_combout ;
wire \int_dds[0].data_1[2]~reg0_q ;
wire \int_dds[0].data_1[3]~reg0feeder_combout ;
wire \int_dds[0].data_1[3]~reg0_q ;
wire \int_dds[0].data_1[4]~reg0feeder_combout ;
wire \int_dds[0].data_1[4]~reg0_q ;
wire \int_dds[0].data_1[5]~reg0feeder_combout ;
wire \int_dds[0].data_1[5]~reg0_q ;
wire \int_dds[0].data_1[6]~reg0feeder_combout ;
wire \int_dds[0].data_1[6]~reg0_q ;
wire \int_dds[0].data_1[7]~reg0feeder_combout ;
wire \int_dds[0].data_1[7]~reg0_q ;
wire \int_dds[0].data_1[8]~reg0feeder_combout ;
wire \int_dds[0].data_1[8]~reg0_q ;
wire \int_dds[0].data_1[9]~reg0feeder_combout ;
wire \int_dds[0].data_1[9]~reg0_q ;
wire \int_dds[0].data_1[10]~reg0feeder_combout ;
wire \int_dds[0].data_1[10]~reg0_q ;
wire \int_dds[0].data_1[11]~reg0feeder_combout ;
wire \int_dds[0].data_1[11]~reg0_q ;
wire \int_dds[0].data_1[12]~reg0feeder_combout ;
wire \int_dds[0].data_1[12]~reg0_q ;
wire \int_dds[0].data_1[13]~reg0feeder_combout ;
wire \int_dds[0].data_1[13]~reg0_q ;
wire \int_dds[0].data_0[0]~0_combout ;
wire \int_dds[0].data_0[0]~reg0_q ;
wire \int_dds[0].data_0[1]~reg0feeder_combout ;
wire \int_dds[0].data_0[1]~reg0_q ;
wire \int_dds[0].data_0[2]~reg0feeder_combout ;
wire \int_dds[0].data_0[2]~reg0_q ;
wire \int_dds[0].data_0[3]~reg0feeder_combout ;
wire \int_dds[0].data_0[3]~reg0_q ;
wire \int_dds[0].data_0[4]~reg0feeder_combout ;
wire \int_dds[0].data_0[4]~reg0_q ;
wire \int_dds[0].data_0[5]~reg0feeder_combout ;
wire \int_dds[0].data_0[5]~reg0_q ;
wire \int_dds[0].data_0[6]~reg0feeder_combout ;
wire \int_dds[0].data_0[6]~reg0_q ;
wire \int_dds[0].data_0[7]~reg0feeder_combout ;
wire \int_dds[0].data_0[7]~reg0_q ;
wire \int_dds[0].data_0[8]~reg0feeder_combout ;
wire \int_dds[0].data_0[8]~reg0_q ;
wire \int_dds[0].data_0[9]~reg0feeder_combout ;
wire \int_dds[0].data_0[9]~reg0_q ;
wire \int_dds[0].data_0[10]~reg0feeder_combout ;
wire \int_dds[0].data_0[10]~reg0_q ;
wire \int_dds[0].data_0[11]~reg0feeder_combout ;
wire \int_dds[0].data_0[11]~reg0_q ;
wire \int_dds[0].data_0[12]~reg0feeder_combout ;
wire \int_dds[0].data_0[12]~reg0_q ;
wire \int_dds[0].data_0[13]~reg0feeder_combout ;
wire \int_dds[0].data_0[13]~reg0_q ;
wire \int_dds[1].data_1[0]~0_combout ;
wire \int_dds[1].data_1[0]~reg0_q ;
wire \int_dds[1].data_1[1]~reg0feeder_combout ;
wire \int_dds[1].data_1[1]~reg0_q ;
wire \int_dds[1].data_1[2]~reg0feeder_combout ;
wire \int_dds[1].data_1[2]~reg0_q ;
wire \int_dds[1].data_1[3]~reg0feeder_combout ;
wire \int_dds[1].data_1[3]~reg0_q ;
wire \int_dds[1].data_1[4]~reg0feeder_combout ;
wire \int_dds[1].data_1[4]~reg0_q ;
wire \int_dds[1].data_1[5]~reg0feeder_combout ;
wire \int_dds[1].data_1[5]~reg0_q ;
wire \int_dds[1].data_1[6]~reg0feeder_combout ;
wire \int_dds[1].data_1[6]~reg0_q ;
wire \int_dds[1].data_1[7]~reg0feeder_combout ;
wire \int_dds[1].data_1[7]~reg0_q ;
wire \int_dds[1].data_1[8]~reg0feeder_combout ;
wire \int_dds[1].data_1[8]~reg0_q ;
wire \int_dds[1].data_1[9]~reg0feeder_combout ;
wire \int_dds[1].data_1[9]~reg0_q ;
wire \int_dds[1].data_1[10]~reg0feeder_combout ;
wire \int_dds[1].data_1[10]~reg0_q ;
wire \int_dds[1].data_1[11]~reg0feeder_combout ;
wire \int_dds[1].data_1[11]~reg0_q ;
wire \int_dds[1].data_1[12]~reg0feeder_combout ;
wire \int_dds[1].data_1[12]~reg0_q ;
wire \int_dds[1].data_1[13]~reg0feeder_combout ;
wire \int_dds[1].data_1[13]~reg0_q ;
wire \int_dds[1].data_0[0]~0_combout ;
wire \int_dds[1].data_0[0]~reg0_q ;
wire \int_dds[1].data_0[1]~reg0feeder_combout ;
wire \int_dds[1].data_0[1]~reg0_q ;
wire \int_dds[1].data_0[2]~reg0feeder_combout ;
wire \int_dds[1].data_0[2]~reg0_q ;
wire \int_dds[1].data_0[3]~reg0feeder_combout ;
wire \int_dds[1].data_0[3]~reg0_q ;
wire \int_dds[1].data_0[4]~reg0feeder_combout ;
wire \int_dds[1].data_0[4]~reg0_q ;
wire \int_dds[1].data_0[5]~reg0feeder_combout ;
wire \int_dds[1].data_0[5]~reg0_q ;
wire \int_dds[1].data_0[6]~reg0feeder_combout ;
wire \int_dds[1].data_0[6]~reg0_q ;
wire \int_dds[1].data_0[7]~reg0feeder_combout ;
wire \int_dds[1].data_0[7]~reg0_q ;
wire \int_dds[1].data_0[8]~reg0feeder_combout ;
wire \int_dds[1].data_0[8]~reg0_q ;
wire \int_dds[1].data_0[9]~reg0feeder_combout ;
wire \int_dds[1].data_0[9]~reg0_q ;
wire \int_dds[1].data_0[10]~reg0feeder_combout ;
wire \int_dds[1].data_0[10]~reg0_q ;
wire \int_dds[1].data_0[11]~reg0feeder_combout ;
wire \int_dds[1].data_0[11]~reg0_q ;
wire \int_dds[1].data_0[12]~reg0feeder_combout ;
wire \int_dds[1].data_0[12]~reg0_q ;
wire \int_dds[1].data_0[13]~reg0feeder_combout ;
wire \int_dds[1].data_0[13]~reg0_q ;
wire \jc_ctrl_0|spi_jc|Add0~7 ;
wire \jc_ctrl_0|spi_jc|Add0~8_combout ;
wire \jc_ctrl_0|Equal0~3_combout ;
wire \jc_ctrl_0|Equal0~0_combout ;
wire \jc_ctrl_0|Equal0~1_combout ;
wire \jc_ctrl_0|Equal0~2_combout ;
wire \jc_ctrl_0|Equal0~4_combout ;
wire \jc_ctrl_0|Equal0~6_combout ;
wire \jc_ctrl_0|Equal0~7_combout ;
wire \jc_ctrl_0|Equal0~5_combout ;
wire \jc_ctrl_0|Equal0~8_combout ;
wire \jc_ctrl_0|Mux1~3_combout ;
wire \jc_ctrl_0|Mux1~0_combout ;
wire \jc_ctrl_0|transaction_num[0]~34_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[0]~34_combout ;
wire \llrf_init_step[0]~32_combout ;
wire \debug_cnter[0]~84_combout ;
wire \debug_cnter[1]~28_combout ;
wire \debug_cnter[1]~29 ;
wire \debug_cnter[2]~30_combout ;
wire \debug_cnter[2]~31 ;
wire \debug_cnter[3]~32_combout ;
wire \debug_cnter[3]~33 ;
wire \debug_cnter[4]~34_combout ;
wire \debug_cnter[4]~35 ;
wire \debug_cnter[5]~36_combout ;
wire \debug_cnter[5]~37 ;
wire \debug_cnter[6]~38_combout ;
wire \debug_cnter[6]~39 ;
wire \debug_cnter[7]~40_combout ;
wire \debug_cnter[7]~41 ;
wire \debug_cnter[8]~42_combout ;
wire \debug_cnter[8]~43 ;
wire \debug_cnter[9]~44_combout ;
wire \debug_cnter[9]~45 ;
wire \debug_cnter[10]~46_combout ;
wire \debug_cnter[10]~47 ;
wire \debug_cnter[11]~48_combout ;
wire \debug_cnter[11]~49 ;
wire \debug_cnter[12]~50_combout ;
wire \debug_cnter[12]~51 ;
wire \debug_cnter[13]~52_combout ;
wire \debug_cnter[13]~53 ;
wire \debug_cnter[14]~54_combout ;
wire \debug_cnter[14]~55 ;
wire \debug_cnter[15]~56_combout ;
wire \debug_cnter[15]~57 ;
wire \debug_cnter[16]~58_combout ;
wire \debug_cnter[16]~59 ;
wire \debug_cnter[17]~60_combout ;
wire \debug_cnter[17]~61 ;
wire \debug_cnter[18]~62_combout ;
wire \debug_cnter[18]~63 ;
wire \debug_cnter[19]~64_combout ;
wire \debug_cnter[19]~65 ;
wire \debug_cnter[20]~66_combout ;
wire \debug_cnter[20]~67 ;
wire \debug_cnter[21]~68_combout ;
wire \debug_cnter[21]~69 ;
wire \debug_cnter[22]~70_combout ;
wire \debug_cnter[22]~71 ;
wire \debug_cnter[23]~72_combout ;
wire \WideAnd0~6_combout ;
wire \WideAnd0~5_combout ;
wire \WideAnd0~3_combout ;
wire \WideAnd0~1_combout ;
wire \WideAnd0~2_combout ;
wire \WideAnd0~0_combout ;
wire \WideAnd0~4_combout ;
wire \debug_cnter[23]~73 ;
wire \debug_cnter[24]~74_combout ;
wire \debug_cnter[24]~75 ;
wire \debug_cnter[25]~76_combout ;
wire \debug_cnter[25]~77 ;
wire \debug_cnter[26]~78_combout ;
wire \debug_cnter[26]~79 ;
wire \debug_cnter[27]~80_combout ;
wire \debug_cnter[27]~81 ;
wire \debug_cnter[28]~82_combout ;
wire \WideAnd0~7_combout ;
wire \WideAnd0~8_combout ;
wire \WideAnd0~combout ;
wire \dbg_reset~q ;
wire \llrf_init_step[22]~80 ;
wire \llrf_init_step[23]~81_combout ;
wire \jc_ctrl_0|ready~0_combout ;
wire \jc_ctrl_0|ready~q ;
wire \llrf_init_active~0_combout ;
wire \llrf_init_active~q ;
wire \llrf_init_step[1]~40_combout ;
wire \Equal0~9_combout ;
wire \llrf_init_step[31]~42_combout ;
wire \llrf_init_step[23]~82 ;
wire \llrf_init_step[24]~83_combout ;
wire \llrf_init_step[24]~84 ;
wire \llrf_init_step[25]~85_combout ;
wire \llrf_init_step[25]~86 ;
wire \llrf_init_step[26]~87_combout ;
wire \llrf_init_step[26]~88 ;
wire \llrf_init_step[27]~89_combout ;
wire \llrf_init_step[27]~90 ;
wire \llrf_init_step[28]~91_combout ;
wire \llrf_init_step[28]~92 ;
wire \llrf_init_step[29]~93_combout ;
wire \llrf_init_step[29]~94 ;
wire \llrf_init_step[30]~95_combout ;
wire \llrf_init_step[30]~96 ;
wire \llrf_init_step[31]~97_combout ;
wire \llrf_init_step~41_combout ;
wire \llrf_init_step[0]~33 ;
wire \llrf_init_step[1]~34_combout ;
wire \llrf_init_step[1]~35 ;
wire \llrf_init_step[2]~36_combout ;
wire \llrf_init_step[2]~37 ;
wire \llrf_init_step[3]~38_combout ;
wire \llrf_init_step[3]~39 ;
wire \llrf_init_step[4]~43_combout ;
wire \llrf_init_step[4]~44 ;
wire \llrf_init_step[5]~45_combout ;
wire \llrf_init_step[5]~46 ;
wire \llrf_init_step[6]~47_combout ;
wire \llrf_init_step[6]~48 ;
wire \llrf_init_step[7]~49_combout ;
wire \llrf_init_step[7]~50 ;
wire \llrf_init_step[8]~51_combout ;
wire \llrf_init_step[8]~52 ;
wire \llrf_init_step[9]~53_combout ;
wire \llrf_init_step[9]~54 ;
wire \llrf_init_step[10]~55_combout ;
wire \llrf_init_step[10]~56 ;
wire \llrf_init_step[11]~57_combout ;
wire \llrf_init_step[11]~58 ;
wire \llrf_init_step[12]~59_combout ;
wire \llrf_init_step[12]~60 ;
wire \llrf_init_step[13]~61_combout ;
wire \llrf_init_step[13]~62 ;
wire \llrf_init_step[14]~63_combout ;
wire \llrf_init_step[14]~64 ;
wire \llrf_init_step[15]~65_combout ;
wire \llrf_init_step[15]~66 ;
wire \llrf_init_step[16]~67_combout ;
wire \llrf_init_step[16]~68 ;
wire \llrf_init_step[17]~69_combout ;
wire \llrf_init_step[17]~70 ;
wire \llrf_init_step[18]~71_combout ;
wire \llrf_init_step[18]~72 ;
wire \llrf_init_step[19]~73_combout ;
wire \llrf_init_step[19]~74 ;
wire \llrf_init_step[20]~75_combout ;
wire \llrf_init_step[20]~76 ;
wire \llrf_init_step[21]~77_combout ;
wire \llrf_init_step[21]~78 ;
wire \llrf_init_step[22]~79_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \llrf_init~0_combout ;
wire \llrf_init~q ;
wire \Equal0~10_combout ;
wire \jc_start~1_combout ;
wire \jc_start~0_combout ;
wire \jc_start~2_combout ;
wire \jc_start~q ;
wire \jc_ctrl_0|int_dds_pll_reset~1_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[31]~98_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[0]~35 ;
wire \jc_ctrl_0|reset_pulse_cnt[1]~36_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[1]~37 ;
wire \jc_ctrl_0|reset_pulse_cnt[2]~38_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[2]~39 ;
wire \jc_ctrl_0|reset_pulse_cnt[3]~40_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[3]~41 ;
wire \jc_ctrl_0|reset_pulse_cnt[4]~42_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[4]~43 ;
wire \jc_ctrl_0|reset_pulse_cnt[5]~44_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[5]~45 ;
wire \jc_ctrl_0|reset_pulse_cnt[6]~46_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[6]~47 ;
wire \jc_ctrl_0|reset_pulse_cnt[7]~48_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[7]~49 ;
wire \jc_ctrl_0|reset_pulse_cnt[8]~50_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[8]~51 ;
wire \jc_ctrl_0|reset_pulse_cnt[9]~52_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[9]~53 ;
wire \jc_ctrl_0|reset_pulse_cnt[10]~54_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[10]~55 ;
wire \jc_ctrl_0|reset_pulse_cnt[11]~56_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[11]~57 ;
wire \jc_ctrl_0|reset_pulse_cnt[12]~58_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[12]~59 ;
wire \jc_ctrl_0|reset_pulse_cnt[13]~60_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[13]~61 ;
wire \jc_ctrl_0|reset_pulse_cnt[14]~62_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[14]~63 ;
wire \jc_ctrl_0|reset_pulse_cnt[15]~64_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[15]~65 ;
wire \jc_ctrl_0|reset_pulse_cnt[16]~66_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[16]~67 ;
wire \jc_ctrl_0|reset_pulse_cnt[17]~68_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[17]~69 ;
wire \jc_ctrl_0|reset_pulse_cnt[18]~70_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[18]~71 ;
wire \jc_ctrl_0|reset_pulse_cnt[19]~72_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[19]~73 ;
wire \jc_ctrl_0|reset_pulse_cnt[20]~74_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[20]~75 ;
wire \jc_ctrl_0|reset_pulse_cnt[21]~76_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[21]~77 ;
wire \jc_ctrl_0|reset_pulse_cnt[22]~78_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[22]~79 ;
wire \jc_ctrl_0|reset_pulse_cnt[23]~80_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[23]~81 ;
wire \jc_ctrl_0|reset_pulse_cnt[24]~82_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[24]~83 ;
wire \jc_ctrl_0|reset_pulse_cnt[25]~84_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[25]~85 ;
wire \jc_ctrl_0|reset_pulse_cnt[26]~86_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[26]~87 ;
wire \jc_ctrl_0|reset_pulse_cnt[27]~88_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[27]~89 ;
wire \jc_ctrl_0|reset_pulse_cnt[28]~90_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[28]~91 ;
wire \jc_ctrl_0|reset_pulse_cnt[29]~92_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[29]~93 ;
wire \jc_ctrl_0|reset_pulse_cnt[30]~94_combout ;
wire \jc_ctrl_0|reset_pulse_cnt[30]~95 ;
wire \jc_ctrl_0|reset_pulse_cnt[31]~96_combout ;
wire \jc_ctrl_0|LessThan0~6_combout ;
wire \jc_ctrl_0|LessThan0~7_combout ;
wire \jc_ctrl_0|LessThan0~5_combout ;
wire \jc_ctrl_0|LessThan0~8_combout ;
wire \jc_ctrl_0|LessThan0~0_combout ;
wire \jc_ctrl_0|LessThan0~1_combout ;
wire \jc_ctrl_0|LessThan0~3_combout ;
wire \jc_ctrl_0|LessThan0~2_combout ;
wire \jc_ctrl_0|LessThan0~4_combout ;
wire \jc_ctrl_0|LessThan0~9_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[0]~32_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[31]~96_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[31]~97_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[0]~33 ;
wire \jc_ctrl_0|reset_inactive_cnt[1]~34_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[1]~35 ;
wire \jc_ctrl_0|reset_inactive_cnt[2]~36_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[2]~37 ;
wire \jc_ctrl_0|reset_inactive_cnt[3]~38_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[3]~39 ;
wire \jc_ctrl_0|reset_inactive_cnt[4]~40_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[4]~41 ;
wire \jc_ctrl_0|reset_inactive_cnt[5]~42_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[5]~43 ;
wire \jc_ctrl_0|reset_inactive_cnt[6]~44_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[6]~45 ;
wire \jc_ctrl_0|reset_inactive_cnt[7]~46_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[7]~47 ;
wire \jc_ctrl_0|reset_inactive_cnt[8]~48_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[8]~49 ;
wire \jc_ctrl_0|reset_inactive_cnt[9]~50_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[9]~51 ;
wire \jc_ctrl_0|reset_inactive_cnt[10]~52_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[10]~53 ;
wire \jc_ctrl_0|reset_inactive_cnt[11]~54_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[11]~55 ;
wire \jc_ctrl_0|reset_inactive_cnt[12]~56_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[12]~57 ;
wire \jc_ctrl_0|reset_inactive_cnt[13]~58_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[13]~59 ;
wire \jc_ctrl_0|reset_inactive_cnt[14]~60_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[14]~61 ;
wire \jc_ctrl_0|reset_inactive_cnt[15]~62_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[15]~63 ;
wire \jc_ctrl_0|reset_inactive_cnt[16]~64_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[16]~65 ;
wire \jc_ctrl_0|reset_inactive_cnt[17]~66_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[17]~67 ;
wire \jc_ctrl_0|reset_inactive_cnt[18]~68_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[18]~69 ;
wire \jc_ctrl_0|reset_inactive_cnt[19]~70_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[19]~71 ;
wire \jc_ctrl_0|reset_inactive_cnt[20]~72_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[20]~73 ;
wire \jc_ctrl_0|reset_inactive_cnt[21]~74_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[21]~75 ;
wire \jc_ctrl_0|reset_inactive_cnt[22]~76_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[22]~77 ;
wire \jc_ctrl_0|reset_inactive_cnt[23]~78_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[23]~79 ;
wire \jc_ctrl_0|reset_inactive_cnt[24]~80_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[24]~81 ;
wire \jc_ctrl_0|reset_inactive_cnt[25]~82_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[25]~83 ;
wire \jc_ctrl_0|reset_inactive_cnt[26]~84_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[26]~85 ;
wire \jc_ctrl_0|reset_inactive_cnt[27]~86_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[27]~87 ;
wire \jc_ctrl_0|reset_inactive_cnt[28]~88_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[28]~89 ;
wire \jc_ctrl_0|reset_inactive_cnt[29]~90_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[29]~91 ;
wire \jc_ctrl_0|reset_inactive_cnt[30]~92_combout ;
wire \jc_ctrl_0|reset_inactive_cnt[30]~93 ;
wire \jc_ctrl_0|reset_inactive_cnt[31]~94_combout ;
wire \jc_ctrl_0|LessThan1~6_combout ;
wire \jc_ctrl_0|LessThan1~5_combout ;
wire \jc_ctrl_0|LessThan1~4_combout ;
wire \jc_ctrl_0|LessThan1~7_combout ;
wire \jc_ctrl_0|LessThan1~3_combout ;
wire \jc_ctrl_0|LessThan1~0_combout ;
wire \jc_ctrl_0|LessThan1~1_combout ;
wire \jc_ctrl_0|LessThan1~2_combout ;
wire \jc_ctrl_0|LessThan1~8_combout ;
wire \jc_ctrl_0|LessThan1~9_combout ;
wire \jc_ctrl_0|reset_occured~5_combout ;
wire \jc_ctrl_0|reset_occured~q ;
wire \jc_ctrl_0|active~2_combout ;
wire \jc_ctrl_0|active~q ;
wire \jc_ctrl_0|always1~0_combout ;
wire \jc_ctrl_0|transaction_num[3]~98_combout ;
wire \jc_ctrl_0|Mux1~1_combout ;
wire \jc_ctrl_0|Mux7~0_combout ;
wire \jc_ctrl_0|Mux1~2_combout ;
wire \jc_ctrl_0|Mux1~4_combout ;
wire \jc_ctrl_0|total_data_leng[1]~1_combout ;
wire \jc_ctrl_0|total_data_leng[2]~0_combout ;
wire \jc_ctrl_0|data_byte_cnter[0]~32_combout ;
wire \jc_ctrl_0|spi_data_in[7]~8_combout ;
wire \jc_ctrl_0|Mux39~2_combout ;
wire \jc_ctrl_0|Mux2~4_combout ;
wire \jc_ctrl_0|Mux2~0_combout ;
wire \jc_ctrl_0|Mux2~1_combout ;
wire \jc_ctrl_0|Mux2~2_combout ;
wire \jc_ctrl_0|Mux2~3_combout ;
wire \jc_ctrl_0|Mux2~5_combout ;
wire \jc_ctrl_0|total_data_leng[0]~feeder_combout ;
wire \jc_ctrl_0|LessThan3~0_combout ;
wire \jc_ctrl_0|LessThan3~1_combout ;
wire \jc_ctrl_0|LessThan3~2_combout ;
wire \jc_ctrl_0|LessThan3~3_combout ;
wire \jc_ctrl_0|spi_load~0_combout ;
wire \jc_ctrl_0|Add6~0_combout ;
wire \jc_ctrl_0|LessThan4~1_combout ;
wire \jc_ctrl_0|LessThan4~2_combout ;
wire \jc_ctrl_0|LessThan4~0_combout ;
wire \jc_ctrl_0|spi_load~1_combout ;
wire \jc_ctrl_0|spi_load~2_combout ;
wire \jc_ctrl_0|spi_load~3_combout ;
wire \jc_ctrl_0|spi_load~q ;
wire \jc_ctrl_0|spi_jc|ready~0_combout ;
wire \jc_ctrl_0|spi_jc|ready~q ;
wire \jc_ctrl_0|spi_jc|bufempty~0_combout ;
wire \jc_ctrl_0|spi_jc|bufempty~q ;
wire \jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ;
wire \jc_ctrl_0|spi_jc|Add0~0_combout ;
wire \jc_ctrl_0|spi_jc|SCK_cnt[0]~2_combout ;
wire \jc_ctrl_0|spi_jc|Add0~9 ;
wire \jc_ctrl_0|spi_jc|Add0~10_combout ;
wire \jc_ctrl_0|spi_jc|Add0~1 ;
wire \jc_ctrl_0|spi_jc|Add0~2_combout ;
wire \jc_ctrl_0|spi_jc|Equal0~0_combout ;
wire \jc_ctrl_0|spi_jc|SCK_cnt[5]~3_combout ;
wire \jc_ctrl_0|spi_jc|Add0~11 ;
wire \jc_ctrl_0|spi_jc|Add0~12_combout ;
wire \jc_ctrl_0|spi_jc|SCK_cnt[6]~4_combout ;
wire \jc_ctrl_0|spi_jc|Equal3~0_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~2_combout ;
wire \jc_ctrl_0|spi_jc|bitcnt[0]~3_combout ;
wire \jc_ctrl_0|spi_jc|bitcnt~5_combout ;
wire \jc_ctrl_0|spi_jc|bitcnt[1]~4_combout ;
wire \jc_ctrl_0|spi_jc|Add1~0_combout ;
wire \jc_ctrl_0|spi_jc|bitcnt[2]~2_combout ;
wire \jc_ctrl_0|spi_jc|comb~0_combout ;
wire \jc_ctrl_0|spi_jc|STC|state~q ;
wire \jc_ctrl_0|spi_jc|STC|q~0_combout ;
wire \jc_ctrl_0|spi_jc|STC|q~q ;
wire \jc_ctrl_0|data_byte_cnter[0]~33 ;
wire \jc_ctrl_0|data_byte_cnter[1]~34_combout ;
wire \jc_ctrl_0|data_byte_cnter[1]~35 ;
wire \jc_ctrl_0|data_byte_cnter[2]~36_combout ;
wire \jc_ctrl_0|data_byte_cnter[2]~37 ;
wire \jc_ctrl_0|data_byte_cnter[3]~38_combout ;
wire \jc_ctrl_0|data_byte_cnter[3]~39 ;
wire \jc_ctrl_0|data_byte_cnter[4]~40_combout ;
wire \jc_ctrl_0|data_byte_cnter[4]~41 ;
wire \jc_ctrl_0|data_byte_cnter[5]~42_combout ;
wire \jc_ctrl_0|data_byte_cnter[5]~43 ;
wire \jc_ctrl_0|data_byte_cnter[6]~44_combout ;
wire \jc_ctrl_0|data_byte_cnter[6]~45 ;
wire \jc_ctrl_0|data_byte_cnter[7]~46_combout ;
wire \jc_ctrl_0|data_byte_cnter[7]~47 ;
wire \jc_ctrl_0|data_byte_cnter[8]~48_combout ;
wire \jc_ctrl_0|data_byte_cnter[8]~49 ;
wire \jc_ctrl_0|data_byte_cnter[9]~50_combout ;
wire \jc_ctrl_0|data_byte_cnter[9]~51 ;
wire \jc_ctrl_0|data_byte_cnter[10]~52_combout ;
wire \jc_ctrl_0|data_byte_cnter[10]~53 ;
wire \jc_ctrl_0|data_byte_cnter[11]~54_combout ;
wire \jc_ctrl_0|data_byte_cnter[11]~55 ;
wire \jc_ctrl_0|data_byte_cnter[12]~56_combout ;
wire \jc_ctrl_0|data_byte_cnter[12]~57 ;
wire \jc_ctrl_0|data_byte_cnter[13]~58_combout ;
wire \jc_ctrl_0|data_byte_cnter[13]~59 ;
wire \jc_ctrl_0|data_byte_cnter[14]~60_combout ;
wire \jc_ctrl_0|data_byte_cnter[14]~61 ;
wire \jc_ctrl_0|data_byte_cnter[15]~62_combout ;
wire \jc_ctrl_0|data_byte_cnter[15]~63 ;
wire \jc_ctrl_0|data_byte_cnter[16]~64_combout ;
wire \jc_ctrl_0|data_byte_cnter[16]~65 ;
wire \jc_ctrl_0|data_byte_cnter[17]~66_combout ;
wire \jc_ctrl_0|data_byte_cnter[17]~67 ;
wire \jc_ctrl_0|data_byte_cnter[18]~68_combout ;
wire \jc_ctrl_0|data_byte_cnter[18]~69 ;
wire \jc_ctrl_0|data_byte_cnter[19]~70_combout ;
wire \jc_ctrl_0|data_byte_cnter[19]~71 ;
wire \jc_ctrl_0|data_byte_cnter[20]~72_combout ;
wire \jc_ctrl_0|data_byte_cnter[20]~73 ;
wire \jc_ctrl_0|data_byte_cnter[21]~74_combout ;
wire \jc_ctrl_0|data_byte_cnter[21]~75 ;
wire \jc_ctrl_0|data_byte_cnter[22]~76_combout ;
wire \jc_ctrl_0|data_byte_cnter[22]~77 ;
wire \jc_ctrl_0|data_byte_cnter[23]~78_combout ;
wire \jc_ctrl_0|data_byte_cnter[23]~79 ;
wire \jc_ctrl_0|data_byte_cnter[24]~80_combout ;
wire \jc_ctrl_0|data_byte_cnter[24]~81 ;
wire \jc_ctrl_0|data_byte_cnter[25]~82_combout ;
wire \jc_ctrl_0|data_byte_cnter[25]~83 ;
wire \jc_ctrl_0|data_byte_cnter[26]~84_combout ;
wire \jc_ctrl_0|data_byte_cnter[26]~85 ;
wire \jc_ctrl_0|data_byte_cnter[27]~86_combout ;
wire \jc_ctrl_0|data_byte_cnter[27]~87 ;
wire \jc_ctrl_0|data_byte_cnter[28]~88_combout ;
wire \jc_ctrl_0|data_byte_cnter[28]~89 ;
wire \jc_ctrl_0|data_byte_cnter[29]~90_combout ;
wire \jc_ctrl_0|data_byte_cnter[29]~91 ;
wire \jc_ctrl_0|data_byte_cnter[30]~92_combout ;
wire \jc_ctrl_0|data_byte_cnter[30]~93 ;
wire \jc_ctrl_0|data_byte_cnter[31]~94_combout ;
wire \jc_ctrl_0|transaction_busy~0_combout ;
wire \jc_ctrl_0|transaction_busy~feeder_combout ;
wire \jc_ctrl_0|transaction_busy~q ;
wire \jc_ctrl_0|transaction_stop~0_combout ;
wire \jc_ctrl_0|transaction_stop~q ;
wire \jc_ctrl_0|transaction_num[0]~35 ;
wire \jc_ctrl_0|transaction_num[1]~36_combout ;
wire \jc_ctrl_0|transaction_num[1]~37 ;
wire \jc_ctrl_0|transaction_num[2]~38_combout ;
wire \jc_ctrl_0|transaction_num[2]~39 ;
wire \jc_ctrl_0|transaction_num[3]~40_combout ;
wire \jc_ctrl_0|transaction_num[3]~41 ;
wire \jc_ctrl_0|transaction_num[4]~42_combout ;
wire \jc_ctrl_0|transaction_num[4]~43 ;
wire \jc_ctrl_0|transaction_num[5]~44_combout ;
wire \jc_ctrl_0|transaction_num[5]~45 ;
wire \jc_ctrl_0|transaction_num[6]~46_combout ;
wire \jc_ctrl_0|transaction_num[6]~47 ;
wire \jc_ctrl_0|transaction_num[7]~48_combout ;
wire \jc_ctrl_0|transaction_num[7]~49 ;
wire \jc_ctrl_0|transaction_num[8]~50_combout ;
wire \jc_ctrl_0|transaction_num[8]~51 ;
wire \jc_ctrl_0|transaction_num[9]~52_combout ;
wire \jc_ctrl_0|transaction_num[9]~53 ;
wire \jc_ctrl_0|transaction_num[10]~54_combout ;
wire \jc_ctrl_0|transaction_num[10]~55 ;
wire \jc_ctrl_0|transaction_num[11]~56_combout ;
wire \jc_ctrl_0|transaction_num[11]~57 ;
wire \jc_ctrl_0|transaction_num[12]~58_combout ;
wire \jc_ctrl_0|transaction_num[12]~59 ;
wire \jc_ctrl_0|transaction_num[13]~60_combout ;
wire \jc_ctrl_0|transaction_num[13]~61 ;
wire \jc_ctrl_0|transaction_num[14]~62_combout ;
wire \jc_ctrl_0|transaction_num[14]~63 ;
wire \jc_ctrl_0|transaction_num[15]~64_combout ;
wire \jc_ctrl_0|transaction_num[15]~65 ;
wire \jc_ctrl_0|transaction_num[16]~66_combout ;
wire \jc_ctrl_0|transaction_num[16]~67 ;
wire \jc_ctrl_0|transaction_num[17]~68_combout ;
wire \jc_ctrl_0|transaction_num[17]~69 ;
wire \jc_ctrl_0|transaction_num[18]~70_combout ;
wire \jc_ctrl_0|transaction_num[18]~71 ;
wire \jc_ctrl_0|transaction_num[19]~72_combout ;
wire \jc_ctrl_0|transaction_num[19]~73 ;
wire \jc_ctrl_0|transaction_num[20]~74_combout ;
wire \jc_ctrl_0|transaction_num[20]~75 ;
wire \jc_ctrl_0|transaction_num[21]~76_combout ;
wire \jc_ctrl_0|transaction_num[21]~77 ;
wire \jc_ctrl_0|transaction_num[22]~78_combout ;
wire \jc_ctrl_0|transaction_num[22]~79 ;
wire \jc_ctrl_0|transaction_num[23]~80_combout ;
wire \jc_ctrl_0|transaction_num[23]~81 ;
wire \jc_ctrl_0|transaction_num[24]~82_combout ;
wire \jc_ctrl_0|transaction_num[24]~83 ;
wire \jc_ctrl_0|transaction_num[25]~84_combout ;
wire \jc_ctrl_0|transaction_num[25]~85 ;
wire \jc_ctrl_0|transaction_num[26]~86_combout ;
wire \jc_ctrl_0|LessThan2~7_combout ;
wire \jc_ctrl_0|LessThan2~4_combout ;
wire \jc_ctrl_0|LessThan2~5_combout ;
wire \jc_ctrl_0|LessThan2~6_combout ;
wire \jc_ctrl_0|LessThan2~8_combout ;
wire \jc_ctrl_0|transaction_num[26]~87 ;
wire \jc_ctrl_0|transaction_num[27]~88_combout ;
wire \jc_ctrl_0|transaction_num[27]~89 ;
wire \jc_ctrl_0|transaction_num[28]~90_combout ;
wire \jc_ctrl_0|transaction_num[28]~91 ;
wire \jc_ctrl_0|transaction_num[29]~92_combout ;
wire \jc_ctrl_0|transaction_num[29]~93 ;
wire \jc_ctrl_0|transaction_num[30]~94_combout ;
wire \jc_ctrl_0|transaction_num[30]~95 ;
wire \jc_ctrl_0|transaction_num[31]~96_combout ;
wire \jc_ctrl_0|LessThan2~0_combout ;
wire \jc_ctrl_0|Mux49~2_combout ;
wire \jc_ctrl_0|LessThan2~1_combout ;
wire \jc_ctrl_0|LessThan2~2_combout ;
wire \jc_ctrl_0|LessThan2~3_combout ;
wire \jc_ctrl_0|transaction_start~0_combout ;
wire \jc_ctrl_0|transaction_start~1_combout ;
wire \jc_ctrl_0|transaction_start~2_combout ;
wire \jc_ctrl_0|transaction_start~q ;
wire \jc_ctrl_0|spi_rst~0_combout ;
wire \jc_ctrl_0|spi_rst~q ;
wire \jc_ctrl_0|spi_jc|Add0~3 ;
wire \jc_ctrl_0|spi_jc|Add0~4_combout ;
wire \jc_ctrl_0|spi_jc|SCK_cnt[2]~0_combout ;
wire \jc_ctrl_0|spi_jc|Add0~5 ;
wire \jc_ctrl_0|spi_jc|Add0~6_combout ;
wire \jc_ctrl_0|spi_jc|SCK~2_combout ;
wire \jc_ctrl_0|spi_jc|Equal1~0_combout ;
wire \jc_ctrl_0|spi_jc|SCK~0_combout ;
wire \jc_ctrl_0|spi_jc|SCK~1_combout ;
wire \jc_ctrl_0|spi_jc|SCK~3_combout ;
wire \jc_ctrl_0|spi_jc|SCK~q ;
wire \jc_ctrl_0|Add6~1_combout ;
wire \jc_ctrl_0|Add6~2_combout ;
wire \jc_ctrl_0|Equal0~9_combout ;
wire \jc_ctrl_0|Equal0~10_combout ;
wire \jc_ctrl_0|Mux38~0_combout ;
wire \jc_ctrl_0|Mux38~1_combout ;
wire \jc_ctrl_0|Mux38~2_combout ;
wire \jc_ctrl_0|Mux6~1_combout ;
wire \jc_ctrl_0|Mux6~0_combout ;
wire \jc_ctrl_0|Mux6~2_combout ;
wire \jc_ctrl_0|Mux7~2_combout ;
wire \jc_ctrl_0|Mux7~1_combout ;
wire \jc_ctrl_0|Mux7~3_combout ;
wire \jc_ctrl_0|Mux8~3_combout ;
wire \jc_ctrl_0|Mux8~1_combout ;
wire \jc_ctrl_0|Mux8~0_combout ;
wire \jc_ctrl_0|Mux8~2_combout ;
wire \jc_ctrl_0|Mux8~4_combout ;
wire \jc_ctrl_0|Mux9~0_combout ;
wire \jc_ctrl_0|Mux9~1_combout ;
wire \jc_ctrl_0|Mux9~2_combout ;
wire \jc_ctrl_0|Mux9~3_combout ;
wire \jc_ctrl_0|Mux10~3_combout ;
wire \jc_ctrl_0|Mux10~4_combout ;
wire \jc_ctrl_0|Mux10~2_combout ;
wire \jc_ctrl_0|Mux11~3_combout ;
wire \jc_ctrl_0|Mux11~1_combout ;
wire \jc_ctrl_0|Mux11~0_combout ;
wire \jc_ctrl_0|Mux11~2_combout ;
wire \jc_ctrl_0|Mux11~4_combout ;
wire \jc_ctrl_0|Mux12~3_combout ;
wire \jc_ctrl_0|Mux12~0_combout ;
wire \jc_ctrl_0|Mux12~1_combout ;
wire \jc_ctrl_0|Mux12~2_combout ;
wire \jc_ctrl_0|Mux12~4_combout ;
wire \jc_ctrl_0|Mux13~1_combout ;
wire \jc_ctrl_0|Mux13~0_combout ;
wire \jc_ctrl_0|Mux13~2_combout ;
wire \jc_ctrl_0|Mux13~3_combout ;
wire \jc_ctrl_0|Mux13~4_combout ;
wire \jc_ctrl_0|Mux14~4_combout ;
wire \jc_ctrl_0|Mux14~0_combout ;
wire \jc_ctrl_0|Mux14~1_combout ;
wire \jc_ctrl_0|Mux14~2_combout ;
wire \jc_ctrl_0|Mux14~3_combout ;
wire \jc_ctrl_0|Mux14~5_combout ;
wire \jc_ctrl_0|Mux15~0_combout ;
wire \jc_ctrl_0|Mux15~1_combout ;
wire \jc_ctrl_0|Mux15~2_combout ;
wire \jc_ctrl_0|Mux15~3_combout ;
wire \jc_ctrl_0|ctrl_word[0]~12 ;
wire \jc_ctrl_0|ctrl_word[1]~14 ;
wire \jc_ctrl_0|ctrl_word[2]~16 ;
wire \jc_ctrl_0|ctrl_word[3]~18 ;
wire \jc_ctrl_0|ctrl_word[4]~20 ;
wire \jc_ctrl_0|ctrl_word[5]~22 ;
wire \jc_ctrl_0|ctrl_word[6]~24 ;
wire \jc_ctrl_0|ctrl_word[7]~26 ;
wire \jc_ctrl_0|ctrl_word[8]~28 ;
wire \jc_ctrl_0|ctrl_word[9]~29_combout ;
wire \jc_ctrl_0|ctrl_word[1]~13_combout ;
wire \jc_ctrl_0|Mux46~0_combout ;
wire \jc_ctrl_0|Mux46~1_combout ;
wire \jc_ctrl_0|Mux46~2_combout ;
wire \jc_ctrl_0|spi_data_in[1]~23_combout ;
wire \jc_ctrl_0|spi_data_in~16_combout ;
wire \jc_ctrl_0|spi_data_in~17_combout ;
wire \jc_ctrl_0|spi_data_in~18_combout ;
wire \jc_ctrl_0|spi_data_in[7]~9_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~7_combout ;
wire \jc_ctrl_0|spi_jc|bufreg[7]~1_combout ;
wire \jc_ctrl_0|spi_jc|Equal2~0_combout ;
wire \int_dds_pll_sdo~input_o ;
wire \jc_ctrl_0|spi_jc|shiftreg~9_combout ;
wire \jc_ctrl_0|ctrl_word[8]~27_combout ;
wire \jc_ctrl_0|ctrl_word[0]~11_combout ;
wire \jc_ctrl_0|Mux47~1_combout ;
wire \jc_ctrl_0|Mux47~0_combout ;
wire \jc_ctrl_0|Mux47~2_combout ;
wire \jc_ctrl_0|Mux39~3_combout ;
wire \jc_ctrl_0|Mux39~4_combout ;
wire \jc_ctrl_0|spi_data_in~19_combout ;
wire \jc_ctrl_0|spi_data_in~20_combout ;
wire \jc_ctrl_0|spi_data_in~21_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~8_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~10_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~8_combout ;
wire \jc_ctrl_0|spi_jc|Equal1~1_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ;
wire \jc_ctrl_0|ctrl_word[2]~15_combout ;
wire \jc_ctrl_0|Add6~3_combout ;
wire \jc_ctrl_0|Mux45~0_combout ;
wire \jc_ctrl_0|Mux53~0_combout ;
wire \jc_ctrl_0|spi_data_in~22_combout ;
wire \jc_ctrl_0|Mux53~1_combout ;
wire \jc_ctrl_0|Equal1~0_combout ;
wire \jc_ctrl_0|spi_data_in[2]~3_combout ;
wire \jc_ctrl_0|ctrl_word[9]~30 ;
wire \jc_ctrl_0|ctrl_word[10]~31_combout ;
wire \jc_ctrl_0|Equal0~11_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~6_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~7_combout ;
wire \jc_ctrl_0|ctrl_word[3]~17_combout ;
wire \jc_ctrl_0|Mux44~0_combout ;
wire \jc_ctrl_0|Mux50~0_combout ;
wire \jc_ctrl_0|spi_data_in~13_combout ;
wire \jc_ctrl_0|Mux49~3_combout ;
wire \jc_ctrl_0|spi_data_in~14_combout ;
wire \jc_ctrl_0|spi_data_in~15_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~5_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~6_combout ;
wire \jc_ctrl_0|Mux35~0_combout ;
wire \jc_ctrl_0|Mux43~0_combout ;
wire \jc_ctrl_0|spi_data_in~10_combout ;
wire \jc_ctrl_0|Mux49~7_combout ;
wire \jc_ctrl_0|spi_data_in~11_combout ;
wire \jc_ctrl_0|ctrl_word[4]~19_combout ;
wire \jc_ctrl_0|spi_data_in~12_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~4_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~5_combout ;
wire \jc_ctrl_0|Mux42~0_combout ;
wire \jc_ctrl_0|Mux50~1_combout ;
wire \jc_ctrl_0|Mux50~2_combout ;
wire \jc_ctrl_0|Mux50~3_combout ;
wire \jc_ctrl_0|ctrl_word[5]~21_combout ;
wire \jc_ctrl_0|spi_data_in[5]~2_combout ;
wire \jc_ctrl_0|ctrl_word[13]~feeder_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~3_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~4_combout ;
wire \jc_ctrl_0|ctrl_word[6]~23_combout ;
wire \jc_ctrl_0|Mux49~4_combout ;
wire \jc_ctrl_0|Mux49~5_combout ;
wire \jc_ctrl_0|Mux48~1_combout ;
wire \jc_ctrl_0|Mux48~2_combout ;
wire \jc_ctrl_0|Mux49~6_combout ;
wire \jc_ctrl_0|spi_data_in[6]~1_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~2_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~3_combout ;
wire \jc_ctrl_0|Mux40~0_combout ;
wire \jc_ctrl_0|Mux48~0_combout ;
wire \jc_ctrl_0|Mux48~3_combout ;
wire \jc_ctrl_0|ctrl_word[7]~25_combout ;
wire \jc_ctrl_0|spi_data_in[7]~0_combout ;
wire \jc_ctrl_0|Mux0~0_combout ;
wire \jc_ctrl_0|Mux0~1_combout ;
wire \jc_ctrl_0|spi_jc|bufreg~0_combout ;
wire \jc_ctrl_0|spi_jc|shiftreg~0_combout ;
wire \jc_ctrl_0|spi_jc|MOSI~0_combout ;
wire \jc_ctrl_0|spi_jc|MOSI~q ;
wire \jc_ctrl_0|int_dds_pll_cs~feeder_combout ;
wire \jc_ctrl_0|int_dds_pll_cs~q ;
wire \jc_ctrl_0|int_dds_pll_reset~0_combout ;
wire \jc_ctrl_0|reset_occured~4_combout ;
wire \jc_ctrl_0|int_dds_pll_reset~2_combout ;
wire \jc_ctrl_0|int_dds_pll_reset~q ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ;
wire \out_clk_100MHz~output_pseudo_diff_o ;
wire \led_processor_0|state[0]~feeder_combout ;
wire \led_processor_0|counter[0][0]~96_combout ;
wire \led_processor_0|LessThan1~0_combout ;
wire \led_processor_0|LessThan1~2_combout ;
wire \led_processor_0|LessThan1~3_combout ;
wire \led_processor_0|LessThan1~4_combout ;
wire \led_processor_0|LessThan1~1_combout ;
wire \led_processor_0|LessThan1~5_combout ;
wire \led_processor_0|led_out~0_combout ;
wire \led_processor_0|LessThan1~6_combout ;
wire \led_processor_0|counter[0][0]~160_combout ;
wire \led_processor_0|counter[0][0]~q ;
wire \led_processor_0|counter[0][0]~97 ;
wire \led_processor_0|counter[0][1]~98_combout ;
wire \led_processor_0|counter[0][1]~q ;
wire \led_processor_0|counter[0][1]~99 ;
wire \led_processor_0|counter[0][2]~100_combout ;
wire \led_processor_0|counter[0][2]~q ;
wire \led_processor_0|counter[0][2]~101 ;
wire \led_processor_0|counter[0][3]~102_combout ;
wire \led_processor_0|counter[0][3]~q ;
wire \led_processor_0|counter[0][3]~103 ;
wire \led_processor_0|counter[0][4]~104_combout ;
wire \led_processor_0|counter[0][4]~q ;
wire \led_processor_0|counter[0][4]~105 ;
wire \led_processor_0|counter[0][5]~106_combout ;
wire \led_processor_0|counter[0][5]~q ;
wire \led_processor_0|counter[0][5]~107 ;
wire \led_processor_0|counter[0][6]~108_combout ;
wire \led_processor_0|counter[0][6]~q ;
wire \led_processor_0|counter[0][6]~109 ;
wire \led_processor_0|counter[0][7]~110_combout ;
wire \led_processor_0|counter[0][7]~q ;
wire \led_processor_0|counter[0][7]~111 ;
wire \led_processor_0|counter[0][8]~112_combout ;
wire \led_processor_0|counter[0][8]~q ;
wire \led_processor_0|counter[0][8]~113 ;
wire \led_processor_0|counter[0][9]~114_combout ;
wire \led_processor_0|counter[0][9]~q ;
wire \led_processor_0|counter[0][9]~115 ;
wire \led_processor_0|counter[0][10]~116_combout ;
wire \led_processor_0|counter[0][10]~q ;
wire \led_processor_0|counter[0][10]~117 ;
wire \led_processor_0|counter[0][11]~118_combout ;
wire \led_processor_0|counter[0][11]~q ;
wire \led_processor_0|counter[0][11]~119 ;
wire \led_processor_0|counter[0][12]~120_combout ;
wire \led_processor_0|counter[0][12]~q ;
wire \led_processor_0|counter[0][12]~121 ;
wire \led_processor_0|counter[0][13]~122_combout ;
wire \led_processor_0|counter[0][13]~q ;
wire \led_processor_0|counter[0][13]~123 ;
wire \led_processor_0|counter[0][14]~124_combout ;
wire \led_processor_0|counter[0][14]~q ;
wire \led_processor_0|counter[0][14]~125 ;
wire \led_processor_0|counter[0][15]~126_combout ;
wire \led_processor_0|counter[0][15]~q ;
wire \led_processor_0|counter[0][15]~127 ;
wire \led_processor_0|counter[0][16]~128_combout ;
wire \led_processor_0|counter[0][16]~q ;
wire \led_processor_0|counter[0][16]~129 ;
wire \led_processor_0|counter[0][17]~130_combout ;
wire \led_processor_0|counter[0][17]~q ;
wire \led_processor_0|counter[0][17]~131 ;
wire \led_processor_0|counter[0][18]~132_combout ;
wire \led_processor_0|counter[0][18]~q ;
wire \led_processor_0|counter[0][18]~133 ;
wire \led_processor_0|counter[0][19]~134_combout ;
wire \led_processor_0|counter[0][19]~q ;
wire \led_processor_0|counter[0][19]~135 ;
wire \led_processor_0|counter[0][20]~136_combout ;
wire \led_processor_0|counter[0][20]~q ;
wire \led_processor_0|counter[0][20]~137 ;
wire \led_processor_0|counter[0][21]~138_combout ;
wire \led_processor_0|counter[0][21]~q ;
wire \led_processor_0|counter[0][21]~139 ;
wire \led_processor_0|counter[0][22]~140_combout ;
wire \led_processor_0|counter[0][22]~q ;
wire \led_processor_0|counter[0][22]~141 ;
wire \led_processor_0|counter[0][23]~142_combout ;
wire \led_processor_0|counter[0][23]~q ;
wire \led_processor_0|counter[0][23]~143 ;
wire \led_processor_0|counter[0][24]~144_combout ;
wire \led_processor_0|counter[0][24]~q ;
wire \led_processor_0|counter[0][24]~145 ;
wire \led_processor_0|counter[0][25]~146_combout ;
wire \led_processor_0|counter[0][25]~q ;
wire \led_processor_0|counter[0][25]~147 ;
wire \led_processor_0|counter[0][26]~148_combout ;
wire \led_processor_0|counter[0][26]~q ;
wire \led_processor_0|counter[0][26]~149 ;
wire \led_processor_0|counter[0][27]~150_combout ;
wire \led_processor_0|counter[0][27]~q ;
wire \led_processor_0|counter[0][27]~151 ;
wire \led_processor_0|counter[0][28]~152_combout ;
wire \led_processor_0|counter[0][28]~q ;
wire \led_processor_0|counter[0][28]~153 ;
wire \led_processor_0|counter[0][29]~154_combout ;
wire \led_processor_0|counter[0][29]~q ;
wire \led_processor_0|counter[0][29]~155 ;
wire \led_processor_0|counter[0][30]~156_combout ;
wire \led_processor_0|counter[0][30]~q ;
wire \led_processor_0|counter[0][30]~157 ;
wire \led_processor_0|counter[0][31]~158_combout ;
wire \led_processor_0|counter[0][31]~q ;
wire \led_processor_0|led_out~1_combout ;
wire \led_processor_0|LessThan0~5_combout ;
wire \led_processor_0|LessThan0~3_combout ;
wire \led_processor_0|LessThan0~0_combout ;
wire \led_processor_0|LessThan0~1_combout ;
wire \led_processor_0|LessThan0~2_combout ;
wire \led_processor_0|LessThan0~4_combout ;
wire \led_processor_0|LessThan0~6_combout ;
wire \led_processor_0|led_out~2_combout ;
wire \led_processor_0|led_out~3_combout ;
wire \led_start~0_combout ;
wire \led_processor_0|counter[2][0]~169_combout ;
wire \led_processor_0|counter[2][23]~161_combout ;
wire \led_processor_0|LessThan4~0_combout ;
wire \led_processor_0|LessThan4~1_combout ;
wire \led_processor_0|LessThan4~2_combout ;
wire \led_processor_0|LessThan4~3_combout ;
wire \led_processor_0|LessThan4~4_combout ;
wire \led_processor_0|counter[2][23]~162_combout ;
wire \led_processor_0|LessThan4~5_combout ;
wire \led_processor_0|LessThan4~6_combout ;
wire \led_processor_0|counter[2][23]~163_combout ;
wire \led_processor_0|counter[2][23]~219_combout ;
wire \led_processor_0|counter[2][0]~q ;
wire \led_processor_0|counter[2][0]~170 ;
wire \led_processor_0|counter[2][1]~171_combout ;
wire \led_processor_0|counter[2][1]~q ;
wire \led_processor_0|counter[2][1]~172 ;
wire \led_processor_0|counter[2][2]~173_combout ;
wire \led_processor_0|counter[2][2]~q ;
wire \led_processor_0|counter[2][2]~174 ;
wire \led_processor_0|counter[2][3]~175_combout ;
wire \led_processor_0|counter[2][3]~q ;
wire \led_processor_0|counter[2][3]~176 ;
wire \led_processor_0|counter[2][4]~177_combout ;
wire \led_processor_0|counter[2][4]~q ;
wire \led_processor_0|counter[2][4]~178 ;
wire \led_processor_0|counter[2][5]~179_combout ;
wire \led_processor_0|counter[2][5]~q ;
wire \led_processor_0|counter[2][5]~180 ;
wire \led_processor_0|counter[2][6]~181_combout ;
wire \led_processor_0|counter[2][6]~q ;
wire \led_processor_0|counter[2][6]~182 ;
wire \led_processor_0|counter[2][7]~183_combout ;
wire \led_processor_0|counter[2][7]~q ;
wire \led_processor_0|counter[2][7]~184 ;
wire \led_processor_0|counter[2][8]~185_combout ;
wire \led_processor_0|counter[2][8]~q ;
wire \led_processor_0|counter[2][8]~186 ;
wire \led_processor_0|counter[2][9]~187_combout ;
wire \led_processor_0|counter[2][9]~q ;
wire \led_processor_0|counter[2][9]~188 ;
wire \led_processor_0|counter[2][10]~189_combout ;
wire \led_processor_0|counter[2][10]~q ;
wire \led_processor_0|counter[2][10]~190 ;
wire \led_processor_0|counter[2][11]~191_combout ;
wire \led_processor_0|counter[2][11]~q ;
wire \led_processor_0|counter[2][11]~192 ;
wire \led_processor_0|counter[2][12]~193_combout ;
wire \led_processor_0|counter[2][12]~q ;
wire \led_processor_0|counter[2][12]~194 ;
wire \led_processor_0|counter[2][13]~195_combout ;
wire \led_processor_0|counter[2][13]~q ;
wire \led_processor_0|counter[2][13]~196 ;
wire \led_processor_0|counter[2][14]~197_combout ;
wire \led_processor_0|counter[2][14]~q ;
wire \led_processor_0|counter[2][14]~198 ;
wire \led_processor_0|counter[2][15]~199_combout ;
wire \led_processor_0|counter[2][15]~q ;
wire \led_processor_0|counter[2][15]~200 ;
wire \led_processor_0|counter[2][16]~201_combout ;
wire \led_processor_0|counter[2][16]~q ;
wire \led_processor_0|counter[2][16]~202 ;
wire \led_processor_0|counter[2][17]~203_combout ;
wire \led_processor_0|counter[2][17]~q ;
wire \led_processor_0|counter[2][17]~204 ;
wire \led_processor_0|counter[2][18]~205_combout ;
wire \led_processor_0|counter[2][18]~q ;
wire \led_processor_0|counter[2][18]~206 ;
wire \led_processor_0|counter[2][19]~207_combout ;
wire \led_processor_0|counter[2][19]~q ;
wire \led_processor_0|counter[2][19]~208 ;
wire \led_processor_0|counter[2][20]~209_combout ;
wire \led_processor_0|counter[2][20]~q ;
wire \led_processor_0|counter[2][20]~210 ;
wire \led_processor_0|counter[2][21]~211_combout ;
wire \led_processor_0|counter[2][21]~q ;
wire \led_processor_0|counter[2][21]~212 ;
wire \led_processor_0|counter[2][22]~213_combout ;
wire \led_processor_0|counter[2][22]~q ;
wire \led_processor_0|counter[2][22]~214 ;
wire \led_processor_0|counter[2][23]~215_combout ;
wire \led_processor_0|counter[2][23]~q ;
wire \led_processor_0|counter[2][23]~216 ;
wire \led_processor_0|counter[2][24]~217_combout ;
wire \led_processor_0|counter[2][24]~q ;
wire \led_processor_0|counter[2][24]~218 ;
wire \led_processor_0|counter[2][25]~220_combout ;
wire \led_processor_0|counter[2][25]~q ;
wire \led_processor_0|counter[2][25]~221 ;
wire \led_processor_0|counter[2][26]~222_combout ;
wire \led_processor_0|counter[2][26]~q ;
wire \led_processor_0|counter[2][26]~223 ;
wire \led_processor_0|counter[2][27]~224_combout ;
wire \led_processor_0|counter[2][27]~q ;
wire \led_processor_0|counter[2][27]~225 ;
wire \led_processor_0|counter[2][28]~226_combout ;
wire \led_processor_0|counter[2][28]~q ;
wire \led_processor_0|counter[2][28]~227 ;
wire \led_processor_0|counter[2][29]~228_combout ;
wire \led_processor_0|counter[2][29]~q ;
wire \led_processor_0|counter[2][29]~229 ;
wire \led_processor_0|counter[2][30]~230_combout ;
wire \led_processor_0|counter[2][30]~q ;
wire \led_processor_0|counter[2][30]~231 ;
wire \led_processor_0|counter[2][31]~232_combout ;
wire \led_processor_0|counter[2][31]~q ;
wire \led_processor_0|state~0_combout ;
wire \led_processor_0|led_out[2]~feeder_combout ;
wire \led_start[3]~feeder_combout ;
wire \led_processor_0|counter[3][0]~234_combout ;
wire \led_processor_0|counter[3][0]~q ;
wire \led_processor_0|counter[3][0]~235 ;
wire \led_processor_0|counter[3][1]~236_combout ;
wire \led_processor_0|counter[3][1]~q ;
wire \led_processor_0|counter[3][1]~237 ;
wire \led_processor_0|counter[3][2]~238_combout ;
wire \led_processor_0|counter[3][2]~q ;
wire \led_processor_0|counter[3][2]~239 ;
wire \led_processor_0|counter[3][3]~240_combout ;
wire \led_processor_0|counter[3][3]~q ;
wire \led_processor_0|counter[3][3]~241 ;
wire \led_processor_0|counter[3][4]~242_combout ;
wire \led_processor_0|counter[3][4]~q ;
wire \led_processor_0|counter[3][4]~243 ;
wire \led_processor_0|counter[3][5]~244_combout ;
wire \led_processor_0|counter[3][5]~q ;
wire \led_processor_0|counter[3][5]~245 ;
wire \led_processor_0|counter[3][6]~246_combout ;
wire \led_processor_0|counter[3][6]~q ;
wire \led_processor_0|counter[3][6]~247 ;
wire \led_processor_0|counter[3][7]~248_combout ;
wire \led_processor_0|counter[3][7]~q ;
wire \led_processor_0|counter[3][7]~249 ;
wire \led_processor_0|counter[3][8]~250_combout ;
wire \led_processor_0|counter[3][8]~q ;
wire \led_processor_0|counter[3][8]~251 ;
wire \led_processor_0|counter[3][9]~252_combout ;
wire \led_processor_0|counter[3][9]~q ;
wire \led_processor_0|counter[3][9]~253 ;
wire \led_processor_0|counter[3][10]~254_combout ;
wire \led_processor_0|counter[3][10]~q ;
wire \led_processor_0|counter[3][10]~255 ;
wire \led_processor_0|counter[3][11]~256_combout ;
wire \led_processor_0|counter[3][11]~q ;
wire \led_processor_0|counter[3][11]~257 ;
wire \led_processor_0|counter[3][12]~258_combout ;
wire \led_processor_0|counter[3][12]~q ;
wire \led_processor_0|counter[3][12]~259 ;
wire \led_processor_0|counter[3][13]~260_combout ;
wire \led_processor_0|counter[3][13]~q ;
wire \led_processor_0|counter[3][13]~261 ;
wire \led_processor_0|counter[3][14]~262_combout ;
wire \led_processor_0|counter[3][14]~q ;
wire \led_processor_0|counter[3][14]~263 ;
wire \led_processor_0|counter[3][15]~264_combout ;
wire \led_processor_0|counter[3][15]~q ;
wire \led_processor_0|counter[3][15]~265 ;
wire \led_processor_0|counter[3][16]~266_combout ;
wire \led_processor_0|counter[3][16]~q ;
wire \led_processor_0|counter[3][16]~267 ;
wire \led_processor_0|counter[3][17]~268_combout ;
wire \led_processor_0|counter[3][17]~q ;
wire \led_processor_0|counter[3][17]~269 ;
wire \led_processor_0|counter[3][18]~270_combout ;
wire \led_processor_0|counter[3][18]~q ;
wire \led_processor_0|counter[3][18]~271 ;
wire \led_processor_0|counter[3][19]~272_combout ;
wire \led_processor_0|counter[3][19]~q ;
wire \led_processor_0|counter[3][19]~273 ;
wire \led_processor_0|counter[3][20]~274_combout ;
wire \led_processor_0|counter[3][20]~q ;
wire \led_processor_0|counter[3][20]~275 ;
wire \led_processor_0|counter[3][21]~276_combout ;
wire \led_processor_0|counter[3][21]~q ;
wire \led_processor_0|counter[3][21]~277 ;
wire \led_processor_0|counter[3][22]~278_combout ;
wire \led_processor_0|counter[3][22]~q ;
wire \led_processor_0|counter[3][22]~279 ;
wire \led_processor_0|counter[3][23]~280_combout ;
wire \led_processor_0|counter[3][23]~q ;
wire \led_processor_0|counter[3][23]~281 ;
wire \led_processor_0|counter[3][24]~282_combout ;
wire \led_processor_0|counter[3][24]~q ;
wire \led_processor_0|counter[3][24]~283 ;
wire \led_processor_0|counter[3][25]~284_combout ;
wire \led_processor_0|counter[3][25]~q ;
wire \led_processor_0|counter[3][25]~285 ;
wire \led_processor_0|counter[3][26]~286_combout ;
wire \led_processor_0|counter[3][26]~q ;
wire \led_processor_0|counter[3][24]~164_combout ;
wire \led_processor_0|counter[3][26]~287 ;
wire \led_processor_0|counter[3][27]~288_combout ;
wire \led_processor_0|counter[3][27]~q ;
wire \led_processor_0|counter[3][27]~289 ;
wire \led_processor_0|counter[3][28]~290_combout ;
wire \led_processor_0|counter[3][28]~q ;
wire \led_processor_0|counter[3][28]~291 ;
wire \led_processor_0|counter[3][29]~292_combout ;
wire \led_processor_0|counter[3][29]~q ;
wire \led_processor_0|counter[3][29]~293 ;
wire \led_processor_0|counter[3][30]~294_combout ;
wire \led_processor_0|counter[3][30]~q ;
wire \led_processor_0|counter[3][30]~295 ;
wire \led_processor_0|counter[3][31]~296_combout ;
wire \led_processor_0|counter[3][31]~q ;
wire \led_processor_0|counter[3][24]~165_combout ;
wire \led_processor_0|LessThan6~1_combout ;
wire \led_processor_0|LessThan6~2_combout ;
wire \led_processor_0|LessThan6~3_combout ;
wire \led_processor_0|LessThan6~4_combout ;
wire \led_processor_0|counter[3][24]~166_combout ;
wire \led_processor_0|LessThan6~0_combout ;
wire \led_processor_0|counter[3][24]~167_combout ;
wire \led_processor_0|counter[3][24]~168_combout ;
wire \led_processor_0|state~1_combout ;
wire \led_processor_0|led_out[3]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|trigger_in_reg~feeder_combout ;
wire \auto_signaltap_0|trigger_in_reg~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout ;
wire \jc_ctrl_0|int_dds_pll_cs~_wirecell_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11_combout ;
wire \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \jc_ctrl_0|spi_jc|SCK~_wirecell_combout ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire \out_clk_100MHz~output_pseudo_diffoutn ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [15:0] \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [6:0] \jc_ctrl_0|spi_jc|SCK_cnt ;
wire [31:0] \jc_ctrl_0|reset_pulse_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [15:0] \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \jc_ctrl_0|data_byte_cnter ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [15:0] \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dds_gen[1].dds_inst|freq_val ;
wire [31:0] \jc_ctrl_0|reset_inactive_cnt ;
wire [7:0] \jc_ctrl_0|spi_jc|shiftreg ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [31:0] debug_cnter;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [31:0] llrf_init_step;
wire [31:0] \dds_gen[1].dds_inst|dds_core|phase_accum ;
wire [3:0] \jc_ctrl_0|spi_jc|bitcnt ;
wire [31:0] \jc_ctrl_0|transaction_num ;
wire [3:0] led_start;
wire [7:0] \jc_ctrl_0|spi_data_in ;
wire [15:0] \jc_ctrl_0|ctrl_word ;
wire [3:0] \led_processor_0|led_out ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [31:0] \jc_ctrl_0|total_data_leng ;
wire [3:0] \led_processor_0|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \dds_gen[1].dds_inst|dds_core|sin_addr ;
wire [7:0] \jc_ctrl_0|spi_jc|bufreg ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [30:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [30:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [0:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [30:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [6:0] \auto_signaltap_0|acq_data_in_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w ;

wire [4:0] \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [17:0] \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;

assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];

assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];

assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

// Location: FF_X35_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .lut_mask = 16'hAAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h66E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h7474;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \int_dds[0].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].slp~output .bus_hold = "false";
defparam \int_dds[0].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \int_dds[0].rst~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].rst ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].rst~output .bus_hold = "false";
defparam \int_dds[0].rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[0]~output (
	.i(!\int_dds[0].data_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[0]~output .bus_hold = "false";
defparam \int_dds[0].data_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[1]~output (
	.i(\int_dds[0].data_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[1]~output .bus_hold = "false";
defparam \int_dds[0].data_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[2]~output (
	.i(\int_dds[0].data_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[2]~output .bus_hold = "false";
defparam \int_dds[0].data_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[3]~output (
	.i(\int_dds[0].data_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[3]~output .bus_hold = "false";
defparam \int_dds[0].data_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[4]~output (
	.i(\int_dds[0].data_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[4]~output .bus_hold = "false";
defparam \int_dds[0].data_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[5]~output (
	.i(\int_dds[0].data_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[5]~output .bus_hold = "false";
defparam \int_dds[0].data_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[6]~output (
	.i(\int_dds[0].data_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[6]~output .bus_hold = "false";
defparam \int_dds[0].data_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[7]~output (
	.i(\int_dds[0].data_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[7]~output .bus_hold = "false";
defparam \int_dds[0].data_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[8]~output (
	.i(\int_dds[0].data_1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[8]~output .bus_hold = "false";
defparam \int_dds[0].data_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[9]~output (
	.i(\int_dds[0].data_1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[9]~output .bus_hold = "false";
defparam \int_dds[0].data_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[10]~output (
	.i(\int_dds[0].data_1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[10]~output .bus_hold = "false";
defparam \int_dds[0].data_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[11]~output (
	.i(\int_dds[0].data_1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[11]~output .bus_hold = "false";
defparam \int_dds[0].data_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[12]~output (
	.i(\int_dds[0].data_1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[12]~output .bus_hold = "false";
defparam \int_dds[0].data_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[13]~output (
	.i(\int_dds[0].data_1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[13]~output .bus_hold = "false";
defparam \int_dds[0].data_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[0]~output (
	.i(!\int_dds[0].data_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[0]~output .bus_hold = "false";
defparam \int_dds[0].data_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[1]~output (
	.i(\int_dds[0].data_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[1]~output .bus_hold = "false";
defparam \int_dds[0].data_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[2]~output (
	.i(\int_dds[0].data_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[2]~output .bus_hold = "false";
defparam \int_dds[0].data_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[3]~output (
	.i(\int_dds[0].data_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[3]~output .bus_hold = "false";
defparam \int_dds[0].data_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[4]~output (
	.i(\int_dds[0].data_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[4]~output .bus_hold = "false";
defparam \int_dds[0].data_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[5]~output (
	.i(\int_dds[0].data_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[5]~output .bus_hold = "false";
defparam \int_dds[0].data_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[6]~output (
	.i(\int_dds[0].data_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[6]~output .bus_hold = "false";
defparam \int_dds[0].data_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[7]~output (
	.i(\int_dds[0].data_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[7]~output .bus_hold = "false";
defparam \int_dds[0].data_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[8]~output (
	.i(\int_dds[0].data_0[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[8]~output .bus_hold = "false";
defparam \int_dds[0].data_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[9]~output (
	.i(\int_dds[0].data_0[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[9]~output .bus_hold = "false";
defparam \int_dds[0].data_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[10]~output (
	.i(\int_dds[0].data_0[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[10]~output .bus_hold = "false";
defparam \int_dds[0].data_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[11]~output (
	.i(\int_dds[0].data_0[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[11]~output .bus_hold = "false";
defparam \int_dds[0].data_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[12]~output (
	.i(\int_dds[0].data_0[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[12]~output .bus_hold = "false";
defparam \int_dds[0].data_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[13]~output (
	.i(\int_dds[0].data_0[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[13]~output .bus_hold = "false";
defparam \int_dds[0].data_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \int_dds[1].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].slp~output .bus_hold = "false";
defparam \int_dds[1].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \int_dds[1].rst~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].rst ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].rst~output .bus_hold = "false";
defparam \int_dds[1].rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \int_dds[1].data_1[0]~output (
	.i(!\int_dds[1].data_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[0]~output .bus_hold = "false";
defparam \int_dds[1].data_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneive_io_obuf \int_dds[1].data_1[1]~output (
	.i(\int_dds[1].data_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[1]~output .bus_hold = "false";
defparam \int_dds[1].data_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \int_dds[1].data_1[2]~output (
	.i(\int_dds[1].data_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[2]~output .bus_hold = "false";
defparam \int_dds[1].data_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \int_dds[1].data_1[3]~output (
	.i(\int_dds[1].data_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[3]~output .bus_hold = "false";
defparam \int_dds[1].data_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \int_dds[1].data_1[4]~output (
	.i(\int_dds[1].data_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[4]~output .bus_hold = "false";
defparam \int_dds[1].data_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \int_dds[1].data_1[5]~output (
	.i(\int_dds[1].data_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[5]~output .bus_hold = "false";
defparam \int_dds[1].data_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \int_dds[1].data_1[6]~output (
	.i(\int_dds[1].data_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[6]~output .bus_hold = "false";
defparam \int_dds[1].data_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \int_dds[1].data_1[7]~output (
	.i(\int_dds[1].data_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[7]~output .bus_hold = "false";
defparam \int_dds[1].data_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \int_dds[1].data_1[8]~output (
	.i(\int_dds[1].data_1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[8]~output .bus_hold = "false";
defparam \int_dds[1].data_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \int_dds[1].data_1[9]~output (
	.i(\int_dds[1].data_1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[9]~output .bus_hold = "false";
defparam \int_dds[1].data_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \int_dds[1].data_1[10]~output (
	.i(\int_dds[1].data_1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[10]~output .bus_hold = "false";
defparam \int_dds[1].data_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \int_dds[1].data_1[11]~output (
	.i(\int_dds[1].data_1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[11]~output .bus_hold = "false";
defparam \int_dds[1].data_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \int_dds[1].data_1[12]~output (
	.i(\int_dds[1].data_1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[12]~output .bus_hold = "false";
defparam \int_dds[1].data_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \int_dds[1].data_1[13]~output (
	.i(\int_dds[1].data_1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[13]~output .bus_hold = "false";
defparam \int_dds[1].data_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \int_dds[1].data_0[0]~output (
	.i(!\int_dds[1].data_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[0]~output .bus_hold = "false";
defparam \int_dds[1].data_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \int_dds[1].data_0[1]~output (
	.i(\int_dds[1].data_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[1]~output .bus_hold = "false";
defparam \int_dds[1].data_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \int_dds[1].data_0[2]~output (
	.i(\int_dds[1].data_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[2]~output .bus_hold = "false";
defparam \int_dds[1].data_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \int_dds[1].data_0[3]~output (
	.i(\int_dds[1].data_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[3]~output .bus_hold = "false";
defparam \int_dds[1].data_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \int_dds[1].data_0[4]~output (
	.i(\int_dds[1].data_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[4]~output .bus_hold = "false";
defparam \int_dds[1].data_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \int_dds[1].data_0[5]~output (
	.i(\int_dds[1].data_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[5]~output .bus_hold = "false";
defparam \int_dds[1].data_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \int_dds[1].data_0[6]~output (
	.i(\int_dds[1].data_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[6]~output .bus_hold = "false";
defparam \int_dds[1].data_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \int_dds[1].data_0[7]~output (
	.i(\int_dds[1].data_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[7]~output .bus_hold = "false";
defparam \int_dds[1].data_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \int_dds[1].data_0[8]~output (
	.i(\int_dds[1].data_0[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[8]~output .bus_hold = "false";
defparam \int_dds[1].data_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N16
cycloneive_io_obuf \int_dds[1].data_0[9]~output (
	.i(\int_dds[1].data_0[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[9]~output .bus_hold = "false";
defparam \int_dds[1].data_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \int_dds[1].data_0[10]~output (
	.i(\int_dds[1].data_0[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[10]~output .bus_hold = "false";
defparam \int_dds[1].data_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \int_dds[1].data_0[11]~output (
	.i(\int_dds[1].data_0[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[11]~output .bus_hold = "false";
defparam \int_dds[1].data_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \int_dds[1].data_0[12]~output (
	.i(\int_dds[1].data_0[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[12]~output .bus_hold = "false";
defparam \int_dds[1].data_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \int_dds[1].data_0[13]~output (
	.i(\int_dds[1].data_0[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[13]~output .bus_hold = "false";
defparam \int_dds[1].data_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \int_rio_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[0]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[0]~output .bus_hold = "false";
defparam \int_rio_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \int_rio_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[1]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[1]~output .bus_hold = "false";
defparam \int_rio_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \int_rio_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[2]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[2]~output .bus_hold = "false";
defparam \int_rio_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N16
cycloneive_io_obuf \int_rio_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[3]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[3]~output .bus_hold = "false";
defparam \int_rio_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N23
cycloneive_io_obuf \int_rio_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[4]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[4]~output .bus_hold = "false";
defparam \int_rio_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \int_rio_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[5]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[5]~output .bus_hold = "false";
defparam \int_rio_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \int_rio_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[6]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[6]~output .bus_hold = "false";
defparam \int_rio_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \int_rio_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[7]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[7]~output .bus_hold = "false";
defparam \int_rio_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N23
cycloneive_io_obuf \int_dds_pll_ref_sel~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_ref_sel),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_ref_sel~output .bus_hold = "false";
defparam \int_dds_pll_ref_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \int_dds_pll_sclk~output (
	.i(!\jc_ctrl_0|spi_jc|SCK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sclk),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sclk~output .bus_hold = "false";
defparam \int_dds_pll_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \int_dds_pll_sdi~output (
	.i(\jc_ctrl_0|spi_jc|MOSI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sdi),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sdi~output .bus_hold = "false";
defparam \int_dds_pll_sdi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \int_dds_pll_cs~output (
	.i(!\jc_ctrl_0|int_dds_pll_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_cs),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_cs~output .bus_hold = "false";
defparam \int_dds_pll_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \int_dds_pll_reset~output (
	.i(\jc_ctrl_0|int_dds_pll_reset~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_reset),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_reset~output .bus_hold = "false";
defparam \int_dds_pll_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \int_mfm_b_ref~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_ref),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_ref~output .bus_hold = "false";
defparam \int_mfm_b_ref~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \int_mfm_b_p~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_p),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_p~output .bus_hold = "false";
defparam \int_mfm_b_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \int_mfm_b_m~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_m),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_m~output .bus_hold = "false";
defparam \int_mfm_b_m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \int_mfm_a0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a0),
	.obar());
// synopsys translate_off
defparam \int_mfm_a0~output .bus_hold = "false";
defparam \int_mfm_a0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \int_mfm_a1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a1),
	.obar());
// synopsys translate_off
defparam \int_mfm_a1~output .bus_hold = "false";
defparam \int_mfm_a1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \int_mfm_sdo~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sdo),
	.obar());
// synopsys translate_off
defparam \int_mfm_sdo~output .bus_hold = "false";
defparam \int_mfm_sdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N2
cycloneive_io_obuf \int_mfm_sck~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sck),
	.obar());
// synopsys translate_off
defparam \int_mfm_sck~output .bus_hold = "false";
defparam \int_mfm_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneive_io_obuf \int_mfm_busy~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_busy),
	.obar());
// synopsys translate_off
defparam \int_mfm_busy~output .bus_hold = "false";
defparam \int_mfm_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \int_mfm_cnv~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_cnv),
	.obar());
// synopsys translate_off
defparam \int_mfm_cnv~output .bus_hold = "false";
defparam \int_mfm_cnv~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \ext_rio_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[0]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[0]~output .bus_hold = "false";
defparam \ext_rio_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \ext_rio_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[1]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[1]~output .bus_hold = "false";
defparam \ext_rio_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \ext_rio_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[2]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[2]~output .bus_hold = "false";
defparam \ext_rio_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \ext_rio_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[3]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[3]~output .bus_hold = "false";
defparam \ext_rio_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneive_io_obuf \ext_rio_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[4]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[4]~output .bus_hold = "false";
defparam \ext_rio_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \ext_rio_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[5]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[5]~output .bus_hold = "false";
defparam \ext_rio_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \ext_rio_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[6]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[6]~output .bus_hold = "false";
defparam \ext_rio_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \ext_rio_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[7]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[7]~output .bus_hold = "false";
defparam \ext_rio_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \fpga_tx~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_tx),
	.obar());
// synopsys translate_off
defparam \fpga_tx~output .bus_hold = "false";
defparam \fpga_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \spi_miso[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[0]),
	.obar(\spi_miso[0](n) ));
// synopsys translate_off
defparam \spi_miso[0]~output .bus_hold = "false";
defparam \spi_miso[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \spi_miso[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[1]),
	.obar(\spi_miso[1](n) ));
// synopsys translate_off
defparam \spi_miso[1]~output .bus_hold = "false";
defparam \spi_miso[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \spi_miso[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[2]),
	.obar(\spi_miso[2](n) ));
// synopsys translate_off
defparam \spi_miso[2]~output .bus_hold = "false";
defparam \spi_miso[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \spi_miso[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[3]),
	.obar(\spi_miso[3](n) ));
// synopsys translate_off
defparam \spi_miso[3]~output .bus_hold = "false";
defparam \spi_miso[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N23
cycloneive_io_obuf \out_clk_100MHz~output (
	.i(\out_clk_100MHz~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_clk_100MHz),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output .bus_hold = "false";
defparam \out_clk_100MHz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N23
cycloneive_io_obuf \reserve_3v3[0]~output (
	.i(!\jc_ctrl_0|int_dds_pll_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[0]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[0]~output .bus_hold = "false";
defparam \reserve_3v3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneive_io_obuf \reserve_3v3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[1]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[1]~output .bus_hold = "false";
defparam \reserve_3v3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cycloneive_io_obuf \reserve_3v3[2]~output (
	.i(!\jc_ctrl_0|spi_jc|SCK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[2]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[2]~output .bus_hold = "false";
defparam \reserve_3v3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneive_io_obuf \reserve_3v3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[3]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[3]~output .bus_hold = "false";
defparam \reserve_3v3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \reserve_3v3[4]~output (
	.i(\jc_ctrl_0|spi_jc|MOSI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[4]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[4]~output .bus_hold = "false";
defparam \reserve_3v3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N2
cycloneive_io_obuf \reserve_3v3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[5]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[5]~output .bus_hold = "false";
defparam \reserve_3v3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \reserve_3v3[6]~output (
	.i(\int_dds_pll_sdo~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[6]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[6]~output .bus_hold = "false";
defparam \reserve_3v3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N9
cycloneive_io_obuf \reserve_3v3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reserve_3v3[7]),
	.obar());
// synopsys translate_off
defparam \reserve_3v3[7]~output .bus_hold = "false";
defparam \reserve_3v3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneive_io_obuf \led[0]~output (
	.i(\led_processor_0|led_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N9
cycloneive_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N16
cycloneive_io_obuf \led[2]~output (
	.i(\led_processor_0|led_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N23
cycloneive_io_obuf \led[3]~output (
	.i(\led_processor_0|led_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N16
cycloneive_io_obuf \out_clk_100MHz~output(n) (
	.i(\out_clk_100MHz~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_clk_100MHz(n) ),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output(n) .bus_hold = "false";
defparam \out_clk_100MHz~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N10
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N18
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N20
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N28
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\~GND~combout ),
	.datad(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .lut_mask = 16'hEEEE;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N14
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\~GND~combout ),
	.datad(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .lut_mask = 16'hFFAA;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N16
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout  = \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout 

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\~GND~combout ),
	.datad(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .lut_mask = 16'hAAAA;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \sys_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~inputclkctrl_outclk }),
	.phasecounterselect({\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ,\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ,
\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout }),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \dds_gen[1].dds_inst|freq_val[0]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|freq_val[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|freq_val[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|freq_val[0]~feeder .lut_mask = 16'hFFFF;
defparam \dds_gen[1].dds_inst|freq_val[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N16
cycloneive_lcell_comb \startup_reset~feeder (
// Equation(s):
// \startup_reset~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\startup_reset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \startup_reset~feeder .lut_mask = 16'hFFFF;
defparam \startup_reset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N17
dffeas startup_reset(
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\startup_reset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\startup_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam startup_reset.is_wysiwyg = "true";
defparam startup_reset.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \startup_reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\startup_reset~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\startup_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \startup_reset~clkctrl .clock_type = "global clock";
defparam \startup_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \dds_gen[1].dds_inst|freq_val[0] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|freq_val[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|freq_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|freq_val[0] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|freq_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[0]~32 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[0]~32_combout  = (\dds_gen[1].dds_inst|freq_val [0] & (\dds_gen[1].dds_inst|dds_core|phase_accum [0] $ (VCC))) # (!\dds_gen[1].dds_inst|freq_val [0] & (\dds_gen[1].dds_inst|dds_core|phase_accum [0] & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[0]~33  = CARRY((\dds_gen[1].dds_inst|freq_val [0] & \dds_gen[1].dds_inst|dds_core|phase_accum [0]))

	.dataa(\dds_gen[1].dds_inst|freq_val [0]),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[0]~32_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[0]~32 .lut_mask = 16'h6688;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[0] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[0]~32_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[0] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[1]~34 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[1]~34_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [1] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [1] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[1]~35  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [1]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[0]~33 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[1]~34_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[1]~35 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[1]~34 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[1] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[1]~34_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[1] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[2]~36 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[2]~36_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [2] & (\dds_gen[1].dds_inst|dds_core|phase_accum[1]~35  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [2] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[1]~35  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[2]~37  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [2] & !\dds_gen[1].dds_inst|dds_core|phase_accum[1]~35 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[1]~35 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[2]~36_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[2]~36 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[2] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[2]~36_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[2] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[3]~38 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[3]~38_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [3] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [3] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[3]~39  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [3]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[2]~37 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[3]~38_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[3]~39 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[3]~38 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[3] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[3]~38_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[3] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[4]~40 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[4]~40_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [4] & (\dds_gen[1].dds_inst|dds_core|phase_accum[3]~39  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [4] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[3]~39  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[4]~41  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [4] & !\dds_gen[1].dds_inst|dds_core|phase_accum[3]~39 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[3]~39 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[4]~40_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[4]~40 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[4] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[4]~40_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[4] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[5]~42 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[5]~42_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [5] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [5] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[5]~43  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [5]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[4]~41 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[5]~42_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[5]~43 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[5]~42 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[5] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[5]~42_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[5] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[6]~44 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[6]~44_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [6] & (\dds_gen[1].dds_inst|dds_core|phase_accum[5]~43  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [6] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[5]~43  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[6]~45  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [6] & !\dds_gen[1].dds_inst|dds_core|phase_accum[5]~43 ))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[5]~43 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[6]~44_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[6]~44 .lut_mask = 16'hA50A;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[6] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[6]~44_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[6] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[7]~46 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[7]~46_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [7] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [7] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[7]~47  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [7]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[6]~45 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[7]~46_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[7]~47 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[7]~46 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[7] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[7]~46_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[7] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[8]~48 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[8]~48_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [8] & (\dds_gen[1].dds_inst|dds_core|phase_accum[7]~47  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [8] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[7]~47  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[8]~49  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [8] & !\dds_gen[1].dds_inst|dds_core|phase_accum[7]~47 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[7]~47 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[8]~48_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[8]~48 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[8] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[8]~48_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[8] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[9]~50 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[9]~50_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [9] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [9] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[9]~51  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [9]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[8]~49 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[9]~50_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[9]~51 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[9]~50 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[9] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[9]~50_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[9] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[10]~52 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[10]~52_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [10] & (\dds_gen[1].dds_inst|dds_core|phase_accum[9]~51  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [10] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[9]~51  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[10]~53  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [10] & !\dds_gen[1].dds_inst|dds_core|phase_accum[9]~51 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[9]~51 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[10]~52_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[10]~52 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[10] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[10]~52_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[10] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[11]~54 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[11]~54_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [11] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [11] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[11]~55  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [11]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[10]~53 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[11]~54_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[11]~55 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[11]~54 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[11] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[11]~54_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[11] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[12]~56 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[12]~56_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [12] & (\dds_gen[1].dds_inst|dds_core|phase_accum[11]~55  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [12] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[11]~55  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[12]~57  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [12] & !\dds_gen[1].dds_inst|dds_core|phase_accum[11]~55 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[11]~55 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[12]~56_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[12]~56 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[12] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[12]~56_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[12] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[13]~58 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[13]~58_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [13] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [13] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[13]~59  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [13]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[12]~57 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[13]~58_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[13]~59 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[13]~58 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[13] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[13]~58_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[13] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[14]~60 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[14]~60_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [14] & (\dds_gen[1].dds_inst|dds_core|phase_accum[13]~59  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [14] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[13]~59  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[14]~61  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [14] & !\dds_gen[1].dds_inst|dds_core|phase_accum[13]~59 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[13]~59 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[14]~60_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[14]~60 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[14] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[14]~60_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[14] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[15]~62 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[15]~62_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [15] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [15] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[15]~63  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [15]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[14]~61 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[15]~62_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[15]~63 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[15]~62 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[15] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[15]~62_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[15] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[16]~64 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[16]~64_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [16] & (\dds_gen[1].dds_inst|dds_core|phase_accum[15]~63  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [16] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[15]~63  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[16]~65  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [16] & !\dds_gen[1].dds_inst|dds_core|phase_accum[15]~63 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[15]~63 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[16]~64_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[16]~64 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[16] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[16]~64_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[16] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[17]~66 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[17]~66_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [17] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [17] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[17]~67  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [17]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[16]~65 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[17]~66_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[17]~67 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[17]~66 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[17] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[17]~66_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[17] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[18]~68 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[18]~68_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [18] & (\dds_gen[1].dds_inst|dds_core|phase_accum[17]~67  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [18] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[17]~67  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[18]~69  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [18] & !\dds_gen[1].dds_inst|dds_core|phase_accum[17]~67 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[17]~67 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[18]~68_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[18]~68 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[18] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[18]~68_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[18] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[19]~70 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[19]~70_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [19] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [19] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[19]~71  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [19]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[18]~69 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[19]~70_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[19]~71 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[19]~70 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[19] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[19]~70_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[19] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[20]~72 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[20]~72_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [20] & (\dds_gen[1].dds_inst|dds_core|phase_accum[19]~71  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [20] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[19]~71  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[20]~73  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [20] & !\dds_gen[1].dds_inst|dds_core|phase_accum[19]~71 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[19]~71 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[20]~72_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[20]~72 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[20] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[20]~72_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[20] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[21]~74 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[21]~74_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [21] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [21] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[21]~75  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [21]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[20]~73 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[21]~74_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[21]~75 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[21]~74 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[21] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[21]~74_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[21] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[22]~76 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[22]~76_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [22] & (\dds_gen[1].dds_inst|dds_core|phase_accum[21]~75  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [22] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[21]~75  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[22]~77  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [22] & !\dds_gen[1].dds_inst|dds_core|phase_accum[21]~75 ))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[21]~75 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[22]~76_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[22]~76 .lut_mask = 16'hA50A;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[22] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[22]~76_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[22] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [22]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[0] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[0] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[23]~78 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[23]~78_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [23] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [23] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[23]~79  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [23]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[22]~77 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[23]~78_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[23]~79 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[23]~78 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[23] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[23]~78_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[23] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [23]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[1] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[1] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[24]~80 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[24]~80_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [24] & (\dds_gen[1].dds_inst|dds_core|phase_accum[23]~79  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [24] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[23]~79  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[24]~81  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [24] & !\dds_gen[1].dds_inst|dds_core|phase_accum[23]~79 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[23]~79 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[24]~80_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[24]~80 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[24] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[24]~80_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[24] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|phase_accum [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[2] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[2] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[25]~82 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[25]~82_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [25] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [25] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[25]~83  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [25]))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[24]~81 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[25]~82_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[25]~83 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[25]~82 .lut_mask = 16'h3C3F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[25] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[25]~82_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[25] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [25]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[3] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[3] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[26]~84 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[26]~84_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [26] & (\dds_gen[1].dds_inst|dds_core|phase_accum[25]~83  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [26] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[25]~83  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[26]~85  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [26] & !\dds_gen[1].dds_inst|dds_core|phase_accum[25]~83 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[25]~83 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[26]~84_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[26]~84 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[26] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[26]~84_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[26] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [26]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[4] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[4] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[27]~86 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[27]~86_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [27] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [27] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[27]~87  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [27]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[26]~85 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[27]~86_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[27]~87 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[27]~86 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[27] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[27]~86_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[27] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [27]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[5] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[5] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[28]~88 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[28]~88_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [28] & (\dds_gen[1].dds_inst|dds_core|phase_accum[27]~87  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [28] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[27]~87  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[28]~89  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [28] & !\dds_gen[1].dds_inst|dds_core|phase_accum[27]~87 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[27]~87 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[28]~88_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[28]~88 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[28] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[28]~88_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[28] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [28]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[6] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[6] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[29]~90 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[29]~90_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [29] & (!\dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 )) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [29] & 
// ((\dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 ) # (GND)))
// \dds_gen[1].dds_inst|dds_core|phase_accum[29]~91  = CARRY((!\dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 ) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [29]))

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[28]~89 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[29]~90_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[29]~91 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[29]~90 .lut_mask = 16'h5A5F;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[29] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[29]~90_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[29] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|phase_accum [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[7] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[7] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[30]~92 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[30]~92_combout  = (\dds_gen[1].dds_inst|dds_core|phase_accum [30] & (\dds_gen[1].dds_inst|dds_core|phase_accum[29]~91  $ (GND))) # (!\dds_gen[1].dds_inst|dds_core|phase_accum [30] & 
// (!\dds_gen[1].dds_inst|dds_core|phase_accum[29]~91  & VCC))
// \dds_gen[1].dds_inst|dds_core|phase_accum[30]~93  = CARRY((\dds_gen[1].dds_inst|dds_core|phase_accum [30] & !\dds_gen[1].dds_inst|dds_core|phase_accum[29]~91 ))

	.dataa(gnd),
	.datab(\dds_gen[1].dds_inst|dds_core|phase_accum [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[29]~91 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[30]~92_combout ),
	.cout(\dds_gen[1].dds_inst|dds_core|phase_accum[30]~93 ));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[30]~92 .lut_mask = 16'hC30C;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[30] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[30]~92_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[30] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [30]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[8] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[8] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|phase_accum[31]~94 (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|phase_accum[31]~94_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [31] $ (\dds_gen[1].dds_inst|dds_core|phase_accum[30]~93 )

	.dataa(\dds_gen[1].dds_inst|dds_core|phase_accum [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dds_gen[1].dds_inst|dds_core|phase_accum[30]~93 ),
	.combout(\dds_gen[1].dds_inst|dds_core|phase_accum[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[31]~94 .lut_mask = 16'h5A5A;
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \dds_gen[1].dds_inst|dds_core|phase_accum[31] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|phase_accum[31]~94_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|phase_accum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[31] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|phase_accum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder (
// Equation(s):
// \dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder_combout  = \dds_gen[1].dds_inst|dds_core|phase_accum [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|phase_accum [31]),
	.cin(gnd),
	.combout(\dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \dds_gen[1].dds_inst|dds_core|sin_addr[9] (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_core|sin_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[1].dds_inst|dds_core|sin_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[9] .is_wysiwyg = "true";
defparam \dds_gen[1].dds_inst|dds_core|sin_addr[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y4_N0
cycloneive_ram_block \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\dds_gen[1].dds_inst|dds_core|sin_addr [9],\dds_gen[1].dds_inst|dds_core|sin_addr [8],\dds_gen[1].dds_inst|dds_core|sin_addr [7],\dds_gen[1].dds_inst|dds_core|sin_addr [6],\dds_gen[1].dds_inst|dds_core|sin_addr [5],\dds_gen[1].dds_inst|dds_core|sin_addr [4],
\dds_gen[1].dds_inst|dds_core|sin_addr [3],\dds_gen[1].dds_inst|dds_core|sin_addr [2],\dds_gen[1].dds_inst|dds_core|sin_addr [1],\dds_gen[1].dds_inst|dds_core|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sin_16_1024.mif";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_slave:dds_gen[1].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'hE6E6ED33682349406E1D827AFA5B9D061EDD559E48E15F1EC6FF4E8E3A972872B093E7C1C857E5CFD6626CD439047634F77A3459CCB6431584DF6E365ECF3884B65547B2607BDFC1C95926D086D2B0FE51127DB939CB850E2CEA5F248CC3A0778F6F8CB0CDA16E15BA30C43807F977993B550630F063A7CEE5014007B5B3C659;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h67F1979B3550822E8E027EFE5E9F075F9E461EAD358238D84A1401FCDC5D260EC74391C11CAC653A20D44C17043E7D6DCE770164A4CB624F76E3054E8D39968822807FDFBFC7D7E63036AAA4FA51127EBA1A6BF55259066F2E1246E2509807E1DFE76F75B9DC75FADF60A95126D288DC3A04F574B75A4C75E2C54E9D49A290278381A0C05828928883D1B8C858271107834160903C180A038140802008000000000000202020140E0A0603C24160D0784427160C86E3D22128A258301A0E07840A29269D53AC578C769375D2F58143A37289B512A560B7DFB1D9DD6EF79DDFF800426251B924B86F41A5954BF69BA1FB12944FAA96AC0E635FC7EFFDC1E28209;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h68E68D53B05B8F7894B69364C067773D6F98405C4C352214EC672C124743B1E0F49C5F301C504A3623960D37AC62795FC1E9F97EF098E0BA8254335E7199FD9719B3ED00450503BA7D8EF08C506D593DE7941E38312316EE185CDAC38CDBF8C1C3A332497CEA8B50EE19CE4FD848513FAB1B5089B59325C1F7878987B553661338B3E5F8DF6131590CB67345A8D77D3F6010393526D98FD9757F21C1F9890AC875CBAA394EBFEC7C615239E556DD87D06E7A5EB824766E5034A0936B4E6F9A00191912CC97DCB6BF91E27D8505A462F9E122AA61B71EA0E13900B171C568D78D4F6C183E37A81A30299D932BC6FB89CB0885CBA63349BCEA7B2091C9A130C77B;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h49AAB84D9F84203E36A6D92F792D4F01AEED8246C6347AF1D315A0DB733C5F887090734F325E91EA45CF3BC7F8068866C4AAF9CF0F9C58311AFEBFF84A4C39A6980E6864CAAF7DD171FD8101A160F8A061B9E152CA7DC727B5EBFE0323A2D9F138BC6E3EE3539AC5DF2BB3E8FBC182923188FE9B5B349DB0891CFAB172C66977DD7F802040382819CFC9555B05AEED8145E5940AADA6F990D1EDB91DAF67F81E2018908A46238A05209F56AED92D7723C5FB0A8B48A5B38A1D3AB162B65D6FD87C7E5F3FA7D76D777C2E4737A7D8EEF87CBE9F6FC3E7F5FC7EBF7FDFF7FFFFFFFFFFFFDFDFDFEBF1F5F9FC3DBE9F2F87BBD8E9F3791C2DDED75DA7CFE5F1F87B;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF5D6D962AC53A873896C8A2D0A7EBC5C8D764AED5A9F48204E26229108622007FFBD9DAE46DB4790BE5A6AB409645E04ED6BB0556953F19CA03810023E1D7DF6971972AC4FA470876B496C9B3F9888C29067BFA3B3CADDEB1398D3EDB8BC4E1F0B63A0CFE3AFB5C9DC69F2C8539D86A03E1606810F671F457DABCCA18E660268E64C12FFBAFAFC4582710F73AF92A6C2186BE1C7CEDCE911E7A3253C7324073E3C5CCDB6831574AF11E631B027B7AEC054E4AF764A6CDA3E087876784AAC99ECC74C1A07209ECEA6F3498CBA572882C09FEFC6CAD92670268A80DE3E0676F5378A3455C6B14013839EADC61AA922782F9185A147DB8991AFCB5F6C94B1906400;
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \int_dds[0].data_1[0]~0 (
// Equation(s):
// \int_dds[0].data_1[0]~0_combout  = !\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[0]~0 .lut_mask = 16'h00FF;
defparam \int_dds[0].data_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \int_dds[0].data_1[0]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[0]~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \int_dds[0].data_1[1]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[1]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \int_dds[0].data_1[1]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \int_dds[0].data_1[2]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[2]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \int_dds[0].data_1[2]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \int_dds[0].data_1[3]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[3]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \int_dds[0].data_1[3]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \int_dds[0].data_1[4]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[4]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \int_dds[0].data_1[4]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \int_dds[0].data_1[5]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[5]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \int_dds[0].data_1[5]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \int_dds[0].data_1[6]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[6]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \int_dds[0].data_1[6]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \int_dds[0].data_1[7]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[7]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \int_dds[0].data_1[7]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \int_dds[0].data_1[8]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[8]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \int_dds[0].data_1[8]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y5_N0
cycloneive_ram_block \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\dds_gen[1].dds_inst|dds_core|sin_addr [9],\dds_gen[1].dds_inst|dds_core|sin_addr [8],\dds_gen[1].dds_inst|dds_core|sin_addr [7],\dds_gen[1].dds_inst|dds_core|sin_addr [6],\dds_gen[1].dds_inst|dds_core|sin_addr [5],\dds_gen[1].dds_inst|dds_core|sin_addr [4],
\dds_gen[1].dds_inst|dds_core|sin_addr [3],\dds_gen[1].dds_inst|dds_core|sin_addr [2],\dds_gen[1].dds_inst|dds_core|sin_addr [1],\dds_gen[1].dds_inst|dds_core|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "sin_16_1024.mif";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds_slave:dds_gen[1].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = 1024'hDFDFE7EDF4F97C3FDFBFCFDFCBE3F0FBFDBEBF4F9FCBE3E8F7FBDDCED767AFD6EA74F83C0E7F3B9BCCE5F2B93C8E46DF6FB6DB6DB6DB6DB6DB6DA6D3E9F51A9D4EAB57ACD76BF2392CA65B319ACE67F2394CB6271980C1E1B158EC161B158EC1DDEF971BB5EEE377BE5CAF17FBADB2C76AB0DA2C167B7D9EC168B0DAAA75CAAD;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h7EB353AED62A55DAC54EBF4BA3D0E9F4CA45168740A75329548A3D1A6B3499CCE67339A4D66D379C4EA793E984CE4D2996C82492996C8A4F2C90C9E5B2395486512F93C7E2F1F8C44635148F462251D8C44E3F1A8B44E3F1C8CC5E2B1388C421F0E86C361B0E8743E01028241A110B8740A0B0986C0A0F0C80C1E1B03854061100844021101854121B07814320F028742A0D0287C32150782C12050180402010080406050482C1E150C87C0A0D0A8740A0F0C8141E1B048540611008440211018540E1B0780C320F0286C260B028742E11068240A010F8743A1B0D86C3A1F0080C4E2B178CC723F138B46A3F138C47625188F45235118C47E2F1F8BC7E512195;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h48E5B2790CB24F2296CA6492096CA64D23904FA793A9C4DE6D359A4CE673399CD26B369BD22954CA75028745A45329F43A3D2E9F43AC576A558AED4EB35FAAD72A75AA8DA2C167B7D9EC168B0DAAC76CB2DBEF172BE5DEE37BBB5C6F977B9DFB1586C163B1586C1E031989C3613239FCE66B3196CA64B239FCF6B357AAD4EA751A7D3E9B4DA6DB6DB6DB6DB6DB6FB7DC6E393CAE5F339BCEE7F0383C3E275BAFD9ED773BDDFE8F4FABE7F4FAFDBEFF0F8FCBE7F4FEFFDF0F97D3EDF9FDFF7E00202018120B0683C020403020341C0F04024140B060341C170804223128985029158B07C3F180C464331A0D46C371B92090492492492492492492592C160AE562;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hB154A85328940DC6D359A4CE6531980DC6B349D8E67F3E1E4EA713E9E4EA713E221068E44A111C8841A350E804524D38954F25D3E98482613E974F25558A3552814CAC5129D5AA253AB140B45C2F160B35BAE978BF58ACD6AB75C2E594CB6633198CC65B2992C863B1586C167B31B2D66937DB6D669375B0D36F361A4DC6AB79AED06C381D0E073BB9CAEB70B9DDAE273BB1C0E574BB1C0E3733A1D4EC773BDE0F1793C9E4F178BC1FEFD7DBE5EEF478BF5F4F6793F5F0F37F3E1E4FC7ABF9EEFF7BBFDEEFE7ABEDE4F87EBCDF0FD78BD5F2FD783CDEAF87D3EDFAFE7FBFDFEFF7FBF9FAFB7D3E1EAF3783F5F2F578BF5F0F37EBE1E4FB7ABF9EEFF7BBFDEEFE;
defparam \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h7ABF1E4F87F3CDF0FD793D9F4FD78BD1EEF97DBF5FEF078BC5E4F2793C5E0FF7F3B1D4E87338DC0EC74B95C0EC73B89DAE770BADCAEE73B81D0E074381AEDE6AB71A4D86F34DB0DD69359B6DF69359B2DC6FB0586C563B2192CA65B3198CC6632D94C9642DD6AB358AFD78BA5BACD60BC5C2D160BC53A895AA7512B14CA05528D58A55725D3E98482613E974F25538934D2410E8D41A211C8444A39068846204EA793E9C4EA793E1FCE6763C9ECDC6031994CE69359B4DC603094CA8552B158AE582C164B2592492492492492490482391C6C351A0CC6431180FC7C3C1D8A450261288C4220170B054180B05024100F07034180B010020F0682C120602008000;
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \int_dds[0].data_1[9]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[9]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \int_dds[0].data_1[9]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \int_dds[0].data_1[10]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[10]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \int_dds[0].data_1[10]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \int_dds[0].data_1[11]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[11]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[11]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \int_dds[0].data_1[11]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \int_dds[0].data_1[12]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[12]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \int_dds[0].data_1[12]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \int_dds[0].data_1[13]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[13]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \int_dds[0].data_1[13]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sin_16_1024.mif";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_slave:dds_gen[0].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 18;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 18;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 36'h000C80000;
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneive_lcell_comb \int_dds[0].data_0[0]~0 (
// Equation(s):
// \int_dds[0].data_0[0]~0_combout  = !\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[0]~0 .lut_mask = 16'h00FF;
defparam \int_dds[0].data_0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \int_dds[0].data_0[0]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[0]~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneive_lcell_comb \int_dds[0].data_0[1]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[1]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \int_dds[0].data_0[1]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \int_dds[0].data_0[2]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[2]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \int_dds[0].data_0[2]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \int_dds[0].data_0[3]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[3]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \int_dds[0].data_0[3]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \int_dds[0].data_0[4]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[4]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \int_dds[0].data_0[4]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \int_dds[0].data_0[5]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[5]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \int_dds[0].data_0[5]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N30
cycloneive_lcell_comb \int_dds[0].data_0[6]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[6]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \int_dds[0].data_0[6]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N0
cycloneive_lcell_comb \int_dds[0].data_0[7]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[7]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \int_dds[0].data_0[7]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \int_dds[0].data_0[8]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[8]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \int_dds[0].data_0[8]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneive_lcell_comb \int_dds[0].data_0[9]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[9]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \int_dds[0].data_0[9]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \int_dds[0].data_0[10]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[10]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_0[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_0[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \int_dds[0].data_0[10]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N12
cycloneive_lcell_comb \int_dds[0].data_0[11]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[11]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \int_dds[0].data_0[11]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \int_dds[0].data_0[12]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[12]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \int_dds[0].data_0[12]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneive_lcell_comb \int_dds[0].data_0[13]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[13]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \int_dds[0].data_0[13]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[0].data_0[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \int_dds[1].data_1[0]~0 (
// Equation(s):
// \int_dds[1].data_1[0]~0_combout  = !\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[0]~0 .lut_mask = 16'h00FF;
defparam \int_dds[1].data_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \int_dds[1].data_1[0]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[0]~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \int_dds[1].data_1[1]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[1]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \int_dds[1].data_1[1]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \int_dds[1].data_1[2]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[2]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \int_dds[1].data_1[2]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \int_dds[1].data_1[3]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[3]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \int_dds[1].data_1[3]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneive_ram_block \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\dds_gen[1].dds_inst|dds_core|sin_addr [9],\dds_gen[1].dds_inst|dds_core|sin_addr [8],\dds_gen[1].dds_inst|dds_core|sin_addr [7],\dds_gen[1].dds_inst|dds_core|sin_addr [6],\dds_gen[1].dds_inst|dds_core|sin_addr [5],\dds_gen[1].dds_inst|dds_core|sin_addr [4],
\dds_gen[1].dds_inst|dds_core|sin_addr [3],\dds_gen[1].dds_inst|dds_core|sin_addr [2],\dds_gen[1].dds_inst|dds_core|sin_addr [1],\dds_gen[1].dds_inst|dds_core|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sin_16_1024.mif";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds_slave:dds_gen[3].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'hFE7E7EDF3F87B7D5E6F1F83BBDAEBF53A1CDE571F89C1DF6EF6FB4D8EBB57A8D2E8B3F9CCCE57258FC66270D83C05F6F577BA5C6DD6BB4596C55FAE566AD53A85369547A25067D3C9CCDA673096CAA4F259147E39198BC52230E85C260D03803F9F6F87B3CDE0EE75BA1CCE370379B6D96B351A2CF663258EC5613017ABB5C2D;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h966B157AB154A852A8D429E4E269309549A451E8D45A210C8441200FC7C3D1E0EC74391C0DC6C351A0CC6431184BE5D2D964B0562A148A24F269309448239148842200FC7A3C1D0E470361A8CC6431178B85A2B150A45026128904622108803E1D0E06C34190C05C2C160A850261208840200F070341A0C0582C1409048201007038180C050281008030180C04020100402010080000000000000000000000000000000000000000000000002010080404020100C0603020100A05030180E070402012090502C160C068341C0F080402212098502A160B05C30190D06C381D0F8804222118904A26140A4542B168B85E31190CC6A361C0E4743C1E8FC8042221;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h148E48251309A4F28948A8562C164B65D2F984C464331A0D46C371C0E4743B1E0F47C3F201048443221168D47A4526954C269389E50A8D4AA8552B15EB159AD970BB5EB0184C563B2598CF68B51ACD96DB79C0E3733A1D6EE783CDECF87DBFA010383426170E88C522F198E47E452593CAA5B3099CDA733C9F5068947A5536A153AB566B95FB1596D16BB75C6E977BD5F70183C3627198FC9657339CCFE8B4BA8D5EBB63B4DBEEF7DC1E271F95CDE8753AFDAEEF83C7E6F57B7E1F3FB7E7F80001818120C078482A190E07C4425140AC5E321A8E0763E20910904B27144A8572D174C063331A8DA70399D8F27C3FA090A8845A3922944BA693AA051A9952AC57;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hAC96AB85DAF982C36332598CF69355B0DA6EB81C6E6743ADDCF17A3D9F2FC7FC06090784C321F118A45E331C8FC86492694CAE5D3099CDA713A9ECFE8544A3D26994EA854EAB57AD572BD61B1D96CF6AB65BAE172BA5DEF37BBEDFF0383C2E1F138BC6E3F2393CAE5F339BCEE7B41A2D269B4FA9D5EB75DB0D96CF6BB7DC6EB77BDDFF0385C3E2F1B8FC9E57339BCEE8747A5D4EAF5BAFD9ED76FB9DDEF77FC1E2F1F93CBE6F3FA3D3E9F57AFD9EDF77BFDFF0F8FCBE5F3FA7D3EBF6FB7DFEFF8FC7E7F3FAFD7EFF7FCFE7F3FBFDFEFFBFDFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFF7FBFBFDFEFF3F9FCFDFEFF5FAFCFE7F1F8F;
defparam \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hBFDFEDF6FAFD3E9F3F97CBE3F0F7FBFDDEDF67AFD5E9F4FA3CFE6F2F93C7E2F077FBDDDEE76FB5D9EBF5BABD4E9747A1CEE6F3395C9E3F1B8BC3E17037FBDDDEEB71B7DAECF65B0D76B757A9D3E9B49A2D067B3B9BCCE5F2B93C8E3F1B8BC4E1F0B83C0DFEFB7BBCDDEE972B85BAD96AB3D96C761AF572B557AAD4EA14EA65268F44A14FE7B3A9C4DA6730974AE5326924863F1C8CC5E291187C32130782405FEFC7CBD9E8F1773ADD0E671B81BADA6C355A4CF663258CC360AF976B85AAC95EAC54A9946A04EA692E9448A39168842A08FE7C3C9D8E670369A8CC6330174B4572A1449C4B24110823E1D8E06A32178AC50251107C38190A8481E0C048180600;
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N16
cycloneive_lcell_comb \int_dds[1].data_1[4]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[4]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N17
dffeas \int_dds[1].data_1[4]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N2
cycloneive_lcell_comb \int_dds[1].data_1[5]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[5]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N3
dffeas \int_dds[1].data_1[5]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N0
cycloneive_lcell_comb \int_dds[1].data_1[6]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[6]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N1
dffeas \int_dds[1].data_1[6]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N10
cycloneive_lcell_comb \int_dds[1].data_1[7]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[7]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N11
dffeas \int_dds[1].data_1[7]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N28
cycloneive_lcell_comb \int_dds[1].data_1[8]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[8]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N29
dffeas \int_dds[1].data_1[8]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N22
cycloneive_lcell_comb \int_dds[1].data_1[9]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[9]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N23
dffeas \int_dds[1].data_1[9]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N12
cycloneive_lcell_comb \int_dds[1].data_1[10]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[10]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N13
dffeas \int_dds[1].data_1[10]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N14
cycloneive_lcell_comb \int_dds[1].data_1[11]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[11]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N15
dffeas \int_dds[1].data_1[11]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y16_N8
cycloneive_lcell_comb \int_dds[1].data_1[12]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[12]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y16_N9
dffeas \int_dds[1].data_1[12]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cycloneive_ram_block \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\dds_gen[1].dds_inst|dds_core|sin_addr [9],\dds_gen[1].dds_inst|dds_core|sin_addr [8],\dds_gen[1].dds_inst|dds_core|sin_addr [7],\dds_gen[1].dds_inst|dds_core|sin_addr [6],\dds_gen[1].dds_inst|dds_core|sin_addr [5],\dds_gen[1].dds_inst|dds_core|sin_addr [4],
\dds_gen[1].dds_inst|dds_core|sin_addr [3],\dds_gen[1].dds_inst|dds_core|sin_addr [2],\dds_gen[1].dds_inst|dds_core|sin_addr [1],\dds_gen[1].dds_inst|dds_core|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sin_16_1024.mif";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_slave:dds_gen[2].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'hE6E6ED3368274B416E9DC27AFA5B9D061FDDD5DE68F15F1EC6FF4E8E7AB7387AB493E7C1C857E5DFDE666ED539847634F77A345BCDB6C355A4DF6E365ECF3884F67557BA647BDFC1C95926D08ED6B2FF51927DB939CB850E2DEADF64ACD3A8778F6F8CB0CDA17E1DBE32C53887F977993B550631F0E3E7EEF5094407B5B3C659;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h67F19F9F375182AECE227EFE5E9F075F9E463EBD3D863AD94A9441FCDC5D260EC74391C13CBC6D3E22D54C97443E7D6DCE770164A4CB625F7EE7074F8DB9D6A832887FDFBFC7D7E63036AAA4FA5112FEFA3A7BFD565B076FAE5266F2589C07E1DFE76F75B9DC75FADF60A95126D288DC3A05F5F4F77A5C7DE6C74F9DC9E2B0378B85A2C158A8D2A893D9BCCA59279147A35168943E190A83C16090280C020100804020302824160F0A8643E25168D47A4527964CA6F3DA252AA358B05A2E178C0E2B279DD3EC779C7E9777D3F58143A37289B512A560B7DFB1D9DD6EF79DDFF840627259BD26B96FC1E5B55BFE9FA3FB12944FAA96AC0E635FC7EFFDE1F28A0D;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h6AE78DD3F07B9F7894B69364C067773D6F9C425D4CB56234FC6F2C124743B1E0F49C5F341E514AB663B61D3FAC62795FC1E9F97EF89CE2BB82D4737E7199FD9719B3ED4065150BBE7F8FF08C506D593DE7961F38B16336FE185CDAC38CDBF8E1D3AB364B7DEA8B50EE19CE4FDA4951BFEB3B5089B59325C1F7C7A997BD57661338B3E5F8DF69355B0DB6F345A8D77D3F621139B566F99FD9757F21C1F9C92AD87DCFAA394EBFEC7C715A3DE757DD87D06E7A5EBC26776ED074A0936B4E6F9A00191912CC97D8B4BE91623D8505A462F9E0222A21970EA0E13900B1718548C7854B6C183E37A81A202199912AC67B89CB0885CBA432493CAA5B2091C9A130C77B;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h098AA8459B84203E36A6D92F71294D00AE6D8246C6347AF1D215209B532C57887090734F325E81E241CD3AC778068866C4AAF9CE0F1C18110AF6BBF84A4C39A6980E6060C8AE7D5131DD8101A160F8A061B9C142C279C526B56BBE0323A2D9F138BC6E3EC34392C1DD2AB368BBC182923188FE9B5B349DA08118F8B072462957CD77802040382819CFC9555B05AEED0105C58402A9A4F89051AD990DA763F81E2018908A46238A05209F56AED92D7723C5FA0A0B0885A3821938B062361D4FC8747A5D3EA7572D576C264335A6D86EB85CAE976BC1E6F57C3E9F6FD7F3FDFEFF7FBFDFCFD7DBE9F0F579BC1DAE972B85BAD869B3590C25DAD55CA74FA5D1E873;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hF1D4D8622C1388638168882C0A7EBC5C8D764AED5A9F48204E26229108622007BF9D8DA642D946903E1A4AA401605C04ED6BB0556953F19CA03810021E0D75F29518722C0F8460876B496C9B3F9888C29063BDA2B34A9DCB0390D3EDB8BC4E1F0B63A0CBE1AEB5499C49E2C0539D86A03E16068107631D447D2B8C818E660268E64C12BF9AEAF44180700F73AF92A6C21869E0C74E9CC901E7A3253C7324071E2C54C9B4821574AF11E631B025B6AE4014C4AF764A6CDA3E0838566842A899ECC74C1A072096CAA4F2490CBA572882C09DEEC64A990660268A80DE3E0636D527823055C6B14013838EA5C218A822782F9185A143D988912F8B5F6C94B1906400;
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \int_dds[1].data_1[13]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[13]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N25
dffeas \int_dds[1].data_1[13]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \int_dds[1].data_0[0]~0 (
// Equation(s):
// \int_dds[1].data_0[0]~0_combout  = !\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[0]~0 .lut_mask = 16'h00FF;
defparam \int_dds[1].data_0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \int_dds[1].data_0[0]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[0]~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneive_lcell_comb \int_dds[1].data_0[1]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[1]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N3
dffeas \int_dds[1].data_0[1]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \int_dds[1].data_0[2]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[2]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N17
dffeas \int_dds[1].data_0[2]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N30
cycloneive_lcell_comb \int_dds[1].data_0[3]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[3]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N31
dffeas \int_dds[1].data_0[3]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneive_lcell_comb \int_dds[1].data_0[4]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[4]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N13
dffeas \int_dds[1].data_0[4]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \int_dds[1].data_0[5]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[5]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N15
dffeas \int_dds[1].data_0[5]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \int_dds[1].data_0[6]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[6]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N1
dffeas \int_dds[1].data_0[6]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \int_dds[1].data_0[7]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[7]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \int_dds[1].data_0[7]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y8_N0
cycloneive_ram_block \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\dds_gen[1].dds_inst|dds_core|sin_addr [9],\dds_gen[1].dds_inst|dds_core|sin_addr [8],\dds_gen[1].dds_inst|dds_core|sin_addr [7],\dds_gen[1].dds_inst|dds_core|sin_addr [6],\dds_gen[1].dds_inst|dds_core|sin_addr [5],\dds_gen[1].dds_inst|dds_core|sin_addr [4],
\dds_gen[1].dds_inst|dds_core|sin_addr [3],\dds_gen[1].dds_inst|dds_core|sin_addr [2],\dds_gen[1].dds_inst|dds_core|sin_addr [1],\dds_gen[1].dds_inst|dds_core|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sin_16_1024.mif";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds_slave:dds_gen[2].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = 1024'h1F8FC7E3F1F8F87C3E1F0F87A3D1E8F47A3C1E0F0783C1D8EC763B1D8E8743A1D0E872391C8E472381C0E070381C0DC6E371B8DC6C361B0D86C351A8D46A351A8D068341A0D06633198CC6633190C86432190C46231188C46230180C06030180BC5E2F178BC5E2E170B85C2E170B45A2D168B45A2C160B0582C160B0562B158A;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hC562B150A8542A150A85429148A45229148A45028140A05028140A04E271389C4E271389C4C26130984C26130984A25128944A25128944A241209048241209048241208C46231188C46231188C46231108844221108844221108844221108842211088442211088442211088442211088442201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201088442211088442211088442211088442211088844221108844221108844221108844231188C46231188C46231188C4824120;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h904824120904824128944A25128944A25128984C26130984C261309C4E271389C4E27138A05028140A05028140A45229148A45229150A8542A150A8542B158AC562B158B0582C160B0582C168B45A2D168B45C2E170B85C2E178BC5E2F178BC6030180C06030188C46231188C46432190C86433198CC6633198D068341A0D06A351A8D46A351B0D86C361B0DC6E371B8DC70381C0E070381C8E472391C8E8743A1D0E8763B1D8EC763C1E0F0783C1E8F47A3D1E8F87C3E1F0F87E3F1F8FC7E000000000000000402010080404020100804030180C0603020100804020140A05028140C06030180C070381C0E0703820100804020120904824120A05028140A05;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h02C160B0582C180C06030180C068341A0D068381C0E070381C0F0783C1E0F0784020100804020110884422110884824120904824130984C26130984C28140A05028140A8542A150A8542A160B0582C160B0582E170B85C2E170B85C30180C06030180C06032190C86432190C864341A0D068341A0D068341B0D86C361B0D86C361B0D870381C0E070381C0E070381C0E8743A1D0E8743A1D0E8743A1D0E8743C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hF87C3E1F0F87C3E1F0F87C3E1F0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0743A1D0E8743A1D0E8743A1D0E8743A1C0E070381C0E070381C0E070361B0D86C361B0D86C361B0D068341A0D068341A0D06432190C86432190C86030180C06030180C05C2E170B85C2E170B8582C160B0582C160A8542A150A8542A140A05028140A04C26130984C2613090482412090482211088442211080402010080401E0F0783C1E0F070381C0E070381A0D068341A0C06030180C0602C160B0582C140A05028140A048241209048201008040200E070381C0E07030180C06030140A050281408040201008030180C0603010080402010040201008040000000000000;
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \int_dds[1].data_0[8]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[8]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N1
dffeas \int_dds[1].data_0[8]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \int_dds[1].data_0[9]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[9]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N27
dffeas \int_dds[1].data_0[9]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \int_dds[1].data_0[10]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[10]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \int_dds[1].data_0[10]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneive_lcell_comb \int_dds[1].data_0[11]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[11]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N15
dffeas \int_dds[1].data_0[11]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \int_dds[1].data_0[12]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[12]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N13
dffeas \int_dds[1].data_0[12]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \int_dds[1].data_0[13]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[13]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N3
dffeas \int_dds[1].data_0[13]~reg0 (
	.clk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_dds[1].data_0[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~6 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~6_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [3] & (!\jc_ctrl_0|spi_jc|Add0~5 )) # (!\jc_ctrl_0|spi_jc|SCK_cnt [3] & ((\jc_ctrl_0|spi_jc|Add0~5 ) # (GND)))
// \jc_ctrl_0|spi_jc|Add0~7  = CARRY((!\jc_ctrl_0|spi_jc|Add0~5 ) # (!\jc_ctrl_0|spi_jc|SCK_cnt [3]))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|spi_jc|Add0~5 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~6_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~7 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~6 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|spi_jc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~8 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~8_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [4] & (\jc_ctrl_0|spi_jc|Add0~7  $ (GND))) # (!\jc_ctrl_0|spi_jc|SCK_cnt [4] & (!\jc_ctrl_0|spi_jc|Add0~7  & VCC))
// \jc_ctrl_0|spi_jc|Add0~9  = CARRY((\jc_ctrl_0|spi_jc|SCK_cnt [4] & !\jc_ctrl_0|spi_jc|Add0~7 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|spi_jc|Add0~7 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~8_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~9 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~8 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|spi_jc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
cycloneive_lcell_comb \jc_ctrl_0|Equal0~3 (
// Equation(s):
// \jc_ctrl_0|Equal0~3_combout  = (!\jc_ctrl_0|data_byte_cnter [17] & (!\jc_ctrl_0|data_byte_cnter [18] & (!\jc_ctrl_0|data_byte_cnter [16] & !\jc_ctrl_0|data_byte_cnter [19])))

	.dataa(\jc_ctrl_0|data_byte_cnter [17]),
	.datab(\jc_ctrl_0|data_byte_cnter [18]),
	.datac(\jc_ctrl_0|data_byte_cnter [16]),
	.datad(\jc_ctrl_0|data_byte_cnter [19]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~3 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneive_lcell_comb \jc_ctrl_0|Equal0~0 (
// Equation(s):
// \jc_ctrl_0|Equal0~0_combout  = (!\jc_ctrl_0|data_byte_cnter [6] & (!\jc_ctrl_0|data_byte_cnter [5] & (!\jc_ctrl_0|data_byte_cnter [7] & !\jc_ctrl_0|data_byte_cnter [4])))

	.dataa(\jc_ctrl_0|data_byte_cnter [6]),
	.datab(\jc_ctrl_0|data_byte_cnter [5]),
	.datac(\jc_ctrl_0|data_byte_cnter [7]),
	.datad(\jc_ctrl_0|data_byte_cnter [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~0 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneive_lcell_comb \jc_ctrl_0|Equal0~1 (
// Equation(s):
// \jc_ctrl_0|Equal0~1_combout  = (!\jc_ctrl_0|data_byte_cnter [11] & (!\jc_ctrl_0|data_byte_cnter [9] & (!\jc_ctrl_0|data_byte_cnter [10] & !\jc_ctrl_0|data_byte_cnter [8])))

	.dataa(\jc_ctrl_0|data_byte_cnter [11]),
	.datab(\jc_ctrl_0|data_byte_cnter [9]),
	.datac(\jc_ctrl_0|data_byte_cnter [10]),
	.datad(\jc_ctrl_0|data_byte_cnter [8]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~1 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneive_lcell_comb \jc_ctrl_0|Equal0~2 (
// Equation(s):
// \jc_ctrl_0|Equal0~2_combout  = (!\jc_ctrl_0|data_byte_cnter [15] & (!\jc_ctrl_0|data_byte_cnter [14] & (!\jc_ctrl_0|data_byte_cnter [13] & !\jc_ctrl_0|data_byte_cnter [12])))

	.dataa(\jc_ctrl_0|data_byte_cnter [15]),
	.datab(\jc_ctrl_0|data_byte_cnter [14]),
	.datac(\jc_ctrl_0|data_byte_cnter [13]),
	.datad(\jc_ctrl_0|data_byte_cnter [12]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~2 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N18
cycloneive_lcell_comb \jc_ctrl_0|Equal0~4 (
// Equation(s):
// \jc_ctrl_0|Equal0~4_combout  = (\jc_ctrl_0|Equal0~3_combout  & (\jc_ctrl_0|Equal0~0_combout  & (\jc_ctrl_0|Equal0~1_combout  & \jc_ctrl_0|Equal0~2_combout )))

	.dataa(\jc_ctrl_0|Equal0~3_combout ),
	.datab(\jc_ctrl_0|Equal0~0_combout ),
	.datac(\jc_ctrl_0|Equal0~1_combout ),
	.datad(\jc_ctrl_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~4 .lut_mask = 16'h8000;
defparam \jc_ctrl_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N22
cycloneive_lcell_comb \jc_ctrl_0|Equal0~6 (
// Equation(s):
// \jc_ctrl_0|Equal0~6_combout  = (!\jc_ctrl_0|data_byte_cnter [24] & (!\jc_ctrl_0|data_byte_cnter [27] & (!\jc_ctrl_0|data_byte_cnter [26] & !\jc_ctrl_0|data_byte_cnter [25])))

	.dataa(\jc_ctrl_0|data_byte_cnter [24]),
	.datab(\jc_ctrl_0|data_byte_cnter [27]),
	.datac(\jc_ctrl_0|data_byte_cnter [26]),
	.datad(\jc_ctrl_0|data_byte_cnter [25]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~6 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N8
cycloneive_lcell_comb \jc_ctrl_0|Equal0~7 (
// Equation(s):
// \jc_ctrl_0|Equal0~7_combout  = (!\jc_ctrl_0|data_byte_cnter [28] & (!\jc_ctrl_0|data_byte_cnter [30] & (\jc_ctrl_0|Equal0~6_combout  & !\jc_ctrl_0|data_byte_cnter [29])))

	.dataa(\jc_ctrl_0|data_byte_cnter [28]),
	.datab(\jc_ctrl_0|data_byte_cnter [30]),
	.datac(\jc_ctrl_0|Equal0~6_combout ),
	.datad(\jc_ctrl_0|data_byte_cnter [29]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~7 .lut_mask = 16'h0010;
defparam \jc_ctrl_0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneive_lcell_comb \jc_ctrl_0|Equal0~5 (
// Equation(s):
// \jc_ctrl_0|Equal0~5_combout  = (!\jc_ctrl_0|data_byte_cnter [20] & (!\jc_ctrl_0|data_byte_cnter [22] & (!\jc_ctrl_0|data_byte_cnter [21] & !\jc_ctrl_0|data_byte_cnter [23])))

	.dataa(\jc_ctrl_0|data_byte_cnter [20]),
	.datab(\jc_ctrl_0|data_byte_cnter [22]),
	.datac(\jc_ctrl_0|data_byte_cnter [21]),
	.datad(\jc_ctrl_0|data_byte_cnter [23]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~5 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneive_lcell_comb \jc_ctrl_0|Equal0~8 (
// Equation(s):
// \jc_ctrl_0|Equal0~8_combout  = (\jc_ctrl_0|Equal0~4_combout  & (\jc_ctrl_0|Equal0~7_combout  & \jc_ctrl_0|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|Equal0~4_combout ),
	.datac(\jc_ctrl_0|Equal0~7_combout ),
	.datad(\jc_ctrl_0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~8 .lut_mask = 16'hC000;
defparam \jc_ctrl_0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux1~3 (
// Equation(s):
// \jc_ctrl_0|Mux1~3_combout  = (\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [6] & !\jc_ctrl_0|transaction_num [5]))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(gnd),
	.datac(\jc_ctrl_0|transaction_num [6]),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux1~3 .lut_mask = 16'h000A;
defparam \jc_ctrl_0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cycloneive_lcell_comb \jc_ctrl_0|Mux1~0 (
// Equation(s):
// \jc_ctrl_0|Mux1~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [5]) # ((!\jc_ctrl_0|transaction_num [4] & \jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [4] & 
// (\jc_ctrl_0|transaction_num [3] & \jc_ctrl_0|transaction_num [5])))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux1~0 .lut_mask = 16'hF440;
defparam \jc_ctrl_0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N0
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[0]~34 (
// Equation(s):
// \jc_ctrl_0|transaction_num[0]~34_combout  = (\jc_ctrl_0|transaction_stop~q  & (\jc_ctrl_0|transaction_num [0] $ (VCC))) # (!\jc_ctrl_0|transaction_stop~q  & (\jc_ctrl_0|transaction_num [0] & VCC))
// \jc_ctrl_0|transaction_num[0]~35  = CARRY((\jc_ctrl_0|transaction_stop~q  & \jc_ctrl_0|transaction_num [0]))

	.dataa(\jc_ctrl_0|transaction_stop~q ),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_num[0]~34_combout ),
	.cout(\jc_ctrl_0|transaction_num[0]~35 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[0]~34 .lut_mask = 16'h6688;
defparam \jc_ctrl_0|transaction_num[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[0]~34 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[0]~34_combout  = \jc_ctrl_0|reset_pulse_cnt [0] $ (VCC)
// \jc_ctrl_0|reset_pulse_cnt[0]~35  = CARRY(\jc_ctrl_0|reset_pulse_cnt [0])

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_pulse_cnt[0]~34_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[0]~35 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[0]~34 .lut_mask = 16'h33CC;
defparam \jc_ctrl_0|reset_pulse_cnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneive_lcell_comb \llrf_init_step[0]~32 (
// Equation(s):
// \llrf_init_step[0]~32_combout  = llrf_init_step[0] $ (VCC)
// \llrf_init_step[0]~33  = CARRY(llrf_init_step[0])

	.dataa(gnd),
	.datab(llrf_init_step[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\llrf_init_step[0]~32_combout ),
	.cout(\llrf_init_step[0]~33 ));
// synopsys translate_off
defparam \llrf_init_step[0]~32 .lut_mask = 16'h33CC;
defparam \llrf_init_step[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneive_lcell_comb \debug_cnter[0]~84 (
// Equation(s):
// \debug_cnter[0]~84_combout  = !debug_cnter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(debug_cnter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\debug_cnter[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \debug_cnter[0]~84 .lut_mask = 16'h0F0F;
defparam \debug_cnter[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \debug_cnter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[0]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[0] .is_wysiwyg = "true";
defparam \debug_cnter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \debug_cnter[1]~28 (
// Equation(s):
// \debug_cnter[1]~28_combout  = (debug_cnter[0] & (debug_cnter[1] $ (VCC))) # (!debug_cnter[0] & (debug_cnter[1] & VCC))
// \debug_cnter[1]~29  = CARRY((debug_cnter[0] & debug_cnter[1]))

	.dataa(debug_cnter[0]),
	.datab(debug_cnter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\debug_cnter[1]~28_combout ),
	.cout(\debug_cnter[1]~29 ));
// synopsys translate_off
defparam \debug_cnter[1]~28 .lut_mask = 16'h6688;
defparam \debug_cnter[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N5
dffeas \debug_cnter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[1] .is_wysiwyg = "true";
defparam \debug_cnter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb \debug_cnter[2]~30 (
// Equation(s):
// \debug_cnter[2]~30_combout  = (debug_cnter[2] & (!\debug_cnter[1]~29 )) # (!debug_cnter[2] & ((\debug_cnter[1]~29 ) # (GND)))
// \debug_cnter[2]~31  = CARRY((!\debug_cnter[1]~29 ) # (!debug_cnter[2]))

	.dataa(debug_cnter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[1]~29 ),
	.combout(\debug_cnter[2]~30_combout ),
	.cout(\debug_cnter[2]~31 ));
// synopsys translate_off
defparam \debug_cnter[2]~30 .lut_mask = 16'h5A5F;
defparam \debug_cnter[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \debug_cnter[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[2] .is_wysiwyg = "true";
defparam \debug_cnter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \debug_cnter[3]~32 (
// Equation(s):
// \debug_cnter[3]~32_combout  = (debug_cnter[3] & (\debug_cnter[2]~31  $ (GND))) # (!debug_cnter[3] & (!\debug_cnter[2]~31  & VCC))
// \debug_cnter[3]~33  = CARRY((debug_cnter[3] & !\debug_cnter[2]~31 ))

	.dataa(gnd),
	.datab(debug_cnter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[2]~31 ),
	.combout(\debug_cnter[3]~32_combout ),
	.cout(\debug_cnter[3]~33 ));
// synopsys translate_off
defparam \debug_cnter[3]~32 .lut_mask = 16'hC30C;
defparam \debug_cnter[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \debug_cnter[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[3] .is_wysiwyg = "true";
defparam \debug_cnter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \debug_cnter[4]~34 (
// Equation(s):
// \debug_cnter[4]~34_combout  = (debug_cnter[4] & (!\debug_cnter[3]~33 )) # (!debug_cnter[4] & ((\debug_cnter[3]~33 ) # (GND)))
// \debug_cnter[4]~35  = CARRY((!\debug_cnter[3]~33 ) # (!debug_cnter[4]))

	.dataa(debug_cnter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[3]~33 ),
	.combout(\debug_cnter[4]~34_combout ),
	.cout(\debug_cnter[4]~35 ));
// synopsys translate_off
defparam \debug_cnter[4]~34 .lut_mask = 16'h5A5F;
defparam \debug_cnter[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \debug_cnter[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[4] .is_wysiwyg = "true";
defparam \debug_cnter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \debug_cnter[5]~36 (
// Equation(s):
// \debug_cnter[5]~36_combout  = (debug_cnter[5] & (\debug_cnter[4]~35  $ (GND))) # (!debug_cnter[5] & (!\debug_cnter[4]~35  & VCC))
// \debug_cnter[5]~37  = CARRY((debug_cnter[5] & !\debug_cnter[4]~35 ))

	.dataa(debug_cnter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[4]~35 ),
	.combout(\debug_cnter[5]~36_combout ),
	.cout(\debug_cnter[5]~37 ));
// synopsys translate_off
defparam \debug_cnter[5]~36 .lut_mask = 16'hA50A;
defparam \debug_cnter[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \debug_cnter[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[5] .is_wysiwyg = "true";
defparam \debug_cnter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \debug_cnter[6]~38 (
// Equation(s):
// \debug_cnter[6]~38_combout  = (debug_cnter[6] & (!\debug_cnter[5]~37 )) # (!debug_cnter[6] & ((\debug_cnter[5]~37 ) # (GND)))
// \debug_cnter[6]~39  = CARRY((!\debug_cnter[5]~37 ) # (!debug_cnter[6]))

	.dataa(gnd),
	.datab(debug_cnter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[5]~37 ),
	.combout(\debug_cnter[6]~38_combout ),
	.cout(\debug_cnter[6]~39 ));
// synopsys translate_off
defparam \debug_cnter[6]~38 .lut_mask = 16'h3C3F;
defparam \debug_cnter[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \debug_cnter[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[6] .is_wysiwyg = "true";
defparam \debug_cnter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \debug_cnter[7]~40 (
// Equation(s):
// \debug_cnter[7]~40_combout  = (debug_cnter[7] & (\debug_cnter[6]~39  $ (GND))) # (!debug_cnter[7] & (!\debug_cnter[6]~39  & VCC))
// \debug_cnter[7]~41  = CARRY((debug_cnter[7] & !\debug_cnter[6]~39 ))

	.dataa(gnd),
	.datab(debug_cnter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[6]~39 ),
	.combout(\debug_cnter[7]~40_combout ),
	.cout(\debug_cnter[7]~41 ));
// synopsys translate_off
defparam \debug_cnter[7]~40 .lut_mask = 16'hC30C;
defparam \debug_cnter[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \debug_cnter[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[7] .is_wysiwyg = "true";
defparam \debug_cnter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \debug_cnter[8]~42 (
// Equation(s):
// \debug_cnter[8]~42_combout  = (debug_cnter[8] & (!\debug_cnter[7]~41 )) # (!debug_cnter[8] & ((\debug_cnter[7]~41 ) # (GND)))
// \debug_cnter[8]~43  = CARRY((!\debug_cnter[7]~41 ) # (!debug_cnter[8]))

	.dataa(gnd),
	.datab(debug_cnter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[7]~41 ),
	.combout(\debug_cnter[8]~42_combout ),
	.cout(\debug_cnter[8]~43 ));
// synopsys translate_off
defparam \debug_cnter[8]~42 .lut_mask = 16'h3C3F;
defparam \debug_cnter[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \debug_cnter[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[8] .is_wysiwyg = "true";
defparam \debug_cnter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \debug_cnter[9]~44 (
// Equation(s):
// \debug_cnter[9]~44_combout  = (debug_cnter[9] & (\debug_cnter[8]~43  $ (GND))) # (!debug_cnter[9] & (!\debug_cnter[8]~43  & VCC))
// \debug_cnter[9]~45  = CARRY((debug_cnter[9] & !\debug_cnter[8]~43 ))

	.dataa(gnd),
	.datab(debug_cnter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[8]~43 ),
	.combout(\debug_cnter[9]~44_combout ),
	.cout(\debug_cnter[9]~45 ));
// synopsys translate_off
defparam \debug_cnter[9]~44 .lut_mask = 16'hC30C;
defparam \debug_cnter[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N21
dffeas \debug_cnter[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[9] .is_wysiwyg = "true";
defparam \debug_cnter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneive_lcell_comb \debug_cnter[10]~46 (
// Equation(s):
// \debug_cnter[10]~46_combout  = (debug_cnter[10] & (!\debug_cnter[9]~45 )) # (!debug_cnter[10] & ((\debug_cnter[9]~45 ) # (GND)))
// \debug_cnter[10]~47  = CARRY((!\debug_cnter[9]~45 ) # (!debug_cnter[10]))

	.dataa(debug_cnter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[9]~45 ),
	.combout(\debug_cnter[10]~46_combout ),
	.cout(\debug_cnter[10]~47 ));
// synopsys translate_off
defparam \debug_cnter[10]~46 .lut_mask = 16'h5A5F;
defparam \debug_cnter[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \debug_cnter[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[10] .is_wysiwyg = "true";
defparam \debug_cnter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \debug_cnter[11]~48 (
// Equation(s):
// \debug_cnter[11]~48_combout  = (debug_cnter[11] & (\debug_cnter[10]~47  $ (GND))) # (!debug_cnter[11] & (!\debug_cnter[10]~47  & VCC))
// \debug_cnter[11]~49  = CARRY((debug_cnter[11] & !\debug_cnter[10]~47 ))

	.dataa(gnd),
	.datab(debug_cnter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[10]~47 ),
	.combout(\debug_cnter[11]~48_combout ),
	.cout(\debug_cnter[11]~49 ));
// synopsys translate_off
defparam \debug_cnter[11]~48 .lut_mask = 16'hC30C;
defparam \debug_cnter[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \debug_cnter[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[11] .is_wysiwyg = "true";
defparam \debug_cnter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \debug_cnter[12]~50 (
// Equation(s):
// \debug_cnter[12]~50_combout  = (debug_cnter[12] & (!\debug_cnter[11]~49 )) # (!debug_cnter[12] & ((\debug_cnter[11]~49 ) # (GND)))
// \debug_cnter[12]~51  = CARRY((!\debug_cnter[11]~49 ) # (!debug_cnter[12]))

	.dataa(debug_cnter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[11]~49 ),
	.combout(\debug_cnter[12]~50_combout ),
	.cout(\debug_cnter[12]~51 ));
// synopsys translate_off
defparam \debug_cnter[12]~50 .lut_mask = 16'h5A5F;
defparam \debug_cnter[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \debug_cnter[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[12] .is_wysiwyg = "true";
defparam \debug_cnter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \debug_cnter[13]~52 (
// Equation(s):
// \debug_cnter[13]~52_combout  = (debug_cnter[13] & (\debug_cnter[12]~51  $ (GND))) # (!debug_cnter[13] & (!\debug_cnter[12]~51  & VCC))
// \debug_cnter[13]~53  = CARRY((debug_cnter[13] & !\debug_cnter[12]~51 ))

	.dataa(gnd),
	.datab(debug_cnter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[12]~51 ),
	.combout(\debug_cnter[13]~52_combout ),
	.cout(\debug_cnter[13]~53 ));
// synopsys translate_off
defparam \debug_cnter[13]~52 .lut_mask = 16'hC30C;
defparam \debug_cnter[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N29
dffeas \debug_cnter[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[13] .is_wysiwyg = "true";
defparam \debug_cnter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneive_lcell_comb \debug_cnter[14]~54 (
// Equation(s):
// \debug_cnter[14]~54_combout  = (debug_cnter[14] & (!\debug_cnter[13]~53 )) # (!debug_cnter[14] & ((\debug_cnter[13]~53 ) # (GND)))
// \debug_cnter[14]~55  = CARRY((!\debug_cnter[13]~53 ) # (!debug_cnter[14]))

	.dataa(debug_cnter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[13]~53 ),
	.combout(\debug_cnter[14]~54_combout ),
	.cout(\debug_cnter[14]~55 ));
// synopsys translate_off
defparam \debug_cnter[14]~54 .lut_mask = 16'h5A5F;
defparam \debug_cnter[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \debug_cnter[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[14] .is_wysiwyg = "true";
defparam \debug_cnter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \debug_cnter[15]~56 (
// Equation(s):
// \debug_cnter[15]~56_combout  = (debug_cnter[15] & (\debug_cnter[14]~55  $ (GND))) # (!debug_cnter[15] & (!\debug_cnter[14]~55  & VCC))
// \debug_cnter[15]~57  = CARRY((debug_cnter[15] & !\debug_cnter[14]~55 ))

	.dataa(gnd),
	.datab(debug_cnter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[14]~55 ),
	.combout(\debug_cnter[15]~56_combout ),
	.cout(\debug_cnter[15]~57 ));
// synopsys translate_off
defparam \debug_cnter[15]~56 .lut_mask = 16'hC30C;
defparam \debug_cnter[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \debug_cnter[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[15] .is_wysiwyg = "true";
defparam \debug_cnter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \debug_cnter[16]~58 (
// Equation(s):
// \debug_cnter[16]~58_combout  = (debug_cnter[16] & (!\debug_cnter[15]~57 )) # (!debug_cnter[16] & ((\debug_cnter[15]~57 ) # (GND)))
// \debug_cnter[16]~59  = CARRY((!\debug_cnter[15]~57 ) # (!debug_cnter[16]))

	.dataa(gnd),
	.datab(debug_cnter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[15]~57 ),
	.combout(\debug_cnter[16]~58_combout ),
	.cout(\debug_cnter[16]~59 ));
// synopsys translate_off
defparam \debug_cnter[16]~58 .lut_mask = 16'h3C3F;
defparam \debug_cnter[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \debug_cnter[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[16] .is_wysiwyg = "true";
defparam \debug_cnter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \debug_cnter[17]~60 (
// Equation(s):
// \debug_cnter[17]~60_combout  = (debug_cnter[17] & (\debug_cnter[16]~59  $ (GND))) # (!debug_cnter[17] & (!\debug_cnter[16]~59  & VCC))
// \debug_cnter[17]~61  = CARRY((debug_cnter[17] & !\debug_cnter[16]~59 ))

	.dataa(gnd),
	.datab(debug_cnter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[16]~59 ),
	.combout(\debug_cnter[17]~60_combout ),
	.cout(\debug_cnter[17]~61 ));
// synopsys translate_off
defparam \debug_cnter[17]~60 .lut_mask = 16'hC30C;
defparam \debug_cnter[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \debug_cnter[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[17] .is_wysiwyg = "true";
defparam \debug_cnter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \debug_cnter[18]~62 (
// Equation(s):
// \debug_cnter[18]~62_combout  = (debug_cnter[18] & (!\debug_cnter[17]~61 )) # (!debug_cnter[18] & ((\debug_cnter[17]~61 ) # (GND)))
// \debug_cnter[18]~63  = CARRY((!\debug_cnter[17]~61 ) # (!debug_cnter[18]))

	.dataa(debug_cnter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[17]~61 ),
	.combout(\debug_cnter[18]~62_combout ),
	.cout(\debug_cnter[18]~63 ));
// synopsys translate_off
defparam \debug_cnter[18]~62 .lut_mask = 16'h5A5F;
defparam \debug_cnter[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \debug_cnter[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[18] .is_wysiwyg = "true";
defparam \debug_cnter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \debug_cnter[19]~64 (
// Equation(s):
// \debug_cnter[19]~64_combout  = (debug_cnter[19] & (\debug_cnter[18]~63  $ (GND))) # (!debug_cnter[19] & (!\debug_cnter[18]~63  & VCC))
// \debug_cnter[19]~65  = CARRY((debug_cnter[19] & !\debug_cnter[18]~63 ))

	.dataa(gnd),
	.datab(debug_cnter[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[18]~63 ),
	.combout(\debug_cnter[19]~64_combout ),
	.cout(\debug_cnter[19]~65 ));
// synopsys translate_off
defparam \debug_cnter[19]~64 .lut_mask = 16'hC30C;
defparam \debug_cnter[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \debug_cnter[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[19] .is_wysiwyg = "true";
defparam \debug_cnter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneive_lcell_comb \debug_cnter[20]~66 (
// Equation(s):
// \debug_cnter[20]~66_combout  = (debug_cnter[20] & (!\debug_cnter[19]~65 )) # (!debug_cnter[20] & ((\debug_cnter[19]~65 ) # (GND)))
// \debug_cnter[20]~67  = CARRY((!\debug_cnter[19]~65 ) # (!debug_cnter[20]))

	.dataa(debug_cnter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[19]~65 ),
	.combout(\debug_cnter[20]~66_combout ),
	.cout(\debug_cnter[20]~67 ));
// synopsys translate_off
defparam \debug_cnter[20]~66 .lut_mask = 16'h5A5F;
defparam \debug_cnter[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \debug_cnter[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[20] .is_wysiwyg = "true";
defparam \debug_cnter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \debug_cnter[21]~68 (
// Equation(s):
// \debug_cnter[21]~68_combout  = (debug_cnter[21] & (\debug_cnter[20]~67  $ (GND))) # (!debug_cnter[21] & (!\debug_cnter[20]~67  & VCC))
// \debug_cnter[21]~69  = CARRY((debug_cnter[21] & !\debug_cnter[20]~67 ))

	.dataa(debug_cnter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[20]~67 ),
	.combout(\debug_cnter[21]~68_combout ),
	.cout(\debug_cnter[21]~69 ));
// synopsys translate_off
defparam \debug_cnter[21]~68 .lut_mask = 16'hA50A;
defparam \debug_cnter[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \debug_cnter[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[21] .is_wysiwyg = "true";
defparam \debug_cnter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneive_lcell_comb \debug_cnter[22]~70 (
// Equation(s):
// \debug_cnter[22]~70_combout  = (debug_cnter[22] & (!\debug_cnter[21]~69 )) # (!debug_cnter[22] & ((\debug_cnter[21]~69 ) # (GND)))
// \debug_cnter[22]~71  = CARRY((!\debug_cnter[21]~69 ) # (!debug_cnter[22]))

	.dataa(gnd),
	.datab(debug_cnter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[21]~69 ),
	.combout(\debug_cnter[22]~70_combout ),
	.cout(\debug_cnter[22]~71 ));
// synopsys translate_off
defparam \debug_cnter[22]~70 .lut_mask = 16'h3C3F;
defparam \debug_cnter[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \debug_cnter[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[22] .is_wysiwyg = "true";
defparam \debug_cnter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \debug_cnter[23]~72 (
// Equation(s):
// \debug_cnter[23]~72_combout  = (debug_cnter[23] & (\debug_cnter[22]~71  $ (GND))) # (!debug_cnter[23] & (!\debug_cnter[22]~71  & VCC))
// \debug_cnter[23]~73  = CARRY((debug_cnter[23] & !\debug_cnter[22]~71 ))

	.dataa(gnd),
	.datab(debug_cnter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[22]~71 ),
	.combout(\debug_cnter[23]~72_combout ),
	.cout(\debug_cnter[23]~73 ));
// synopsys translate_off
defparam \debug_cnter[23]~72 .lut_mask = 16'hC30C;
defparam \debug_cnter[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \debug_cnter[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[23] .is_wysiwyg = "true";
defparam \debug_cnter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \WideAnd0~6 (
// Equation(s):
// \WideAnd0~6_combout  = (debug_cnter[21] & (debug_cnter[23] & (debug_cnter[22] & debug_cnter[20])))

	.dataa(debug_cnter[21]),
	.datab(debug_cnter[23]),
	.datac(debug_cnter[22]),
	.datad(debug_cnter[20]),
	.cin(gnd),
	.combout(\WideAnd0~6_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~6 .lut_mask = 16'h8000;
defparam \WideAnd0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \WideAnd0~5 (
// Equation(s):
// \WideAnd0~5_combout  = (debug_cnter[18] & (debug_cnter[19] & (debug_cnter[17] & debug_cnter[16])))

	.dataa(debug_cnter[18]),
	.datab(debug_cnter[19]),
	.datac(debug_cnter[17]),
	.datad(debug_cnter[16]),
	.cin(gnd),
	.combout(\WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~5 .lut_mask = 16'h8000;
defparam \WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \WideAnd0~3 (
// Equation(s):
// \WideAnd0~3_combout  = (debug_cnter[14] & (debug_cnter[15] & (debug_cnter[12] & debug_cnter[13])))

	.dataa(debug_cnter[14]),
	.datab(debug_cnter[15]),
	.datac(debug_cnter[12]),
	.datad(debug_cnter[13]),
	.cin(gnd),
	.combout(\WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~3 .lut_mask = 16'h8000;
defparam \WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneive_lcell_comb \WideAnd0~1 (
// Equation(s):
// \WideAnd0~1_combout  = (debug_cnter[6] & (debug_cnter[5] & (debug_cnter[4] & debug_cnter[7])))

	.dataa(debug_cnter[6]),
	.datab(debug_cnter[5]),
	.datac(debug_cnter[4]),
	.datad(debug_cnter[7]),
	.cin(gnd),
	.combout(\WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~1 .lut_mask = 16'h8000;
defparam \WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \WideAnd0~2 (
// Equation(s):
// \WideAnd0~2_combout  = (debug_cnter[11] & (debug_cnter[9] & (debug_cnter[10] & debug_cnter[8])))

	.dataa(debug_cnter[11]),
	.datab(debug_cnter[9]),
	.datac(debug_cnter[10]),
	.datad(debug_cnter[8]),
	.cin(gnd),
	.combout(\WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~2 .lut_mask = 16'h8000;
defparam \WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneive_lcell_comb \WideAnd0~0 (
// Equation(s):
// \WideAnd0~0_combout  = (debug_cnter[2] & (debug_cnter[0] & (debug_cnter[3] & debug_cnter[1])))

	.dataa(debug_cnter[2]),
	.datab(debug_cnter[0]),
	.datac(debug_cnter[3]),
	.datad(debug_cnter[1]),
	.cin(gnd),
	.combout(\WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~0 .lut_mask = 16'h8000;
defparam \WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneive_lcell_comb \WideAnd0~4 (
// Equation(s):
// \WideAnd0~4_combout  = (\WideAnd0~3_combout  & (\WideAnd0~1_combout  & (\WideAnd0~2_combout  & \WideAnd0~0_combout )))

	.dataa(\WideAnd0~3_combout ),
	.datab(\WideAnd0~1_combout ),
	.datac(\WideAnd0~2_combout ),
	.datad(\WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~4 .lut_mask = 16'h8000;
defparam \WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \debug_cnter[24]~74 (
// Equation(s):
// \debug_cnter[24]~74_combout  = (debug_cnter[24] & (!\debug_cnter[23]~73 )) # (!debug_cnter[24] & ((\debug_cnter[23]~73 ) # (GND)))
// \debug_cnter[24]~75  = CARRY((!\debug_cnter[23]~73 ) # (!debug_cnter[24]))

	.dataa(gnd),
	.datab(debug_cnter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[23]~73 ),
	.combout(\debug_cnter[24]~74_combout ),
	.cout(\debug_cnter[24]~75 ));
// synopsys translate_off
defparam \debug_cnter[24]~74 .lut_mask = 16'h3C3F;
defparam \debug_cnter[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \debug_cnter[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[24] .is_wysiwyg = "true";
defparam \debug_cnter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneive_lcell_comb \debug_cnter[25]~76 (
// Equation(s):
// \debug_cnter[25]~76_combout  = (debug_cnter[25] & (\debug_cnter[24]~75  $ (GND))) # (!debug_cnter[25] & (!\debug_cnter[24]~75  & VCC))
// \debug_cnter[25]~77  = CARRY((debug_cnter[25] & !\debug_cnter[24]~75 ))

	.dataa(gnd),
	.datab(debug_cnter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[24]~75 ),
	.combout(\debug_cnter[25]~76_combout ),
	.cout(\debug_cnter[25]~77 ));
// synopsys translate_off
defparam \debug_cnter[25]~76 .lut_mask = 16'hC30C;
defparam \debug_cnter[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \debug_cnter[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[25] .is_wysiwyg = "true";
defparam \debug_cnter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \debug_cnter[26]~78 (
// Equation(s):
// \debug_cnter[26]~78_combout  = (debug_cnter[26] & (!\debug_cnter[25]~77 )) # (!debug_cnter[26] & ((\debug_cnter[25]~77 ) # (GND)))
// \debug_cnter[26]~79  = CARRY((!\debug_cnter[25]~77 ) # (!debug_cnter[26]))

	.dataa(debug_cnter[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[25]~77 ),
	.combout(\debug_cnter[26]~78_combout ),
	.cout(\debug_cnter[26]~79 ));
// synopsys translate_off
defparam \debug_cnter[26]~78 .lut_mask = 16'h5A5F;
defparam \debug_cnter[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \debug_cnter[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[26] .is_wysiwyg = "true";
defparam \debug_cnter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \debug_cnter[27]~80 (
// Equation(s):
// \debug_cnter[27]~80_combout  = (debug_cnter[27] & (\debug_cnter[26]~79  $ (GND))) # (!debug_cnter[27] & (!\debug_cnter[26]~79  & VCC))
// \debug_cnter[27]~81  = CARRY((debug_cnter[27] & !\debug_cnter[26]~79 ))

	.dataa(gnd),
	.datab(debug_cnter[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debug_cnter[26]~79 ),
	.combout(\debug_cnter[27]~80_combout ),
	.cout(\debug_cnter[27]~81 ));
// synopsys translate_off
defparam \debug_cnter[27]~80 .lut_mask = 16'hC30C;
defparam \debug_cnter[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \debug_cnter[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[27] .is_wysiwyg = "true";
defparam \debug_cnter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \debug_cnter[28]~82 (
// Equation(s):
// \debug_cnter[28]~82_combout  = debug_cnter[28] $ (\debug_cnter[27]~81 )

	.dataa(debug_cnter[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\debug_cnter[27]~81 ),
	.combout(\debug_cnter[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \debug_cnter[28]~82 .lut_mask = 16'h5A5A;
defparam \debug_cnter[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \debug_cnter[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\debug_cnter[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(debug_cnter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \debug_cnter[28] .is_wysiwyg = "true";
defparam \debug_cnter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneive_lcell_comb \WideAnd0~7 (
// Equation(s):
// \WideAnd0~7_combout  = (debug_cnter[25] & debug_cnter[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(debug_cnter[25]),
	.datad(debug_cnter[24]),
	.cin(gnd),
	.combout(\WideAnd0~7_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~7 .lut_mask = 16'hF000;
defparam \WideAnd0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneive_lcell_comb \WideAnd0~8 (
// Equation(s):
// \WideAnd0~8_combout  = (debug_cnter[28] & (debug_cnter[27] & (\WideAnd0~7_combout  & debug_cnter[26])))

	.dataa(debug_cnter[28]),
	.datab(debug_cnter[27]),
	.datac(\WideAnd0~7_combout ),
	.datad(debug_cnter[26]),
	.cin(gnd),
	.combout(\WideAnd0~8_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd0~8 .lut_mask = 16'h8000;
defparam \WideAnd0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneive_lcell_comb WideAnd0(
// Equation(s):
// \WideAnd0~combout  = (\WideAnd0~6_combout  & (\WideAnd0~5_combout  & (\WideAnd0~4_combout  & \WideAnd0~8_combout )))

	.dataa(\WideAnd0~6_combout ),
	.datab(\WideAnd0~5_combout ),
	.datac(\WideAnd0~4_combout ),
	.datad(\WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam WideAnd0.lut_mask = 16'h8000;
defparam WideAnd0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas dbg_reset(
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\WideAnd0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dbg_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam dbg_reset.is_wysiwyg = "true";
defparam dbg_reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \llrf_init_step[22]~79 (
// Equation(s):
// \llrf_init_step[22]~79_combout  = (llrf_init_step[22] & (\llrf_init_step[21]~78  $ (GND))) # (!llrf_init_step[22] & (!\llrf_init_step[21]~78  & VCC))
// \llrf_init_step[22]~80  = CARRY((llrf_init_step[22] & !\llrf_init_step[21]~78 ))

	.dataa(llrf_init_step[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[21]~78 ),
	.combout(\llrf_init_step[22]~79_combout ),
	.cout(\llrf_init_step[22]~80 ));
// synopsys translate_off
defparam \llrf_init_step[22]~79 .lut_mask = 16'hA50A;
defparam \llrf_init_step[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \llrf_init_step[23]~81 (
// Equation(s):
// \llrf_init_step[23]~81_combout  = (llrf_init_step[23] & (!\llrf_init_step[22]~80 )) # (!llrf_init_step[23] & ((\llrf_init_step[22]~80 ) # (GND)))
// \llrf_init_step[23]~82  = CARRY((!\llrf_init_step[22]~80 ) # (!llrf_init_step[23]))

	.dataa(gnd),
	.datab(llrf_init_step[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[22]~80 ),
	.combout(\llrf_init_step[23]~81_combout ),
	.cout(\llrf_init_step[23]~82 ));
// synopsys translate_off
defparam \llrf_init_step[23]~81 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneive_lcell_comb \jc_ctrl_0|ready~0 (
// Equation(s):
// \jc_ctrl_0|ready~0_combout  = (\jc_ctrl_0|active~q  & ((\jc_ctrl_0|ready~q ) # ((\jc_ctrl_0|transaction_start~0_combout  & \jc_ctrl_0|reset_occured~q ))))

	.dataa(\jc_ctrl_0|transaction_start~0_combout ),
	.datab(\jc_ctrl_0|reset_occured~q ),
	.datac(\jc_ctrl_0|ready~q ),
	.datad(\jc_ctrl_0|active~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|ready~0 .lut_mask = 16'hF800;
defparam \jc_ctrl_0|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y33_N15
dffeas \jc_ctrl_0|ready (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ready~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ready .is_wysiwyg = "true";
defparam \jc_ctrl_0|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
cycloneive_lcell_comb \llrf_init_active~0 (
// Equation(s):
// \llrf_init_active~0_combout  = (\jc_start~1_combout  & ((\llrf_init_active~q  & (!\jc_ctrl_0|ready~q )) # (!\llrf_init_active~q  & ((!\jc_ctrl_0|active~q ))))) # (!\jc_start~1_combout  & (((\llrf_init_active~q ))))

	.dataa(\jc_ctrl_0|ready~q ),
	.datab(\jc_start~1_combout ),
	.datac(\llrf_init_active~q ),
	.datad(\jc_ctrl_0|active~q ),
	.cin(gnd),
	.combout(\llrf_init_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init_active~0 .lut_mask = 16'h707C;
defparam \llrf_init_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N29
dffeas llrf_init_active(
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\llrf_init_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam llrf_init_active.is_wysiwyg = "true";
defparam llrf_init_active.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N22
cycloneive_lcell_comb \llrf_init_step[1]~40 (
// Equation(s):
// \llrf_init_step[1]~40_combout  = ((\jc_start~q ) # ((!\jc_ctrl_0|active~q  & !\llrf_init_active~q ))) # (!\jc_ctrl_0|ready~q )

	.dataa(\jc_ctrl_0|ready~q ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\jc_start~q ),
	.datad(\llrf_init_active~q ),
	.cin(gnd),
	.combout(\llrf_init_step[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init_step[1]~40 .lut_mask = 16'hF5F7;
defparam \llrf_init_step[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N0
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!llrf_init_step[31] & (!llrf_init_step[2] & (!llrf_init_step[0] & !llrf_init_step[1])))

	.dataa(llrf_init_step[31]),
	.datab(llrf_init_step[2]),
	.datac(llrf_init_step[0]),
	.datad(llrf_init_step[1]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0001;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
cycloneive_lcell_comb \llrf_init_step[31]~42 (
// Equation(s):
// \llrf_init_step[31]~42_combout  = (!\llrf_init~q  & (((!\Equal0~8_combout ) # (!\Equal0~9_combout )) # (!\llrf_init_step[1]~40_combout )))

	.dataa(\llrf_init_step[1]~40_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\llrf_init~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\llrf_init_step[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init_step[31]~42 .lut_mask = 16'h070F;
defparam \llrf_init_step[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \llrf_init_step[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[23]~81_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[23]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[23] .is_wysiwyg = "true";
defparam \llrf_init_step[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \llrf_init_step[24]~83 (
// Equation(s):
// \llrf_init_step[24]~83_combout  = (llrf_init_step[24] & (\llrf_init_step[23]~82  $ (GND))) # (!llrf_init_step[24] & (!\llrf_init_step[23]~82  & VCC))
// \llrf_init_step[24]~84  = CARRY((llrf_init_step[24] & !\llrf_init_step[23]~82 ))

	.dataa(gnd),
	.datab(llrf_init_step[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[23]~82 ),
	.combout(\llrf_init_step[24]~83_combout ),
	.cout(\llrf_init_step[24]~84 ));
// synopsys translate_off
defparam \llrf_init_step[24]~83 .lut_mask = 16'hC30C;
defparam \llrf_init_step[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \llrf_init_step[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[24]~83_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[24]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[24] .is_wysiwyg = "true";
defparam \llrf_init_step[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \llrf_init_step[25]~85 (
// Equation(s):
// \llrf_init_step[25]~85_combout  = (llrf_init_step[25] & (!\llrf_init_step[24]~84 )) # (!llrf_init_step[25] & ((\llrf_init_step[24]~84 ) # (GND)))
// \llrf_init_step[25]~86  = CARRY((!\llrf_init_step[24]~84 ) # (!llrf_init_step[25]))

	.dataa(gnd),
	.datab(llrf_init_step[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[24]~84 ),
	.combout(\llrf_init_step[25]~85_combout ),
	.cout(\llrf_init_step[25]~86 ));
// synopsys translate_off
defparam \llrf_init_step[25]~85 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \llrf_init_step[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[25]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[25] .is_wysiwyg = "true";
defparam \llrf_init_step[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \llrf_init_step[26]~87 (
// Equation(s):
// \llrf_init_step[26]~87_combout  = (llrf_init_step[26] & (\llrf_init_step[25]~86  $ (GND))) # (!llrf_init_step[26] & (!\llrf_init_step[25]~86  & VCC))
// \llrf_init_step[26]~88  = CARRY((llrf_init_step[26] & !\llrf_init_step[25]~86 ))

	.dataa(gnd),
	.datab(llrf_init_step[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[25]~86 ),
	.combout(\llrf_init_step[26]~87_combout ),
	.cout(\llrf_init_step[26]~88 ));
// synopsys translate_off
defparam \llrf_init_step[26]~87 .lut_mask = 16'hC30C;
defparam \llrf_init_step[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \llrf_init_step[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[26]~87_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[26]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[26] .is_wysiwyg = "true";
defparam \llrf_init_step[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \llrf_init_step[27]~89 (
// Equation(s):
// \llrf_init_step[27]~89_combout  = (llrf_init_step[27] & (!\llrf_init_step[26]~88 )) # (!llrf_init_step[27] & ((\llrf_init_step[26]~88 ) # (GND)))
// \llrf_init_step[27]~90  = CARRY((!\llrf_init_step[26]~88 ) # (!llrf_init_step[27]))

	.dataa(llrf_init_step[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[26]~88 ),
	.combout(\llrf_init_step[27]~89_combout ),
	.cout(\llrf_init_step[27]~90 ));
// synopsys translate_off
defparam \llrf_init_step[27]~89 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \llrf_init_step[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[27]~89_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[27]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[27] .is_wysiwyg = "true";
defparam \llrf_init_step[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \llrf_init_step[28]~91 (
// Equation(s):
// \llrf_init_step[28]~91_combout  = (llrf_init_step[28] & (\llrf_init_step[27]~90  $ (GND))) # (!llrf_init_step[28] & (!\llrf_init_step[27]~90  & VCC))
// \llrf_init_step[28]~92  = CARRY((llrf_init_step[28] & !\llrf_init_step[27]~90 ))

	.dataa(gnd),
	.datab(llrf_init_step[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[27]~90 ),
	.combout(\llrf_init_step[28]~91_combout ),
	.cout(\llrf_init_step[28]~92 ));
// synopsys translate_off
defparam \llrf_init_step[28]~91 .lut_mask = 16'hC30C;
defparam \llrf_init_step[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \llrf_init_step[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[28]~91_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[28]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[28] .is_wysiwyg = "true";
defparam \llrf_init_step[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \llrf_init_step[29]~93 (
// Equation(s):
// \llrf_init_step[29]~93_combout  = (llrf_init_step[29] & (!\llrf_init_step[28]~92 )) # (!llrf_init_step[29] & ((\llrf_init_step[28]~92 ) # (GND)))
// \llrf_init_step[29]~94  = CARRY((!\llrf_init_step[28]~92 ) # (!llrf_init_step[29]))

	.dataa(llrf_init_step[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[28]~92 ),
	.combout(\llrf_init_step[29]~93_combout ),
	.cout(\llrf_init_step[29]~94 ));
// synopsys translate_off
defparam \llrf_init_step[29]~93 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \llrf_init_step[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[29]~93_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[29]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[29] .is_wysiwyg = "true";
defparam \llrf_init_step[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneive_lcell_comb \llrf_init_step[30]~95 (
// Equation(s):
// \llrf_init_step[30]~95_combout  = (llrf_init_step[30] & (\llrf_init_step[29]~94  $ (GND))) # (!llrf_init_step[30] & (!\llrf_init_step[29]~94  & VCC))
// \llrf_init_step[30]~96  = CARRY((llrf_init_step[30] & !\llrf_init_step[29]~94 ))

	.dataa(gnd),
	.datab(llrf_init_step[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[29]~94 ),
	.combout(\llrf_init_step[30]~95_combout ),
	.cout(\llrf_init_step[30]~96 ));
// synopsys translate_off
defparam \llrf_init_step[30]~95 .lut_mask = 16'hC30C;
defparam \llrf_init_step[30]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \llrf_init_step[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[30]~95_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[30]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[30] .is_wysiwyg = "true";
defparam \llrf_init_step[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \llrf_init_step[31]~97 (
// Equation(s):
// \llrf_init_step[31]~97_combout  = llrf_init_step[31] $ (\llrf_init_step[30]~96 )

	.dataa(llrf_init_step[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\llrf_init_step[30]~96 ),
	.combout(\llrf_init_step[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init_step[31]~97 .lut_mask = 16'h5A5A;
defparam \llrf_init_step[31]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \llrf_init_step[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[31]~97_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[31]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[31] .is_wysiwyg = "true";
defparam \llrf_init_step[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N12
cycloneive_lcell_comb \llrf_init_step~41 (
// Equation(s):
// \llrf_init_step~41_combout  = (\Equal0~8_combout  & (((\llrf_init_step[1]~40_combout  & \Equal0~9_combout )))) # (!\Equal0~8_combout  & (!llrf_init_step[31]))

	.dataa(llrf_init_step[31]),
	.datab(\Equal0~8_combout ),
	.datac(\llrf_init_step[1]~40_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\llrf_init_step~41_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init_step~41 .lut_mask = 16'hD111;
defparam \llrf_init_step~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \llrf_init_step[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[0]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[0] .is_wysiwyg = "true";
defparam \llrf_init_step[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneive_lcell_comb \llrf_init_step[1]~34 (
// Equation(s):
// \llrf_init_step[1]~34_combout  = (llrf_init_step[1] & (!\llrf_init_step[0]~33 )) # (!llrf_init_step[1] & ((\llrf_init_step[0]~33 ) # (GND)))
// \llrf_init_step[1]~35  = CARRY((!\llrf_init_step[0]~33 ) # (!llrf_init_step[1]))

	.dataa(gnd),
	.datab(llrf_init_step[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[0]~33 ),
	.combout(\llrf_init_step[1]~34_combout ),
	.cout(\llrf_init_step[1]~35 ));
// synopsys translate_off
defparam \llrf_init_step[1]~34 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \llrf_init_step[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[1]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[1] .is_wysiwyg = "true";
defparam \llrf_init_step[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneive_lcell_comb \llrf_init_step[2]~36 (
// Equation(s):
// \llrf_init_step[2]~36_combout  = (llrf_init_step[2] & (\llrf_init_step[1]~35  $ (GND))) # (!llrf_init_step[2] & (!\llrf_init_step[1]~35  & VCC))
// \llrf_init_step[2]~37  = CARRY((llrf_init_step[2] & !\llrf_init_step[1]~35 ))

	.dataa(gnd),
	.datab(llrf_init_step[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[1]~35 ),
	.combout(\llrf_init_step[2]~36_combout ),
	.cout(\llrf_init_step[2]~37 ));
// synopsys translate_off
defparam \llrf_init_step[2]~36 .lut_mask = 16'hC30C;
defparam \llrf_init_step[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \llrf_init_step[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[2]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[2] .is_wysiwyg = "true";
defparam \llrf_init_step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneive_lcell_comb \llrf_init_step[3]~38 (
// Equation(s):
// \llrf_init_step[3]~38_combout  = (llrf_init_step[3] & (!\llrf_init_step[2]~37 )) # (!llrf_init_step[3] & ((\llrf_init_step[2]~37 ) # (GND)))
// \llrf_init_step[3]~39  = CARRY((!\llrf_init_step[2]~37 ) # (!llrf_init_step[3]))

	.dataa(llrf_init_step[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[2]~37 ),
	.combout(\llrf_init_step[3]~38_combout ),
	.cout(\llrf_init_step[3]~39 ));
// synopsys translate_off
defparam \llrf_init_step[3]~38 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \llrf_init_step[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[3]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[3] .is_wysiwyg = "true";
defparam \llrf_init_step[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneive_lcell_comb \llrf_init_step[4]~43 (
// Equation(s):
// \llrf_init_step[4]~43_combout  = (llrf_init_step[4] & (\llrf_init_step[3]~39  $ (GND))) # (!llrf_init_step[4] & (!\llrf_init_step[3]~39  & VCC))
// \llrf_init_step[4]~44  = CARRY((llrf_init_step[4] & !\llrf_init_step[3]~39 ))

	.dataa(gnd),
	.datab(llrf_init_step[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[3]~39 ),
	.combout(\llrf_init_step[4]~43_combout ),
	.cout(\llrf_init_step[4]~44 ));
// synopsys translate_off
defparam \llrf_init_step[4]~43 .lut_mask = 16'hC30C;
defparam \llrf_init_step[4]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \llrf_init_step[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[4]~43_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[4]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[4] .is_wysiwyg = "true";
defparam \llrf_init_step[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneive_lcell_comb \llrf_init_step[5]~45 (
// Equation(s):
// \llrf_init_step[5]~45_combout  = (llrf_init_step[5] & (!\llrf_init_step[4]~44 )) # (!llrf_init_step[5] & ((\llrf_init_step[4]~44 ) # (GND)))
// \llrf_init_step[5]~46  = CARRY((!\llrf_init_step[4]~44 ) # (!llrf_init_step[5]))

	.dataa(llrf_init_step[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[4]~44 ),
	.combout(\llrf_init_step[5]~45_combout ),
	.cout(\llrf_init_step[5]~46 ));
// synopsys translate_off
defparam \llrf_init_step[5]~45 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[5]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \llrf_init_step[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[5]~45_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[5]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[5] .is_wysiwyg = "true";
defparam \llrf_init_step[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneive_lcell_comb \llrf_init_step[6]~47 (
// Equation(s):
// \llrf_init_step[6]~47_combout  = (llrf_init_step[6] & (\llrf_init_step[5]~46  $ (GND))) # (!llrf_init_step[6] & (!\llrf_init_step[5]~46  & VCC))
// \llrf_init_step[6]~48  = CARRY((llrf_init_step[6] & !\llrf_init_step[5]~46 ))

	.dataa(llrf_init_step[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[5]~46 ),
	.combout(\llrf_init_step[6]~47_combout ),
	.cout(\llrf_init_step[6]~48 ));
// synopsys translate_off
defparam \llrf_init_step[6]~47 .lut_mask = 16'hA50A;
defparam \llrf_init_step[6]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \llrf_init_step[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[6]~47_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[6]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[6] .is_wysiwyg = "true";
defparam \llrf_init_step[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneive_lcell_comb \llrf_init_step[7]~49 (
// Equation(s):
// \llrf_init_step[7]~49_combout  = (llrf_init_step[7] & (!\llrf_init_step[6]~48 )) # (!llrf_init_step[7] & ((\llrf_init_step[6]~48 ) # (GND)))
// \llrf_init_step[7]~50  = CARRY((!\llrf_init_step[6]~48 ) # (!llrf_init_step[7]))

	.dataa(gnd),
	.datab(llrf_init_step[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[6]~48 ),
	.combout(\llrf_init_step[7]~49_combout ),
	.cout(\llrf_init_step[7]~50 ));
// synopsys translate_off
defparam \llrf_init_step[7]~49 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[7]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \llrf_init_step[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[7]~49_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[7]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[7] .is_wysiwyg = "true";
defparam \llrf_init_step[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \llrf_init_step[8]~51 (
// Equation(s):
// \llrf_init_step[8]~51_combout  = (llrf_init_step[8] & (\llrf_init_step[7]~50  $ (GND))) # (!llrf_init_step[8] & (!\llrf_init_step[7]~50  & VCC))
// \llrf_init_step[8]~52  = CARRY((llrf_init_step[8] & !\llrf_init_step[7]~50 ))

	.dataa(gnd),
	.datab(llrf_init_step[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[7]~50 ),
	.combout(\llrf_init_step[8]~51_combout ),
	.cout(\llrf_init_step[8]~52 ));
// synopsys translate_off
defparam \llrf_init_step[8]~51 .lut_mask = 16'hC30C;
defparam \llrf_init_step[8]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \llrf_init_step[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[8]~51_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[8]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[8] .is_wysiwyg = "true";
defparam \llrf_init_step[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneive_lcell_comb \llrf_init_step[9]~53 (
// Equation(s):
// \llrf_init_step[9]~53_combout  = (llrf_init_step[9] & (!\llrf_init_step[8]~52 )) # (!llrf_init_step[9] & ((\llrf_init_step[8]~52 ) # (GND)))
// \llrf_init_step[9]~54  = CARRY((!\llrf_init_step[8]~52 ) # (!llrf_init_step[9]))

	.dataa(gnd),
	.datab(llrf_init_step[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[8]~52 ),
	.combout(\llrf_init_step[9]~53_combout ),
	.cout(\llrf_init_step[9]~54 ));
// synopsys translate_off
defparam \llrf_init_step[9]~53 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[9]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \llrf_init_step[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[9]~53_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[9]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[9] .is_wysiwyg = "true";
defparam \llrf_init_step[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \llrf_init_step[10]~55 (
// Equation(s):
// \llrf_init_step[10]~55_combout  = (llrf_init_step[10] & (\llrf_init_step[9]~54  $ (GND))) # (!llrf_init_step[10] & (!\llrf_init_step[9]~54  & VCC))
// \llrf_init_step[10]~56  = CARRY((llrf_init_step[10] & !\llrf_init_step[9]~54 ))

	.dataa(gnd),
	.datab(llrf_init_step[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[9]~54 ),
	.combout(\llrf_init_step[10]~55_combout ),
	.cout(\llrf_init_step[10]~56 ));
// synopsys translate_off
defparam \llrf_init_step[10]~55 .lut_mask = 16'hC30C;
defparam \llrf_init_step[10]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \llrf_init_step[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[10]~55_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[10]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[10] .is_wysiwyg = "true";
defparam \llrf_init_step[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneive_lcell_comb \llrf_init_step[11]~57 (
// Equation(s):
// \llrf_init_step[11]~57_combout  = (llrf_init_step[11] & (!\llrf_init_step[10]~56 )) # (!llrf_init_step[11] & ((\llrf_init_step[10]~56 ) # (GND)))
// \llrf_init_step[11]~58  = CARRY((!\llrf_init_step[10]~56 ) # (!llrf_init_step[11]))

	.dataa(llrf_init_step[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[10]~56 ),
	.combout(\llrf_init_step[11]~57_combout ),
	.cout(\llrf_init_step[11]~58 ));
// synopsys translate_off
defparam \llrf_init_step[11]~57 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[11]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \llrf_init_step[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[11]~57_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[11]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[11] .is_wysiwyg = "true";
defparam \llrf_init_step[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneive_lcell_comb \llrf_init_step[12]~59 (
// Equation(s):
// \llrf_init_step[12]~59_combout  = (llrf_init_step[12] & (\llrf_init_step[11]~58  $ (GND))) # (!llrf_init_step[12] & (!\llrf_init_step[11]~58  & VCC))
// \llrf_init_step[12]~60  = CARRY((llrf_init_step[12] & !\llrf_init_step[11]~58 ))

	.dataa(gnd),
	.datab(llrf_init_step[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[11]~58 ),
	.combout(\llrf_init_step[12]~59_combout ),
	.cout(\llrf_init_step[12]~60 ));
// synopsys translate_off
defparam \llrf_init_step[12]~59 .lut_mask = 16'hC30C;
defparam \llrf_init_step[12]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \llrf_init_step[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[12]~59_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[12]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[12] .is_wysiwyg = "true";
defparam \llrf_init_step[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \llrf_init_step[13]~61 (
// Equation(s):
// \llrf_init_step[13]~61_combout  = (llrf_init_step[13] & (!\llrf_init_step[12]~60 )) # (!llrf_init_step[13] & ((\llrf_init_step[12]~60 ) # (GND)))
// \llrf_init_step[13]~62  = CARRY((!\llrf_init_step[12]~60 ) # (!llrf_init_step[13]))

	.dataa(llrf_init_step[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[12]~60 ),
	.combout(\llrf_init_step[13]~61_combout ),
	.cout(\llrf_init_step[13]~62 ));
// synopsys translate_off
defparam \llrf_init_step[13]~61 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[13]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \llrf_init_step[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[13]~61_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[13]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[13] .is_wysiwyg = "true";
defparam \llrf_init_step[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
cycloneive_lcell_comb \llrf_init_step[14]~63 (
// Equation(s):
// \llrf_init_step[14]~63_combout  = (llrf_init_step[14] & (\llrf_init_step[13]~62  $ (GND))) # (!llrf_init_step[14] & (!\llrf_init_step[13]~62  & VCC))
// \llrf_init_step[14]~64  = CARRY((llrf_init_step[14] & !\llrf_init_step[13]~62 ))

	.dataa(gnd),
	.datab(llrf_init_step[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[13]~62 ),
	.combout(\llrf_init_step[14]~63_combout ),
	.cout(\llrf_init_step[14]~64 ));
// synopsys translate_off
defparam \llrf_init_step[14]~63 .lut_mask = 16'hC30C;
defparam \llrf_init_step[14]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \llrf_init_step[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[14]~63_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[14]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[14] .is_wysiwyg = "true";
defparam \llrf_init_step[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneive_lcell_comb \llrf_init_step[15]~65 (
// Equation(s):
// \llrf_init_step[15]~65_combout  = (llrf_init_step[15] & (!\llrf_init_step[14]~64 )) # (!llrf_init_step[15] & ((\llrf_init_step[14]~64 ) # (GND)))
// \llrf_init_step[15]~66  = CARRY((!\llrf_init_step[14]~64 ) # (!llrf_init_step[15]))

	.dataa(llrf_init_step[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[14]~64 ),
	.combout(\llrf_init_step[15]~65_combout ),
	.cout(\llrf_init_step[15]~66 ));
// synopsys translate_off
defparam \llrf_init_step[15]~65 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \llrf_init_step[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[15]~65_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[15]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[15] .is_wysiwyg = "true";
defparam \llrf_init_step[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \llrf_init_step[16]~67 (
// Equation(s):
// \llrf_init_step[16]~67_combout  = (llrf_init_step[16] & (\llrf_init_step[15]~66  $ (GND))) # (!llrf_init_step[16] & (!\llrf_init_step[15]~66  & VCC))
// \llrf_init_step[16]~68  = CARRY((llrf_init_step[16] & !\llrf_init_step[15]~66 ))

	.dataa(gnd),
	.datab(llrf_init_step[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[15]~66 ),
	.combout(\llrf_init_step[16]~67_combout ),
	.cout(\llrf_init_step[16]~68 ));
// synopsys translate_off
defparam \llrf_init_step[16]~67 .lut_mask = 16'hC30C;
defparam \llrf_init_step[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \llrf_init_step[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[16]~67_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[16]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[16] .is_wysiwyg = "true";
defparam \llrf_init_step[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \llrf_init_step[17]~69 (
// Equation(s):
// \llrf_init_step[17]~69_combout  = (llrf_init_step[17] & (!\llrf_init_step[16]~68 )) # (!llrf_init_step[17] & ((\llrf_init_step[16]~68 ) # (GND)))
// \llrf_init_step[17]~70  = CARRY((!\llrf_init_step[16]~68 ) # (!llrf_init_step[17]))

	.dataa(gnd),
	.datab(llrf_init_step[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[16]~68 ),
	.combout(\llrf_init_step[17]~69_combout ),
	.cout(\llrf_init_step[17]~70 ));
// synopsys translate_off
defparam \llrf_init_step[17]~69 .lut_mask = 16'h3C3F;
defparam \llrf_init_step[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \llrf_init_step[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[17]~69_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[17]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[17] .is_wysiwyg = "true";
defparam \llrf_init_step[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \llrf_init_step[18]~71 (
// Equation(s):
// \llrf_init_step[18]~71_combout  = (llrf_init_step[18] & (\llrf_init_step[17]~70  $ (GND))) # (!llrf_init_step[18] & (!\llrf_init_step[17]~70  & VCC))
// \llrf_init_step[18]~72  = CARRY((llrf_init_step[18] & !\llrf_init_step[17]~70 ))

	.dataa(gnd),
	.datab(llrf_init_step[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[17]~70 ),
	.combout(\llrf_init_step[18]~71_combout ),
	.cout(\llrf_init_step[18]~72 ));
// synopsys translate_off
defparam \llrf_init_step[18]~71 .lut_mask = 16'hC30C;
defparam \llrf_init_step[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \llrf_init_step[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[18]~71_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[18]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[18] .is_wysiwyg = "true";
defparam \llrf_init_step[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneive_lcell_comb \llrf_init_step[19]~73 (
// Equation(s):
// \llrf_init_step[19]~73_combout  = (llrf_init_step[19] & (!\llrf_init_step[18]~72 )) # (!llrf_init_step[19] & ((\llrf_init_step[18]~72 ) # (GND)))
// \llrf_init_step[19]~74  = CARRY((!\llrf_init_step[18]~72 ) # (!llrf_init_step[19]))

	.dataa(llrf_init_step[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[18]~72 ),
	.combout(\llrf_init_step[19]~73_combout ),
	.cout(\llrf_init_step[19]~74 ));
// synopsys translate_off
defparam \llrf_init_step[19]~73 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \llrf_init_step[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[19]~73_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[19]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[19] .is_wysiwyg = "true";
defparam \llrf_init_step[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \llrf_init_step[20]~75 (
// Equation(s):
// \llrf_init_step[20]~75_combout  = (llrf_init_step[20] & (\llrf_init_step[19]~74  $ (GND))) # (!llrf_init_step[20] & (!\llrf_init_step[19]~74  & VCC))
// \llrf_init_step[20]~76  = CARRY((llrf_init_step[20] & !\llrf_init_step[19]~74 ))

	.dataa(gnd),
	.datab(llrf_init_step[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[19]~74 ),
	.combout(\llrf_init_step[20]~75_combout ),
	.cout(\llrf_init_step[20]~76 ));
// synopsys translate_off
defparam \llrf_init_step[20]~75 .lut_mask = 16'hC30C;
defparam \llrf_init_step[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \llrf_init_step[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[20]~75_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[20]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[20] .is_wysiwyg = "true";
defparam \llrf_init_step[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \llrf_init_step[21]~77 (
// Equation(s):
// \llrf_init_step[21]~77_combout  = (llrf_init_step[21] & (!\llrf_init_step[20]~76 )) # (!llrf_init_step[21] & ((\llrf_init_step[20]~76 ) # (GND)))
// \llrf_init_step[21]~78  = CARRY((!\llrf_init_step[20]~76 ) # (!llrf_init_step[21]))

	.dataa(llrf_init_step[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\llrf_init_step[20]~76 ),
	.combout(\llrf_init_step[21]~77_combout ),
	.cout(\llrf_init_step[21]~78 ));
// synopsys translate_off
defparam \llrf_init_step[21]~77 .lut_mask = 16'h5A5F;
defparam \llrf_init_step[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \llrf_init_step[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[21]~77_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[21]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[21] .is_wysiwyg = "true";
defparam \llrf_init_step[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \llrf_init_step[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init_step[22]~79_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(\llrf_init_step~41_combout ),
	.sload(gnd),
	.ena(\llrf_init_step[31]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(llrf_init_step[22]),
	.prn(vcc));
// synopsys translate_off
defparam \llrf_init_step[22] .is_wysiwyg = "true";
defparam \llrf_init_step[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!llrf_init_step[22] & (!llrf_init_step[21] & (!llrf_init_step[20] & !llrf_init_step[19])))

	.dataa(llrf_init_step[22]),
	.datab(llrf_init_step[21]),
	.datac(llrf_init_step[20]),
	.datad(llrf_init_step[19]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!llrf_init_step[26] & (!llrf_init_step[24] & (!llrf_init_step[23] & !llrf_init_step[25])))

	.dataa(llrf_init_step[26]),
	.datab(llrf_init_step[24]),
	.datac(llrf_init_step[23]),
	.datad(llrf_init_step[25]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!llrf_init_step[29] & (!llrf_init_step[30] & (!llrf_init_step[28] & !llrf_init_step[27])))

	.dataa(llrf_init_step[29]),
	.datab(llrf_init_step[30]),
	.datac(llrf_init_step[28]),
	.datad(llrf_init_step[27]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N10
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!llrf_init_step[14] & (!llrf_init_step[12] & (!llrf_init_step[13] & !llrf_init_step[11])))

	.dataa(llrf_init_step[14]),
	.datab(llrf_init_step[12]),
	.datac(llrf_init_step[13]),
	.datad(llrf_init_step[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!llrf_init_step[5] & (!llrf_init_step[6] & (!llrf_init_step[3] & !llrf_init_step[4])))

	.dataa(llrf_init_step[5]),
	.datab(llrf_init_step[6]),
	.datac(llrf_init_step[3]),
	.datad(llrf_init_step[4]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!llrf_init_step[18] & (!llrf_init_step[16] & (!llrf_init_step[15] & !llrf_init_step[17])))

	.dataa(llrf_init_step[18]),
	.datab(llrf_init_step[16]),
	.datac(llrf_init_step[15]),
	.datad(llrf_init_step[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!llrf_init_step[10] & (!llrf_init_step[9] & (!llrf_init_step[7] & !llrf_init_step[8])))

	.dataa(llrf_init_step[10]),
	.datab(llrf_init_step[9]),
	.datac(llrf_init_step[7]),
	.datad(llrf_init_step[8]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~5_combout  & (\Equal0~6_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
cycloneive_lcell_comb \llrf_init~0 (
// Equation(s):
// \llrf_init~0_combout  = (\llrf_init~q ) # ((!\Equal0~8_combout  & !llrf_init_step[31]))

	.dataa(gnd),
	.datab(\Equal0~8_combout ),
	.datac(\llrf_init~q ),
	.datad(llrf_init_step[31]),
	.cin(gnd),
	.combout(\llrf_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \llrf_init~0 .lut_mask = 16'hF0F3;
defparam \llrf_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N27
dffeas llrf_init(
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\llrf_init~0_combout ),
	.asdata(vcc),
	.clrn(!\dbg_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\llrf_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam llrf_init.is_wysiwyg = "true";
defparam llrf_init.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N6
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~9_combout  & \Equal0~8_combout )

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(gnd),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'hCC00;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
cycloneive_lcell_comb \jc_start~1 (
// Equation(s):
// \jc_start~1_combout  = (!\llrf_init~q  & (!\jc_start~q  & (!\dbg_reset~q  & \Equal0~10_combout )))

	.dataa(\llrf_init~q ),
	.datab(\jc_start~q ),
	.datac(\dbg_reset~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\jc_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_start~1 .lut_mask = 16'h0100;
defparam \jc_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N8
cycloneive_lcell_comb \jc_start~0 (
// Equation(s):
// \jc_start~0_combout  = (\jc_start~q  & ((\llrf_init~q ) # ((\dbg_reset~q ) # (!\Equal0~10_combout ))))

	.dataa(\llrf_init~q ),
	.datab(\jc_start~q ),
	.datac(\dbg_reset~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\jc_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_start~0 .lut_mask = 16'hC8CC;
defparam \jc_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
cycloneive_lcell_comb \jc_start~2 (
// Equation(s):
// \jc_start~2_combout  = (\jc_start~0_combout ) # ((\jc_start~1_combout  & (!\jc_ctrl_0|active~q  & !\llrf_init_active~q )))

	.dataa(\jc_start~1_combout ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\jc_start~0_combout ),
	.datad(\llrf_init_active~q ),
	.cin(gnd),
	.combout(\jc_start~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_start~2 .lut_mask = 16'hF0F2;
defparam \jc_start~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N5
dffeas jc_start(
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_start~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam jc_start.is_wysiwyg = "true";
defparam jc_start.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N24
cycloneive_lcell_comb \jc_ctrl_0|int_dds_pll_reset~1 (
// Equation(s):
// \jc_ctrl_0|int_dds_pll_reset~1_combout  = (\jc_ctrl_0|reset_occured~q ) # ((!\jc_ctrl_0|active~q ) # (!\jc_ctrl_0|LessThan0~9_combout ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_occured~q ),
	.datac(\jc_ctrl_0|LessThan0~9_combout ),
	.datad(\jc_ctrl_0|active~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|int_dds_pll_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_reset~1 .lut_mask = 16'hCFFF;
defparam \jc_ctrl_0|int_dds_pll_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N30
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[31]~98 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[31]~98_combout  = (\startup_reset~q  & (((\jc_start~q  & !\jc_ctrl_0|active~q )) # (!\jc_ctrl_0|int_dds_pll_reset~1_combout )))

	.dataa(\jc_start~q ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\startup_reset~q ),
	.datad(\jc_ctrl_0|int_dds_pll_reset~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[31]~98 .lut_mask = 16'h20F0;
defparam \jc_ctrl_0|reset_pulse_cnt[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N1
dffeas \jc_ctrl_0|reset_pulse_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[1]~36 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[1]~36_combout  = (\jc_ctrl_0|reset_pulse_cnt [1] & (!\jc_ctrl_0|reset_pulse_cnt[0]~35 )) # (!\jc_ctrl_0|reset_pulse_cnt [1] & ((\jc_ctrl_0|reset_pulse_cnt[0]~35 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[1]~37  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[0]~35 ) # (!\jc_ctrl_0|reset_pulse_cnt [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[0]~35 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[1]~36_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[1]~37 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[1]~36 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N3
dffeas \jc_ctrl_0|reset_pulse_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[2]~38 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[2]~38_combout  = (\jc_ctrl_0|reset_pulse_cnt [2] & (\jc_ctrl_0|reset_pulse_cnt[1]~37  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [2] & (!\jc_ctrl_0|reset_pulse_cnt[1]~37  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[2]~39  = CARRY((\jc_ctrl_0|reset_pulse_cnt [2] & !\jc_ctrl_0|reset_pulse_cnt[1]~37 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[1]~37 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[2]~38_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[2]~39 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[2]~38 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N5
dffeas \jc_ctrl_0|reset_pulse_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[3]~40 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[3]~40_combout  = (\jc_ctrl_0|reset_pulse_cnt [3] & (!\jc_ctrl_0|reset_pulse_cnt[2]~39 )) # (!\jc_ctrl_0|reset_pulse_cnt [3] & ((\jc_ctrl_0|reset_pulse_cnt[2]~39 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[3]~41  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[2]~39 ) # (!\jc_ctrl_0|reset_pulse_cnt [3]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[2]~39 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[3]~40_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[3]~41 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[3]~40 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N7
dffeas \jc_ctrl_0|reset_pulse_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[4]~42 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[4]~42_combout  = (\jc_ctrl_0|reset_pulse_cnt [4] & (\jc_ctrl_0|reset_pulse_cnt[3]~41  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [4] & (!\jc_ctrl_0|reset_pulse_cnt[3]~41  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[4]~43  = CARRY((\jc_ctrl_0|reset_pulse_cnt [4] & !\jc_ctrl_0|reset_pulse_cnt[3]~41 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[3]~41 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[4]~42_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[4]~43 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[4]~42 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N9
dffeas \jc_ctrl_0|reset_pulse_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[5]~44 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[5]~44_combout  = (\jc_ctrl_0|reset_pulse_cnt [5] & (!\jc_ctrl_0|reset_pulse_cnt[4]~43 )) # (!\jc_ctrl_0|reset_pulse_cnt [5] & ((\jc_ctrl_0|reset_pulse_cnt[4]~43 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[5]~45  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[4]~43 ) # (!\jc_ctrl_0|reset_pulse_cnt [5]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[4]~43 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[5]~44_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[5]~45 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[5]~44 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N11
dffeas \jc_ctrl_0|reset_pulse_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[6]~46 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[6]~46_combout  = (\jc_ctrl_0|reset_pulse_cnt [6] & (\jc_ctrl_0|reset_pulse_cnt[5]~45  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [6] & (!\jc_ctrl_0|reset_pulse_cnt[5]~45  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[6]~47  = CARRY((\jc_ctrl_0|reset_pulse_cnt [6] & !\jc_ctrl_0|reset_pulse_cnt[5]~45 ))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[5]~45 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[6]~46_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[6]~47 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[6]~46 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|reset_pulse_cnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N13
dffeas \jc_ctrl_0|reset_pulse_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[7]~48 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[7]~48_combout  = (\jc_ctrl_0|reset_pulse_cnt [7] & (!\jc_ctrl_0|reset_pulse_cnt[6]~47 )) # (!\jc_ctrl_0|reset_pulse_cnt [7] & ((\jc_ctrl_0|reset_pulse_cnt[6]~47 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[7]~49  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[6]~47 ) # (!\jc_ctrl_0|reset_pulse_cnt [7]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[6]~47 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[7]~48_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[7]~49 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[7]~48 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N15
dffeas \jc_ctrl_0|reset_pulse_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[8]~50 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[8]~50_combout  = (\jc_ctrl_0|reset_pulse_cnt [8] & (\jc_ctrl_0|reset_pulse_cnt[7]~49  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [8] & (!\jc_ctrl_0|reset_pulse_cnt[7]~49  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[8]~51  = CARRY((\jc_ctrl_0|reset_pulse_cnt [8] & !\jc_ctrl_0|reset_pulse_cnt[7]~49 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[7]~49 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[8]~50_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[8]~51 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[8]~50 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N17
dffeas \jc_ctrl_0|reset_pulse_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[8] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[9]~52 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[9]~52_combout  = (\jc_ctrl_0|reset_pulse_cnt [9] & (!\jc_ctrl_0|reset_pulse_cnt[8]~51 )) # (!\jc_ctrl_0|reset_pulse_cnt [9] & ((\jc_ctrl_0|reset_pulse_cnt[8]~51 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[9]~53  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[8]~51 ) # (!\jc_ctrl_0|reset_pulse_cnt [9]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[8]~51 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[9]~52_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[9]~53 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[9]~52 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N19
dffeas \jc_ctrl_0|reset_pulse_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[9] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[10]~54 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[10]~54_combout  = (\jc_ctrl_0|reset_pulse_cnt [10] & (\jc_ctrl_0|reset_pulse_cnt[9]~53  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [10] & (!\jc_ctrl_0|reset_pulse_cnt[9]~53  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[10]~55  = CARRY((\jc_ctrl_0|reset_pulse_cnt [10] & !\jc_ctrl_0|reset_pulse_cnt[9]~53 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[9]~53 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[10]~54_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[10]~55 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[10]~54 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N21
dffeas \jc_ctrl_0|reset_pulse_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[10] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[11]~56 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[11]~56_combout  = (\jc_ctrl_0|reset_pulse_cnt [11] & (!\jc_ctrl_0|reset_pulse_cnt[10]~55 )) # (!\jc_ctrl_0|reset_pulse_cnt [11] & ((\jc_ctrl_0|reset_pulse_cnt[10]~55 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[11]~57  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[10]~55 ) # (!\jc_ctrl_0|reset_pulse_cnt [11]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[10]~55 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[11]~56_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[11]~57 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[11]~56 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N23
dffeas \jc_ctrl_0|reset_pulse_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[11] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[12]~58 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[12]~58_combout  = (\jc_ctrl_0|reset_pulse_cnt [12] & (\jc_ctrl_0|reset_pulse_cnt[11]~57  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [12] & (!\jc_ctrl_0|reset_pulse_cnt[11]~57  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[12]~59  = CARRY((\jc_ctrl_0|reset_pulse_cnt [12] & !\jc_ctrl_0|reset_pulse_cnt[11]~57 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[11]~57 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[12]~58_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[12]~59 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[12]~58 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N25
dffeas \jc_ctrl_0|reset_pulse_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[12] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[13]~60 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[13]~60_combout  = (\jc_ctrl_0|reset_pulse_cnt [13] & (!\jc_ctrl_0|reset_pulse_cnt[12]~59 )) # (!\jc_ctrl_0|reset_pulse_cnt [13] & ((\jc_ctrl_0|reset_pulse_cnt[12]~59 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[13]~61  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[12]~59 ) # (!\jc_ctrl_0|reset_pulse_cnt [13]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[12]~59 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[13]~60_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[13]~61 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[13]~60 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N27
dffeas \jc_ctrl_0|reset_pulse_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[13] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[14]~62 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[14]~62_combout  = (\jc_ctrl_0|reset_pulse_cnt [14] & (\jc_ctrl_0|reset_pulse_cnt[13]~61  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [14] & (!\jc_ctrl_0|reset_pulse_cnt[13]~61  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[14]~63  = CARRY((\jc_ctrl_0|reset_pulse_cnt [14] & !\jc_ctrl_0|reset_pulse_cnt[13]~61 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[13]~61 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[14]~62_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[14]~63 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[14]~62 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N29
dffeas \jc_ctrl_0|reset_pulse_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[14] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[15]~64 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[15]~64_combout  = (\jc_ctrl_0|reset_pulse_cnt [15] & (!\jc_ctrl_0|reset_pulse_cnt[14]~63 )) # (!\jc_ctrl_0|reset_pulse_cnt [15] & ((\jc_ctrl_0|reset_pulse_cnt[14]~63 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[15]~65  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[14]~63 ) # (!\jc_ctrl_0|reset_pulse_cnt [15]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[14]~63 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[15]~64_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[15]~65 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[15]~64 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y32_N31
dffeas \jc_ctrl_0|reset_pulse_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[15] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[16]~66 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[16]~66_combout  = (\jc_ctrl_0|reset_pulse_cnt [16] & (\jc_ctrl_0|reset_pulse_cnt[15]~65  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [16] & (!\jc_ctrl_0|reset_pulse_cnt[15]~65  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[16]~67  = CARRY((\jc_ctrl_0|reset_pulse_cnt [16] & !\jc_ctrl_0|reset_pulse_cnt[15]~65 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[15]~65 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[16]~66_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[16]~67 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[16]~66 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \jc_ctrl_0|reset_pulse_cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[16] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N2
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[17]~68 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[17]~68_combout  = (\jc_ctrl_0|reset_pulse_cnt [17] & (!\jc_ctrl_0|reset_pulse_cnt[16]~67 )) # (!\jc_ctrl_0|reset_pulse_cnt [17] & ((\jc_ctrl_0|reset_pulse_cnt[16]~67 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[17]~69  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[16]~67 ) # (!\jc_ctrl_0|reset_pulse_cnt [17]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[16]~67 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[17]~68_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[17]~69 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[17]~68 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N3
dffeas \jc_ctrl_0|reset_pulse_cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[17] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[18]~70 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[18]~70_combout  = (\jc_ctrl_0|reset_pulse_cnt [18] & (\jc_ctrl_0|reset_pulse_cnt[17]~69  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [18] & (!\jc_ctrl_0|reset_pulse_cnt[17]~69  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[18]~71  = CARRY((\jc_ctrl_0|reset_pulse_cnt [18] & !\jc_ctrl_0|reset_pulse_cnt[17]~69 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[17]~69 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[18]~70_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[18]~71 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[18]~70 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N5
dffeas \jc_ctrl_0|reset_pulse_cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[18] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N6
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[19]~72 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[19]~72_combout  = (\jc_ctrl_0|reset_pulse_cnt [19] & (!\jc_ctrl_0|reset_pulse_cnt[18]~71 )) # (!\jc_ctrl_0|reset_pulse_cnt [19] & ((\jc_ctrl_0|reset_pulse_cnt[18]~71 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[19]~73  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[18]~71 ) # (!\jc_ctrl_0|reset_pulse_cnt [19]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[18]~71 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[19]~72_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[19]~73 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[19]~72 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N7
dffeas \jc_ctrl_0|reset_pulse_cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[19] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N8
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[20]~74 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[20]~74_combout  = (\jc_ctrl_0|reset_pulse_cnt [20] & (\jc_ctrl_0|reset_pulse_cnt[19]~73  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [20] & (!\jc_ctrl_0|reset_pulse_cnt[19]~73  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[20]~75  = CARRY((\jc_ctrl_0|reset_pulse_cnt [20] & !\jc_ctrl_0|reset_pulse_cnt[19]~73 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[19]~73 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[20]~74_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[20]~75 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[20]~74 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N9
dffeas \jc_ctrl_0|reset_pulse_cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[20] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[21]~76 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[21]~76_combout  = (\jc_ctrl_0|reset_pulse_cnt [21] & (!\jc_ctrl_0|reset_pulse_cnt[20]~75 )) # (!\jc_ctrl_0|reset_pulse_cnt [21] & ((\jc_ctrl_0|reset_pulse_cnt[20]~75 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[21]~77  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[20]~75 ) # (!\jc_ctrl_0|reset_pulse_cnt [21]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[20]~75 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[21]~76_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[21]~77 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[21]~76 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N11
dffeas \jc_ctrl_0|reset_pulse_cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[21] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[22]~78 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[22]~78_combout  = (\jc_ctrl_0|reset_pulse_cnt [22] & (\jc_ctrl_0|reset_pulse_cnt[21]~77  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [22] & (!\jc_ctrl_0|reset_pulse_cnt[21]~77  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[22]~79  = CARRY((\jc_ctrl_0|reset_pulse_cnt [22] & !\jc_ctrl_0|reset_pulse_cnt[21]~77 ))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[21]~77 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[22]~78_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[22]~79 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[22]~78 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|reset_pulse_cnt[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N13
dffeas \jc_ctrl_0|reset_pulse_cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[22] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N14
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[23]~80 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[23]~80_combout  = (\jc_ctrl_0|reset_pulse_cnt [23] & (!\jc_ctrl_0|reset_pulse_cnt[22]~79 )) # (!\jc_ctrl_0|reset_pulse_cnt [23] & ((\jc_ctrl_0|reset_pulse_cnt[22]~79 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[23]~81  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[22]~79 ) # (!\jc_ctrl_0|reset_pulse_cnt [23]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[22]~79 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[23]~80_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[23]~81 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[23]~80 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N15
dffeas \jc_ctrl_0|reset_pulse_cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[23] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N16
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[24]~82 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[24]~82_combout  = (\jc_ctrl_0|reset_pulse_cnt [24] & (\jc_ctrl_0|reset_pulse_cnt[23]~81  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [24] & (!\jc_ctrl_0|reset_pulse_cnt[23]~81  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[24]~83  = CARRY((\jc_ctrl_0|reset_pulse_cnt [24] & !\jc_ctrl_0|reset_pulse_cnt[23]~81 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[23]~81 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[24]~82_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[24]~83 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[24]~82 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N17
dffeas \jc_ctrl_0|reset_pulse_cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[24] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N18
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[25]~84 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[25]~84_combout  = (\jc_ctrl_0|reset_pulse_cnt [25] & (!\jc_ctrl_0|reset_pulse_cnt[24]~83 )) # (!\jc_ctrl_0|reset_pulse_cnt [25] & ((\jc_ctrl_0|reset_pulse_cnt[24]~83 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[25]~85  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[24]~83 ) # (!\jc_ctrl_0|reset_pulse_cnt [25]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[24]~83 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[25]~84_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[25]~85 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[25]~84 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_pulse_cnt[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N19
dffeas \jc_ctrl_0|reset_pulse_cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[25] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N20
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[26]~86 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[26]~86_combout  = (\jc_ctrl_0|reset_pulse_cnt [26] & (\jc_ctrl_0|reset_pulse_cnt[25]~85  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [26] & (!\jc_ctrl_0|reset_pulse_cnt[25]~85  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[26]~87  = CARRY((\jc_ctrl_0|reset_pulse_cnt [26] & !\jc_ctrl_0|reset_pulse_cnt[25]~85 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[25]~85 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[26]~86_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[26]~87 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[26]~86 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N21
dffeas \jc_ctrl_0|reset_pulse_cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[26] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[27]~88 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[27]~88_combout  = (\jc_ctrl_0|reset_pulse_cnt [27] & (!\jc_ctrl_0|reset_pulse_cnt[26]~87 )) # (!\jc_ctrl_0|reset_pulse_cnt [27] & ((\jc_ctrl_0|reset_pulse_cnt[26]~87 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[27]~89  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[26]~87 ) # (!\jc_ctrl_0|reset_pulse_cnt [27]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[26]~87 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[27]~88_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[27]~89 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[27]~88 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N23
dffeas \jc_ctrl_0|reset_pulse_cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[27] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N24
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[28]~90 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[28]~90_combout  = (\jc_ctrl_0|reset_pulse_cnt [28] & (\jc_ctrl_0|reset_pulse_cnt[27]~89  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [28] & (!\jc_ctrl_0|reset_pulse_cnt[27]~89  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[28]~91  = CARRY((\jc_ctrl_0|reset_pulse_cnt [28] & !\jc_ctrl_0|reset_pulse_cnt[27]~89 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[27]~89 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[28]~90_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[28]~91 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[28]~90 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N25
dffeas \jc_ctrl_0|reset_pulse_cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[28] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N26
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[29]~92 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[29]~92_combout  = (\jc_ctrl_0|reset_pulse_cnt [29] & (!\jc_ctrl_0|reset_pulse_cnt[28]~91 )) # (!\jc_ctrl_0|reset_pulse_cnt [29] & ((\jc_ctrl_0|reset_pulse_cnt[28]~91 ) # (GND)))
// \jc_ctrl_0|reset_pulse_cnt[29]~93  = CARRY((!\jc_ctrl_0|reset_pulse_cnt[28]~91 ) # (!\jc_ctrl_0|reset_pulse_cnt [29]))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[28]~91 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[29]~92_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[29]~93 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[29]~92 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_pulse_cnt[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N27
dffeas \jc_ctrl_0|reset_pulse_cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[29] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N28
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[30]~94 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[30]~94_combout  = (\jc_ctrl_0|reset_pulse_cnt [30] & (\jc_ctrl_0|reset_pulse_cnt[29]~93  $ (GND))) # (!\jc_ctrl_0|reset_pulse_cnt [30] & (!\jc_ctrl_0|reset_pulse_cnt[29]~93  & VCC))
// \jc_ctrl_0|reset_pulse_cnt[30]~95  = CARRY((\jc_ctrl_0|reset_pulse_cnt [30] & !\jc_ctrl_0|reset_pulse_cnt[29]~93 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_pulse_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_pulse_cnt[29]~93 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[30]~94_combout ),
	.cout(\jc_ctrl_0|reset_pulse_cnt[30]~95 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[30]~94 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_pulse_cnt[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N29
dffeas \jc_ctrl_0|reset_pulse_cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[30] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N30
cycloneive_lcell_comb \jc_ctrl_0|reset_pulse_cnt[31]~96 (
// Equation(s):
// \jc_ctrl_0|reset_pulse_cnt[31]~96_combout  = \jc_ctrl_0|reset_pulse_cnt [31] $ (\jc_ctrl_0|reset_pulse_cnt[30]~95 )

	.dataa(\jc_ctrl_0|reset_pulse_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jc_ctrl_0|reset_pulse_cnt[30]~95 ),
	.combout(\jc_ctrl_0|reset_pulse_cnt[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[31]~96 .lut_mask = 16'h5A5A;
defparam \jc_ctrl_0|reset_pulse_cnt[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y31_N31
dffeas \jc_ctrl_0|reset_pulse_cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_pulse_cnt[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_pulse_cnt[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_pulse_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_pulse_cnt[31] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_pulse_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N10
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~6 (
// Equation(s):
// \jc_ctrl_0|LessThan0~6_combout  = (!\jc_ctrl_0|reset_pulse_cnt [25] & (!\jc_ctrl_0|reset_pulse_cnt [24] & (!\jc_ctrl_0|reset_pulse_cnt [22] & !\jc_ctrl_0|reset_pulse_cnt [23])))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [25]),
	.datab(\jc_ctrl_0|reset_pulse_cnt [24]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [22]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [23]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~6 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N20
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~7 (
// Equation(s):
// \jc_ctrl_0|LessThan0~7_combout  = (!\jc_ctrl_0|reset_pulse_cnt [29] & (!\jc_ctrl_0|reset_pulse_cnt [27] & (!\jc_ctrl_0|reset_pulse_cnt [26] & !\jc_ctrl_0|reset_pulse_cnt [28])))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [29]),
	.datab(\jc_ctrl_0|reset_pulse_cnt [27]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [26]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [28]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~7 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~5 (
// Equation(s):
// \jc_ctrl_0|LessThan0~5_combout  = (!\jc_ctrl_0|reset_pulse_cnt [21] & (!\jc_ctrl_0|reset_pulse_cnt [19] & (!\jc_ctrl_0|reset_pulse_cnt [18] & !\jc_ctrl_0|reset_pulse_cnt [20])))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [21]),
	.datab(\jc_ctrl_0|reset_pulse_cnt [19]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [18]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [20]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~5 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N28
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~8 (
// Equation(s):
// \jc_ctrl_0|LessThan0~8_combout  = (\jc_ctrl_0|LessThan0~6_combout  & (!\jc_ctrl_0|reset_pulse_cnt [30] & (\jc_ctrl_0|LessThan0~7_combout  & \jc_ctrl_0|LessThan0~5_combout )))

	.dataa(\jc_ctrl_0|LessThan0~6_combout ),
	.datab(\jc_ctrl_0|reset_pulse_cnt [30]),
	.datac(\jc_ctrl_0|LessThan0~7_combout ),
	.datad(\jc_ctrl_0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~8 .lut_mask = 16'h2000;
defparam \jc_ctrl_0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~0 (
// Equation(s):
// \jc_ctrl_0|LessThan0~0_combout  = (((!\jc_ctrl_0|reset_pulse_cnt [4] & !\jc_ctrl_0|reset_pulse_cnt [3])) # (!\jc_ctrl_0|reset_pulse_cnt [6])) # (!\jc_ctrl_0|reset_pulse_cnt [5])

	.dataa(\jc_ctrl_0|reset_pulse_cnt [5]),
	.datab(\jc_ctrl_0|reset_pulse_cnt [4]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [6]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~0 .lut_mask = 16'h5F7F;
defparam \jc_ctrl_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~1 (
// Equation(s):
// \jc_ctrl_0|LessThan0~1_combout  = (\jc_ctrl_0|LessThan0~0_combout ) # (((!\jc_ctrl_0|reset_pulse_cnt [9]) # (!\jc_ctrl_0|reset_pulse_cnt [7])) # (!\jc_ctrl_0|reset_pulse_cnt [8]))

	.dataa(\jc_ctrl_0|LessThan0~0_combout ),
	.datab(\jc_ctrl_0|reset_pulse_cnt [8]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [7]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [9]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~1 .lut_mask = 16'hBFFF;
defparam \jc_ctrl_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N18
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~3 (
// Equation(s):
// \jc_ctrl_0|LessThan0~3_combout  = (!\jc_ctrl_0|reset_pulse_cnt [16] & (!\jc_ctrl_0|reset_pulse_cnt [17] & (!\jc_ctrl_0|reset_pulse_cnt [15] & !\jc_ctrl_0|reset_pulse_cnt [14])))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [16]),
	.datab(\jc_ctrl_0|reset_pulse_cnt [17]),
	.datac(\jc_ctrl_0|reset_pulse_cnt [15]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [14]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~3 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N16
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~2 (
// Equation(s):
// \jc_ctrl_0|LessThan0~2_combout  = (!\jc_ctrl_0|reset_pulse_cnt [11] & !\jc_ctrl_0|reset_pulse_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|reset_pulse_cnt [11]),
	.datad(\jc_ctrl_0|reset_pulse_cnt [10]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~2 .lut_mask = 16'h000F;
defparam \jc_ctrl_0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N12
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~4 (
// Equation(s):
// \jc_ctrl_0|LessThan0~4_combout  = (!\jc_ctrl_0|reset_pulse_cnt [13] & (\jc_ctrl_0|LessThan0~3_combout  & (!\jc_ctrl_0|reset_pulse_cnt [12] & \jc_ctrl_0|LessThan0~2_combout )))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [13]),
	.datab(\jc_ctrl_0|LessThan0~3_combout ),
	.datac(\jc_ctrl_0|reset_pulse_cnt [12]),
	.datad(\jc_ctrl_0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~4 .lut_mask = 16'h0400;
defparam \jc_ctrl_0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N14
cycloneive_lcell_comb \jc_ctrl_0|LessThan0~9 (
// Equation(s):
// \jc_ctrl_0|LessThan0~9_combout  = (\jc_ctrl_0|reset_pulse_cnt [31]) # ((\jc_ctrl_0|LessThan0~8_combout  & (\jc_ctrl_0|LessThan0~1_combout  & \jc_ctrl_0|LessThan0~4_combout )))

	.dataa(\jc_ctrl_0|reset_pulse_cnt [31]),
	.datab(\jc_ctrl_0|LessThan0~8_combout ),
	.datac(\jc_ctrl_0|LessThan0~1_combout ),
	.datad(\jc_ctrl_0|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan0~9 .lut_mask = 16'hEAAA;
defparam \jc_ctrl_0|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N0
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[0]~32 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[0]~32_combout  = \jc_ctrl_0|reset_inactive_cnt [0] $ (VCC)
// \jc_ctrl_0|reset_inactive_cnt[0]~33  = CARRY(\jc_ctrl_0|reset_inactive_cnt [0])

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_inactive_cnt[0]~32_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[0]~33 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[0]~32 .lut_mask = 16'h33CC;
defparam \jc_ctrl_0|reset_inactive_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[31]~96 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[31]~96_combout  = ((\jc_ctrl_0|active~q  & (\jc_ctrl_0|reset_occured~q )) # (!\jc_ctrl_0|active~q  & ((!\jc_start~q )))) # (!\startup_reset~q )

	.dataa(\jc_ctrl_0|reset_occured~q ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\startup_reset~q ),
	.datad(\jc_start~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_inactive_cnt[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[31]~96 .lut_mask = 16'h8FBF;
defparam \jc_ctrl_0|reset_inactive_cnt[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N0
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[31]~97 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[31]~97_combout  = (!\jc_ctrl_0|reset_inactive_cnt[31]~96_combout  & ((\jc_ctrl_0|always1~0_combout ) # ((!\jc_ctrl_0|LessThan0~9_combout  & \jc_ctrl_0|LessThan1~9_combout ))))

	.dataa(\jc_ctrl_0|LessThan0~9_combout ),
	.datab(\jc_ctrl_0|LessThan1~9_combout ),
	.datac(\jc_ctrl_0|reset_inactive_cnt[31]~96_combout ),
	.datad(\jc_ctrl_0|always1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[31]~97 .lut_mask = 16'h0F04;
defparam \jc_ctrl_0|reset_inactive_cnt[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y34_N1
dffeas \jc_ctrl_0|reset_inactive_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N2
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[1]~34 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[1]~34_combout  = (\jc_ctrl_0|reset_inactive_cnt [1] & (!\jc_ctrl_0|reset_inactive_cnt[0]~33 )) # (!\jc_ctrl_0|reset_inactive_cnt [1] & ((\jc_ctrl_0|reset_inactive_cnt[0]~33 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[1]~35  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[0]~33 ) # (!\jc_ctrl_0|reset_inactive_cnt [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[0]~33 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[1]~34_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[1]~35 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N3
dffeas \jc_ctrl_0|reset_inactive_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N4
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[2]~36 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[2]~36_combout  = (\jc_ctrl_0|reset_inactive_cnt [2] & (\jc_ctrl_0|reset_inactive_cnt[1]~35  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [2] & (!\jc_ctrl_0|reset_inactive_cnt[1]~35  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[2]~37  = CARRY((\jc_ctrl_0|reset_inactive_cnt [2] & !\jc_ctrl_0|reset_inactive_cnt[1]~35 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[1]~35 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[2]~36_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[2]~37 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[2]~36 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N5
dffeas \jc_ctrl_0|reset_inactive_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N6
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[3]~38 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[3]~38_combout  = (\jc_ctrl_0|reset_inactive_cnt [3] & (!\jc_ctrl_0|reset_inactive_cnt[2]~37 )) # (!\jc_ctrl_0|reset_inactive_cnt [3] & ((\jc_ctrl_0|reset_inactive_cnt[2]~37 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[3]~39  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[2]~37 ) # (!\jc_ctrl_0|reset_inactive_cnt [3]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[2]~37 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[3]~38_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[3]~39 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N7
dffeas \jc_ctrl_0|reset_inactive_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N8
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[4]~40 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[4]~40_combout  = (\jc_ctrl_0|reset_inactive_cnt [4] & (\jc_ctrl_0|reset_inactive_cnt[3]~39  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [4] & (!\jc_ctrl_0|reset_inactive_cnt[3]~39  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[4]~41  = CARRY((\jc_ctrl_0|reset_inactive_cnt [4] & !\jc_ctrl_0|reset_inactive_cnt[3]~39 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[3]~39 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[4]~40_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[4]~41 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[4]~40 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N9
dffeas \jc_ctrl_0|reset_inactive_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N10
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[5]~42 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[5]~42_combout  = (\jc_ctrl_0|reset_inactive_cnt [5] & (!\jc_ctrl_0|reset_inactive_cnt[4]~41 )) # (!\jc_ctrl_0|reset_inactive_cnt [5] & ((\jc_ctrl_0|reset_inactive_cnt[4]~41 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[5]~43  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[4]~41 ) # (!\jc_ctrl_0|reset_inactive_cnt [5]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[4]~41 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[5]~42_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[5]~43 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N11
dffeas \jc_ctrl_0|reset_inactive_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N12
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[6]~44 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[6]~44_combout  = (\jc_ctrl_0|reset_inactive_cnt [6] & (\jc_ctrl_0|reset_inactive_cnt[5]~43  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [6] & (!\jc_ctrl_0|reset_inactive_cnt[5]~43  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[6]~45  = CARRY((\jc_ctrl_0|reset_inactive_cnt [6] & !\jc_ctrl_0|reset_inactive_cnt[5]~43 ))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[5]~43 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[6]~44_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[6]~45 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|reset_inactive_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N13
dffeas \jc_ctrl_0|reset_inactive_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N14
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[7]~46 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[7]~46_combout  = (\jc_ctrl_0|reset_inactive_cnt [7] & (!\jc_ctrl_0|reset_inactive_cnt[6]~45 )) # (!\jc_ctrl_0|reset_inactive_cnt [7] & ((\jc_ctrl_0|reset_inactive_cnt[6]~45 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[7]~47  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[6]~45 ) # (!\jc_ctrl_0|reset_inactive_cnt [7]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[6]~45 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[7]~46_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[7]~47 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N15
dffeas \jc_ctrl_0|reset_inactive_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N16
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[8]~48 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[8]~48_combout  = (\jc_ctrl_0|reset_inactive_cnt [8] & (\jc_ctrl_0|reset_inactive_cnt[7]~47  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [8] & (!\jc_ctrl_0|reset_inactive_cnt[7]~47  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[8]~49  = CARRY((\jc_ctrl_0|reset_inactive_cnt [8] & !\jc_ctrl_0|reset_inactive_cnt[7]~47 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[7]~47 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[8]~48_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[8]~49 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[8]~48 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N17
dffeas \jc_ctrl_0|reset_inactive_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[8] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N18
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[9]~50 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[9]~50_combout  = (\jc_ctrl_0|reset_inactive_cnt [9] & (!\jc_ctrl_0|reset_inactive_cnt[8]~49 )) # (!\jc_ctrl_0|reset_inactive_cnt [9] & ((\jc_ctrl_0|reset_inactive_cnt[8]~49 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[9]~51  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[8]~49 ) # (!\jc_ctrl_0|reset_inactive_cnt [9]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[8]~49 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[9]~50_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[9]~51 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N19
dffeas \jc_ctrl_0|reset_inactive_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[9] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N20
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[10]~52 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[10]~52_combout  = (\jc_ctrl_0|reset_inactive_cnt [10] & (\jc_ctrl_0|reset_inactive_cnt[9]~51  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [10] & (!\jc_ctrl_0|reset_inactive_cnt[9]~51  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[10]~53  = CARRY((\jc_ctrl_0|reset_inactive_cnt [10] & !\jc_ctrl_0|reset_inactive_cnt[9]~51 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[9]~51 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[10]~52_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[10]~53 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[10]~52 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N21
dffeas \jc_ctrl_0|reset_inactive_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[10] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N22
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[11]~54 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[11]~54_combout  = (\jc_ctrl_0|reset_inactive_cnt [11] & (!\jc_ctrl_0|reset_inactive_cnt[10]~53 )) # (!\jc_ctrl_0|reset_inactive_cnt [11] & ((\jc_ctrl_0|reset_inactive_cnt[10]~53 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[11]~55  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[10]~53 ) # (!\jc_ctrl_0|reset_inactive_cnt [11]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[10]~53 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[11]~54_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[11]~55 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N23
dffeas \jc_ctrl_0|reset_inactive_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[11] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N24
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[12]~56 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[12]~56_combout  = (\jc_ctrl_0|reset_inactive_cnt [12] & (\jc_ctrl_0|reset_inactive_cnt[11]~55  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [12] & (!\jc_ctrl_0|reset_inactive_cnt[11]~55  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[12]~57  = CARRY((\jc_ctrl_0|reset_inactive_cnt [12] & !\jc_ctrl_0|reset_inactive_cnt[11]~55 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[11]~55 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[12]~56_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[12]~57 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[12]~56 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N25
dffeas \jc_ctrl_0|reset_inactive_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[12] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N26
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[13]~58 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[13]~58_combout  = (\jc_ctrl_0|reset_inactive_cnt [13] & (!\jc_ctrl_0|reset_inactive_cnt[12]~57 )) # (!\jc_ctrl_0|reset_inactive_cnt [13] & ((\jc_ctrl_0|reset_inactive_cnt[12]~57 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[13]~59  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[12]~57 ) # (!\jc_ctrl_0|reset_inactive_cnt [13]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[12]~57 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[13]~58_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[13]~59 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N27
dffeas \jc_ctrl_0|reset_inactive_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[13] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N28
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[14]~60 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[14]~60_combout  = (\jc_ctrl_0|reset_inactive_cnt [14] & (\jc_ctrl_0|reset_inactive_cnt[13]~59  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [14] & (!\jc_ctrl_0|reset_inactive_cnt[13]~59  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[14]~61  = CARRY((\jc_ctrl_0|reset_inactive_cnt [14] & !\jc_ctrl_0|reset_inactive_cnt[13]~59 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[13]~59 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[14]~60_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[14]~61 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[14]~60 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N29
dffeas \jc_ctrl_0|reset_inactive_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[14] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N30
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[15]~62 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[15]~62_combout  = (\jc_ctrl_0|reset_inactive_cnt [15] & (!\jc_ctrl_0|reset_inactive_cnt[14]~61 )) # (!\jc_ctrl_0|reset_inactive_cnt [15] & ((\jc_ctrl_0|reset_inactive_cnt[14]~61 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[15]~63  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[14]~61 ) # (!\jc_ctrl_0|reset_inactive_cnt [15]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[14]~61 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[15]~62_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[15]~63 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y34_N31
dffeas \jc_ctrl_0|reset_inactive_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[15] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N0
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[16]~64 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[16]~64_combout  = (\jc_ctrl_0|reset_inactive_cnt [16] & (\jc_ctrl_0|reset_inactive_cnt[15]~63  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [16] & (!\jc_ctrl_0|reset_inactive_cnt[15]~63  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[16]~65  = CARRY((\jc_ctrl_0|reset_inactive_cnt [16] & !\jc_ctrl_0|reset_inactive_cnt[15]~63 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[15]~63 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[16]~64_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[16]~65 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[16]~64 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N1
dffeas \jc_ctrl_0|reset_inactive_cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[16] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N2
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[17]~66 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[17]~66_combout  = (\jc_ctrl_0|reset_inactive_cnt [17] & (!\jc_ctrl_0|reset_inactive_cnt[16]~65 )) # (!\jc_ctrl_0|reset_inactive_cnt [17] & ((\jc_ctrl_0|reset_inactive_cnt[16]~65 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[17]~67  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[16]~65 ) # (!\jc_ctrl_0|reset_inactive_cnt [17]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[16]~65 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[17]~66_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[17]~67 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N3
dffeas \jc_ctrl_0|reset_inactive_cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[17] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N4
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[18]~68 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[18]~68_combout  = (\jc_ctrl_0|reset_inactive_cnt [18] & (\jc_ctrl_0|reset_inactive_cnt[17]~67  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [18] & (!\jc_ctrl_0|reset_inactive_cnt[17]~67  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[18]~69  = CARRY((\jc_ctrl_0|reset_inactive_cnt [18] & !\jc_ctrl_0|reset_inactive_cnt[17]~67 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[17]~67 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[18]~68_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[18]~69 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[18]~68 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N5
dffeas \jc_ctrl_0|reset_inactive_cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[18] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N6
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[19]~70 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[19]~70_combout  = (\jc_ctrl_0|reset_inactive_cnt [19] & (!\jc_ctrl_0|reset_inactive_cnt[18]~69 )) # (!\jc_ctrl_0|reset_inactive_cnt [19] & ((\jc_ctrl_0|reset_inactive_cnt[18]~69 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[19]~71  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[18]~69 ) # (!\jc_ctrl_0|reset_inactive_cnt [19]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[18]~69 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[19]~70_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[19]~71 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N7
dffeas \jc_ctrl_0|reset_inactive_cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[19] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N8
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[20]~72 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[20]~72_combout  = (\jc_ctrl_0|reset_inactive_cnt [20] & (\jc_ctrl_0|reset_inactive_cnt[19]~71  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [20] & (!\jc_ctrl_0|reset_inactive_cnt[19]~71  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[20]~73  = CARRY((\jc_ctrl_0|reset_inactive_cnt [20] & !\jc_ctrl_0|reset_inactive_cnt[19]~71 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[19]~71 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[20]~72_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[20]~73 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[20]~72 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N9
dffeas \jc_ctrl_0|reset_inactive_cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[20] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N10
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[21]~74 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[21]~74_combout  = (\jc_ctrl_0|reset_inactive_cnt [21] & (!\jc_ctrl_0|reset_inactive_cnt[20]~73 )) # (!\jc_ctrl_0|reset_inactive_cnt [21] & ((\jc_ctrl_0|reset_inactive_cnt[20]~73 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[21]~75  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[20]~73 ) # (!\jc_ctrl_0|reset_inactive_cnt [21]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[20]~73 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[21]~74_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[21]~75 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N11
dffeas \jc_ctrl_0|reset_inactive_cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[21] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N12
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[22]~76 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[22]~76_combout  = (\jc_ctrl_0|reset_inactive_cnt [22] & (\jc_ctrl_0|reset_inactive_cnt[21]~75  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [22] & (!\jc_ctrl_0|reset_inactive_cnt[21]~75  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[22]~77  = CARRY((\jc_ctrl_0|reset_inactive_cnt [22] & !\jc_ctrl_0|reset_inactive_cnt[21]~75 ))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[21]~75 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[22]~76_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[22]~77 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|reset_inactive_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N13
dffeas \jc_ctrl_0|reset_inactive_cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[22] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N14
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[23]~78 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[23]~78_combout  = (\jc_ctrl_0|reset_inactive_cnt [23] & (!\jc_ctrl_0|reset_inactive_cnt[22]~77 )) # (!\jc_ctrl_0|reset_inactive_cnt [23] & ((\jc_ctrl_0|reset_inactive_cnt[22]~77 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[23]~79  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[22]~77 ) # (!\jc_ctrl_0|reset_inactive_cnt [23]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[22]~77 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[23]~78_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[23]~79 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N15
dffeas \jc_ctrl_0|reset_inactive_cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[23] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N16
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[24]~80 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[24]~80_combout  = (\jc_ctrl_0|reset_inactive_cnt [24] & (\jc_ctrl_0|reset_inactive_cnt[23]~79  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [24] & (!\jc_ctrl_0|reset_inactive_cnt[23]~79  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[24]~81  = CARRY((\jc_ctrl_0|reset_inactive_cnt [24] & !\jc_ctrl_0|reset_inactive_cnt[23]~79 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[23]~79 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[24]~80_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[24]~81 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[24]~80 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N17
dffeas \jc_ctrl_0|reset_inactive_cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[24] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N18
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[25]~82 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[25]~82_combout  = (\jc_ctrl_0|reset_inactive_cnt [25] & (!\jc_ctrl_0|reset_inactive_cnt[24]~81 )) # (!\jc_ctrl_0|reset_inactive_cnt [25] & ((\jc_ctrl_0|reset_inactive_cnt[24]~81 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[25]~83  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[24]~81 ) # (!\jc_ctrl_0|reset_inactive_cnt [25]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[24]~81 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[25]~82_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[25]~83 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|reset_inactive_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N19
dffeas \jc_ctrl_0|reset_inactive_cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[25] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N20
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[26]~84 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[26]~84_combout  = (\jc_ctrl_0|reset_inactive_cnt [26] & (\jc_ctrl_0|reset_inactive_cnt[25]~83  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [26] & (!\jc_ctrl_0|reset_inactive_cnt[25]~83  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[26]~85  = CARRY((\jc_ctrl_0|reset_inactive_cnt [26] & !\jc_ctrl_0|reset_inactive_cnt[25]~83 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[25]~83 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[26]~84_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[26]~85 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[26]~84 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N21
dffeas \jc_ctrl_0|reset_inactive_cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[26] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N22
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[27]~86 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[27]~86_combout  = (\jc_ctrl_0|reset_inactive_cnt [27] & (!\jc_ctrl_0|reset_inactive_cnt[26]~85 )) # (!\jc_ctrl_0|reset_inactive_cnt [27] & ((\jc_ctrl_0|reset_inactive_cnt[26]~85 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[27]~87  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[26]~85 ) # (!\jc_ctrl_0|reset_inactive_cnt [27]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[26]~85 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[27]~86_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[27]~87 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N23
dffeas \jc_ctrl_0|reset_inactive_cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[27] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N24
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[28]~88 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[28]~88_combout  = (\jc_ctrl_0|reset_inactive_cnt [28] & (\jc_ctrl_0|reset_inactive_cnt[27]~87  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [28] & (!\jc_ctrl_0|reset_inactive_cnt[27]~87  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[28]~89  = CARRY((\jc_ctrl_0|reset_inactive_cnt [28] & !\jc_ctrl_0|reset_inactive_cnt[27]~87 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[27]~87 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[28]~88_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[28]~89 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[28]~88 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N25
dffeas \jc_ctrl_0|reset_inactive_cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[28] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N26
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[29]~90 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[29]~90_combout  = (\jc_ctrl_0|reset_inactive_cnt [29] & (!\jc_ctrl_0|reset_inactive_cnt[28]~89 )) # (!\jc_ctrl_0|reset_inactive_cnt [29] & ((\jc_ctrl_0|reset_inactive_cnt[28]~89 ) # (GND)))
// \jc_ctrl_0|reset_inactive_cnt[29]~91  = CARRY((!\jc_ctrl_0|reset_inactive_cnt[28]~89 ) # (!\jc_ctrl_0|reset_inactive_cnt [29]))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[28]~89 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[29]~90_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[29]~91 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|reset_inactive_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N27
dffeas \jc_ctrl_0|reset_inactive_cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[29] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[30]~92 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[30]~92_combout  = (\jc_ctrl_0|reset_inactive_cnt [30] & (\jc_ctrl_0|reset_inactive_cnt[29]~91  $ (GND))) # (!\jc_ctrl_0|reset_inactive_cnt [30] & (!\jc_ctrl_0|reset_inactive_cnt[29]~91  & VCC))
// \jc_ctrl_0|reset_inactive_cnt[30]~93  = CARRY((\jc_ctrl_0|reset_inactive_cnt [30] & !\jc_ctrl_0|reset_inactive_cnt[29]~91 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|reset_inactive_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|reset_inactive_cnt[29]~91 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[30]~92_combout ),
	.cout(\jc_ctrl_0|reset_inactive_cnt[30]~93 ));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[30]~92 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|reset_inactive_cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N29
dffeas \jc_ctrl_0|reset_inactive_cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[30] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N30
cycloneive_lcell_comb \jc_ctrl_0|reset_inactive_cnt[31]~94 (
// Equation(s):
// \jc_ctrl_0|reset_inactive_cnt[31]~94_combout  = \jc_ctrl_0|reset_inactive_cnt [31] $ (\jc_ctrl_0|reset_inactive_cnt[30]~93 )

	.dataa(\jc_ctrl_0|reset_inactive_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jc_ctrl_0|reset_inactive_cnt[30]~93 ),
	.combout(\jc_ctrl_0|reset_inactive_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \jc_ctrl_0|reset_inactive_cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y33_N31
dffeas \jc_ctrl_0|reset_inactive_cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_inactive_cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|reset_inactive_cnt[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_inactive_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_inactive_cnt[31] .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_inactive_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N10
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~6 (
// Equation(s):
// \jc_ctrl_0|LessThan1~6_combout  = (!\jc_ctrl_0|reset_inactive_cnt [27] & (!\jc_ctrl_0|reset_inactive_cnt [28] & (!\jc_ctrl_0|reset_inactive_cnt [29] & !\jc_ctrl_0|reset_inactive_cnt [26])))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [27]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [28]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [29]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [26]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~6 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N4
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~5 (
// Equation(s):
// \jc_ctrl_0|LessThan1~5_combout  = (!\jc_ctrl_0|reset_inactive_cnt [22] & (!\jc_ctrl_0|reset_inactive_cnt [25] & (!\jc_ctrl_0|reset_inactive_cnt [24] & !\jc_ctrl_0|reset_inactive_cnt [23])))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [22]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [25]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [24]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [23]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~5 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~4 (
// Equation(s):
// \jc_ctrl_0|LessThan1~4_combout  = (!\jc_ctrl_0|reset_inactive_cnt [21] & (!\jc_ctrl_0|reset_inactive_cnt [19] & (!\jc_ctrl_0|reset_inactive_cnt [18] & !\jc_ctrl_0|reset_inactive_cnt [20])))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [21]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [19]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [18]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [20]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~4 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~7 (
// Equation(s):
// \jc_ctrl_0|LessThan1~7_combout  = (\jc_ctrl_0|LessThan1~6_combout  & (!\jc_ctrl_0|reset_inactive_cnt [30] & (\jc_ctrl_0|LessThan1~5_combout  & \jc_ctrl_0|LessThan1~4_combout )))

	.dataa(\jc_ctrl_0|LessThan1~6_combout ),
	.datab(\jc_ctrl_0|reset_inactive_cnt [30]),
	.datac(\jc_ctrl_0|LessThan1~5_combout ),
	.datad(\jc_ctrl_0|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~7 .lut_mask = 16'h2000;
defparam \jc_ctrl_0|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~3 (
// Equation(s):
// \jc_ctrl_0|LessThan1~3_combout  = (!\jc_ctrl_0|reset_inactive_cnt [16] & (!\jc_ctrl_0|reset_inactive_cnt [15] & (!\jc_ctrl_0|reset_inactive_cnt [14] & !\jc_ctrl_0|reset_inactive_cnt [17])))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [16]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [15]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [14]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [17]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~3 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~0 (
// Equation(s):
// \jc_ctrl_0|LessThan1~0_combout  = (((!\jc_ctrl_0|reset_inactive_cnt [4] & !\jc_ctrl_0|reset_inactive_cnt [3])) # (!\jc_ctrl_0|reset_inactive_cnt [5])) # (!\jc_ctrl_0|reset_inactive_cnt [6])

	.dataa(\jc_ctrl_0|reset_inactive_cnt [4]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [6]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [3]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~0 .lut_mask = 16'h37FF;
defparam \jc_ctrl_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N30
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~1 (
// Equation(s):
// \jc_ctrl_0|LessThan1~1_combout  = (((\jc_ctrl_0|LessThan1~0_combout ) # (!\jc_ctrl_0|reset_inactive_cnt [7])) # (!\jc_ctrl_0|reset_inactive_cnt [9])) # (!\jc_ctrl_0|reset_inactive_cnt [8])

	.dataa(\jc_ctrl_0|reset_inactive_cnt [8]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [9]),
	.datac(\jc_ctrl_0|LessThan1~0_combout ),
	.datad(\jc_ctrl_0|reset_inactive_cnt [7]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~1 .lut_mask = 16'hF7FF;
defparam \jc_ctrl_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N28
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~2 (
// Equation(s):
// \jc_ctrl_0|LessThan1~2_combout  = (!\jc_ctrl_0|reset_inactive_cnt [10] & (!\jc_ctrl_0|reset_inactive_cnt [11] & (!\jc_ctrl_0|reset_inactive_cnt [13] & !\jc_ctrl_0|reset_inactive_cnt [12])))

	.dataa(\jc_ctrl_0|reset_inactive_cnt [10]),
	.datab(\jc_ctrl_0|reset_inactive_cnt [11]),
	.datac(\jc_ctrl_0|reset_inactive_cnt [13]),
	.datad(\jc_ctrl_0|reset_inactive_cnt [12]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~2 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N6
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~8 (
// Equation(s):
// \jc_ctrl_0|LessThan1~8_combout  = (\jc_ctrl_0|LessThan1~7_combout  & (\jc_ctrl_0|LessThan1~3_combout  & (\jc_ctrl_0|LessThan1~1_combout  & \jc_ctrl_0|LessThan1~2_combout )))

	.dataa(\jc_ctrl_0|LessThan1~7_combout ),
	.datab(\jc_ctrl_0|LessThan1~3_combout ),
	.datac(\jc_ctrl_0|LessThan1~1_combout ),
	.datad(\jc_ctrl_0|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~8 .lut_mask = 16'h8000;
defparam \jc_ctrl_0|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneive_lcell_comb \jc_ctrl_0|LessThan1~9 (
// Equation(s):
// \jc_ctrl_0|LessThan1~9_combout  = (\jc_ctrl_0|reset_inactive_cnt [31]) # (\jc_ctrl_0|LessThan1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|reset_inactive_cnt [31]),
	.datad(\jc_ctrl_0|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan1~9 .lut_mask = 16'hFFF0;
defparam \jc_ctrl_0|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N22
cycloneive_lcell_comb \jc_ctrl_0|reset_occured~5 (
// Equation(s):
// \jc_ctrl_0|reset_occured~5_combout  = (\jc_ctrl_0|reset_occured~q ) # ((!\jc_ctrl_0|LessThan0~9_combout  & (\jc_ctrl_0|active~q  & !\jc_ctrl_0|LessThan1~9_combout )))

	.dataa(\jc_ctrl_0|LessThan0~9_combout ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\jc_ctrl_0|reset_occured~q ),
	.datad(\jc_ctrl_0|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_occured~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_occured~5 .lut_mask = 16'hF0F4;
defparam \jc_ctrl_0|reset_occured~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y33_N23
dffeas \jc_ctrl_0|reset_occured (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|reset_occured~5_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|reset_occured~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|reset_occured .is_wysiwyg = "true";
defparam \jc_ctrl_0|reset_occured .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneive_lcell_comb \jc_ctrl_0|active~2 (
// Equation(s):
// \jc_ctrl_0|active~2_combout  = (\jc_ctrl_0|active~q  & (((!\jc_ctrl_0|reset_occured~q )) # (!\jc_ctrl_0|transaction_start~0_combout ))) # (!\jc_ctrl_0|active~q  & (((\jc_start~q ))))

	.dataa(\jc_ctrl_0|transaction_start~0_combout ),
	.datab(\jc_ctrl_0|reset_occured~q ),
	.datac(\jc_ctrl_0|active~q ),
	.datad(\jc_start~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|active~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|active~2 .lut_mask = 16'h7F70;
defparam \jc_ctrl_0|active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y33_N27
dffeas \jc_ctrl_0|active (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|active~2_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|active .is_wysiwyg = "true";
defparam \jc_ctrl_0|active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneive_lcell_comb \jc_ctrl_0|always1~0 (
// Equation(s):
// \jc_ctrl_0|always1~0_combout  = (!\jc_ctrl_0|active~q  & \jc_start~q )

	.dataa(gnd),
	.datab(\jc_ctrl_0|active~q ),
	.datac(gnd),
	.datad(\jc_start~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|always1~0 .lut_mask = 16'h3300;
defparam \jc_ctrl_0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N6
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[3]~98 (
// Equation(s):
// \jc_ctrl_0|transaction_num[3]~98_combout  = (\jc_ctrl_0|active~q  & (!\jc_ctrl_0|transaction_start~0_combout  & (\jc_ctrl_0|reset_occured~q ))) # (!\jc_ctrl_0|active~q  & (((\jc_start~q ))))

	.dataa(\jc_ctrl_0|transaction_start~0_combout ),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\jc_ctrl_0|reset_occured~q ),
	.datad(\jc_start~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[3]~98 .lut_mask = 16'h7340;
defparam \jc_ctrl_0|transaction_num[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y35_N1
dffeas \jc_ctrl_0|transaction_num[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[0]~34_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux1~1 (
// Equation(s):
// \jc_ctrl_0|Mux1~1_combout  = (\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [5])) # (!\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [2]) # ((\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|transaction_num [0]))))

	.dataa(\jc_ctrl_0|transaction_num [5]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux1~1 .lut_mask = 16'hAAEC;
defparam \jc_ctrl_0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux7~0 (
// Equation(s):
// \jc_ctrl_0|Mux7~0_combout  = (!\jc_ctrl_0|transaction_num [3] & !\jc_ctrl_0|transaction_num [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux7~0 .lut_mask = 16'h000F;
defparam \jc_ctrl_0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneive_lcell_comb \jc_ctrl_0|Mux1~2 (
// Equation(s):
// \jc_ctrl_0|Mux1~2_combout  = (!\jc_ctrl_0|transaction_num [6] & ((\jc_ctrl_0|Mux1~1_combout  & ((\jc_ctrl_0|Mux7~0_combout ))) # (!\jc_ctrl_0|Mux1~1_combout  & (\jc_ctrl_0|Mux1~0_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux1~0_combout ),
	.datac(\jc_ctrl_0|Mux1~1_combout ),
	.datad(\jc_ctrl_0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux1~2 .lut_mask = 16'h5404;
defparam \jc_ctrl_0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux1~4 (
// Equation(s):
// \jc_ctrl_0|Mux1~4_combout  = (\jc_ctrl_0|Mux1~2_combout ) # ((!\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num [2] & \jc_ctrl_0|Mux1~3_combout )))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|Mux1~3_combout ),
	.datad(\jc_ctrl_0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux1~4 .lut_mask = 16'hFF10;
defparam \jc_ctrl_0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
cycloneive_lcell_comb \jc_ctrl_0|total_data_leng[1]~1 (
// Equation(s):
// \jc_ctrl_0|total_data_leng[1]~1_combout  = !\jc_ctrl_0|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|Mux1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|total_data_leng[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[1]~1 .lut_mask = 16'h0F0F;
defparam \jc_ctrl_0|total_data_leng[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
cycloneive_lcell_comb \jc_ctrl_0|total_data_leng[2]~0 (
// Equation(s):
// \jc_ctrl_0|total_data_leng[2]~0_combout  = (\jc_ctrl_0|transaction_start~q  & \startup_reset~q )

	.dataa(\jc_ctrl_0|transaction_start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\startup_reset~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|total_data_leng[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[2]~0 .lut_mask = 16'hAA00;
defparam \jc_ctrl_0|total_data_leng[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N17
dffeas \jc_ctrl_0|total_data_leng[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|total_data_leng[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|total_data_leng[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|total_data_leng [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|total_data_leng[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[0]~32 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[0]~32_combout  = (\jc_ctrl_0|spi_jc|STC|q~q  & (\jc_ctrl_0|data_byte_cnter [0] $ (VCC))) # (!\jc_ctrl_0|spi_jc|STC|q~q  & (\jc_ctrl_0|data_byte_cnter [0] & VCC))
// \jc_ctrl_0|data_byte_cnter[0]~33  = CARRY((\jc_ctrl_0|spi_jc|STC|q~q  & \jc_ctrl_0|data_byte_cnter [0]))

	.dataa(\jc_ctrl_0|spi_jc|STC|q~q ),
	.datab(\jc_ctrl_0|data_byte_cnter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|data_byte_cnter[0]~32_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[0]~33 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[0]~32 .lut_mask = 16'h6688;
defparam \jc_ctrl_0|data_byte_cnter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[7]~8 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[7]~8_combout  = (!\jc_ctrl_0|transaction_start~q  & (\jc_ctrl_0|transaction_busy~q  & \jc_ctrl_0|LessThan3~3_combout ))

	.dataa(\jc_ctrl_0|transaction_start~q ),
	.datab(\jc_ctrl_0|transaction_busy~q ),
	.datac(gnd),
	.datad(\jc_ctrl_0|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[7]~8 .lut_mask = 16'h4400;
defparam \jc_ctrl_0|spi_data_in[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \jc_ctrl_0|data_byte_cnter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux39~2 (
// Equation(s):
// \jc_ctrl_0|Mux39~2_combout  = (!\jc_ctrl_0|transaction_num [5] & !\jc_ctrl_0|transaction_num [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|transaction_num [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux39~2 .lut_mask = 16'h000F;
defparam \jc_ctrl_0|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux2~4 (
// Equation(s):
// \jc_ctrl_0|Mux2~4_combout  = (!\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num [0]) # (\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~4 .lut_mask = 16'h1110;
defparam \jc_ctrl_0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N20
cycloneive_lcell_comb \jc_ctrl_0|Mux2~0 (
// Equation(s):
// \jc_ctrl_0|Mux2~0_combout  = \jc_ctrl_0|transaction_num [3] $ (((\jc_ctrl_0|transaction_num [0]) # ((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~0 .lut_mask = 16'h3336;
defparam \jc_ctrl_0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux2~1 (
// Equation(s):
// \jc_ctrl_0|Mux2~1_combout  = (!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|transaction_num [5] & ((\jc_ctrl_0|transaction_num [4]) # (!\jc_ctrl_0|Mux2~0_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~1 .lut_mask = 16'h4050;
defparam \jc_ctrl_0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux2~2 (
// Equation(s):
// \jc_ctrl_0|Mux2~2_combout  = (\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [0]) # (\jc_ctrl_0|transaction_num [2])))) # (!\jc_ctrl_0|transaction_num [3] & (((\jc_ctrl_0|transaction_num [2]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~2 .lut_mask = 16'hEC0C;
defparam \jc_ctrl_0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux2~3 (
// Equation(s):
// \jc_ctrl_0|Mux2~3_combout  = (\jc_ctrl_0|Mux2~1_combout ) # ((\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux2~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [6]),
	.datac(\jc_ctrl_0|Mux2~1_combout ),
	.datad(\jc_ctrl_0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~3 .lut_mask = 16'hF2F0;
defparam \jc_ctrl_0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux2~5 (
// Equation(s):
// \jc_ctrl_0|Mux2~5_combout  = (\jc_ctrl_0|Mux2~3_combout ) # ((\jc_ctrl_0|Mux39~2_combout  & (\jc_ctrl_0|Mux2~4_combout  & !\jc_ctrl_0|transaction_num [4])))

	.dataa(\jc_ctrl_0|Mux39~2_combout ),
	.datab(\jc_ctrl_0|Mux2~4_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux2~5 .lut_mask = 16'hFF08;
defparam \jc_ctrl_0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
cycloneive_lcell_comb \jc_ctrl_0|total_data_leng[0]~feeder (
// Equation(s):
// \jc_ctrl_0|total_data_leng[0]~feeder_combout  = \jc_ctrl_0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|total_data_leng[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[0]~feeder .lut_mask = 16'hF0F0;
defparam \jc_ctrl_0|total_data_leng[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N19
dffeas \jc_ctrl_0|total_data_leng[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|total_data_leng[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|total_data_leng[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|total_data_leng [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|total_data_leng[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
cycloneive_lcell_comb \jc_ctrl_0|LessThan3~0 (
// Equation(s):
// \jc_ctrl_0|LessThan3~0_combout  = (\jc_ctrl_0|total_data_leng [1] & (!\jc_ctrl_0|data_byte_cnter [0] & (!\jc_ctrl_0|data_byte_cnter [1] & \jc_ctrl_0|total_data_leng [0]))) # (!\jc_ctrl_0|total_data_leng [1] & (\jc_ctrl_0|data_byte_cnter [1] & 
// ((\jc_ctrl_0|data_byte_cnter [0]) # (!\jc_ctrl_0|total_data_leng [0]))))

	.dataa(\jc_ctrl_0|data_byte_cnter [0]),
	.datab(\jc_ctrl_0|total_data_leng [1]),
	.datac(\jc_ctrl_0|data_byte_cnter [1]),
	.datad(\jc_ctrl_0|total_data_leng [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan3~0 .lut_mask = 16'h2430;
defparam \jc_ctrl_0|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y35_N15
dffeas \jc_ctrl_0|total_data_leng[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jc_ctrl_0|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jc_ctrl_0|total_data_leng[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|total_data_leng [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|total_data_leng[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|total_data_leng[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
cycloneive_lcell_comb \jc_ctrl_0|LessThan3~1 (
// Equation(s):
// \jc_ctrl_0|LessThan3~1_combout  = (\jc_ctrl_0|data_byte_cnter [2] & (!\jc_ctrl_0|LessThan3~0_combout  & !\jc_ctrl_0|total_data_leng [2])) # (!\jc_ctrl_0|data_byte_cnter [2] & (\jc_ctrl_0|LessThan3~0_combout  & \jc_ctrl_0|total_data_leng [2]))

	.dataa(\jc_ctrl_0|data_byte_cnter [2]),
	.datab(\jc_ctrl_0|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\jc_ctrl_0|total_data_leng [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan3~1 .lut_mask = 16'h4422;
defparam \jc_ctrl_0|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
cycloneive_lcell_comb \jc_ctrl_0|LessThan3~2 (
// Equation(s):
// \jc_ctrl_0|LessThan3~2_combout  = (\jc_ctrl_0|total_data_leng [1] & ((\jc_ctrl_0|LessThan3~1_combout  & ((\jc_ctrl_0|LessThan3~0_combout ))) # (!\jc_ctrl_0|LessThan3~1_combout  & (!\jc_ctrl_0|data_byte_cnter [3])))) # (!\jc_ctrl_0|total_data_leng [1] & 
// (!\jc_ctrl_0|data_byte_cnter [3] & (\jc_ctrl_0|LessThan3~1_combout  $ (!\jc_ctrl_0|LessThan3~0_combout ))))

	.dataa(\jc_ctrl_0|data_byte_cnter [3]),
	.datab(\jc_ctrl_0|total_data_leng [1]),
	.datac(\jc_ctrl_0|LessThan3~1_combout ),
	.datad(\jc_ctrl_0|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan3~2 .lut_mask = 16'hD405;
defparam \jc_ctrl_0|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N10
cycloneive_lcell_comb \jc_ctrl_0|LessThan3~3 (
// Equation(s):
// \jc_ctrl_0|LessThan3~3_combout  = (\jc_ctrl_0|data_byte_cnter [31]) # ((\jc_ctrl_0|Equal0~8_combout  & \jc_ctrl_0|LessThan3~2_combout ))

	.dataa(\jc_ctrl_0|data_byte_cnter [31]),
	.datab(gnd),
	.datac(\jc_ctrl_0|Equal0~8_combout ),
	.datad(\jc_ctrl_0|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan3~3 .lut_mask = 16'hFAAA;
defparam \jc_ctrl_0|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N4
cycloneive_lcell_comb \jc_ctrl_0|spi_load~0 (
// Equation(s):
// \jc_ctrl_0|spi_load~0_combout  = (\jc_ctrl_0|transaction_busy~q  & (\jc_ctrl_0|spi_load~q  & ((\jc_ctrl_0|spi_jc|STC|q~q ) # (!\jc_ctrl_0|LessThan3~3_combout ))))

	.dataa(\jc_ctrl_0|spi_jc|STC|q~q ),
	.datab(\jc_ctrl_0|transaction_busy~q ),
	.datac(\jc_ctrl_0|spi_load~q ),
	.datad(\jc_ctrl_0|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_load~0 .lut_mask = 16'h80C0;
defparam \jc_ctrl_0|spi_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
cycloneive_lcell_comb \jc_ctrl_0|Add6~0 (
// Equation(s):
// \jc_ctrl_0|Add6~0_combout  = \jc_ctrl_0|total_data_leng [2] $ (\jc_ctrl_0|data_byte_cnter [2])

	.dataa(\jc_ctrl_0|total_data_leng [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|data_byte_cnter [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Add6~0 .lut_mask = 16'h55AA;
defparam \jc_ctrl_0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
cycloneive_lcell_comb \jc_ctrl_0|LessThan4~1 (
// Equation(s):
// \jc_ctrl_0|LessThan4~1_combout  = (\jc_ctrl_0|data_byte_cnter [0] & !\jc_ctrl_0|total_data_leng [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|data_byte_cnter [0]),
	.datad(\jc_ctrl_0|total_data_leng [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan4~1 .lut_mask = 16'h00F0;
defparam \jc_ctrl_0|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
cycloneive_lcell_comb \jc_ctrl_0|LessThan4~2 (
// Equation(s):
// \jc_ctrl_0|LessThan4~2_combout  = (!\jc_ctrl_0|Add6~0_combout  & (\jc_ctrl_0|LessThan4~1_combout  & (\jc_ctrl_0|total_data_leng [1] $ (!\jc_ctrl_0|data_byte_cnter [1]))))

	.dataa(\jc_ctrl_0|Add6~0_combout ),
	.datab(\jc_ctrl_0|total_data_leng [1]),
	.datac(\jc_ctrl_0|data_byte_cnter [1]),
	.datad(\jc_ctrl_0|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan4~2 .lut_mask = 16'h4100;
defparam \jc_ctrl_0|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
cycloneive_lcell_comb \jc_ctrl_0|LessThan4~0 (
// Equation(s):
// \jc_ctrl_0|LessThan4~0_combout  = (\jc_ctrl_0|data_byte_cnter [1] & (!\jc_ctrl_0|total_data_leng [1] & (\jc_ctrl_0|data_byte_cnter [2] $ (!\jc_ctrl_0|total_data_leng [2]))))

	.dataa(\jc_ctrl_0|data_byte_cnter [2]),
	.datab(\jc_ctrl_0|data_byte_cnter [1]),
	.datac(\jc_ctrl_0|total_data_leng [2]),
	.datad(\jc_ctrl_0|total_data_leng [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan4~0 .lut_mask = 16'h0084;
defparam \jc_ctrl_0|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
cycloneive_lcell_comb \jc_ctrl_0|spi_load~1 (
// Equation(s):
// \jc_ctrl_0|spi_load~1_combout  = (!\jc_ctrl_0|LessThan4~0_combout  & (!\jc_ctrl_0|data_byte_cnter [3] & ((\jc_ctrl_0|total_data_leng [2]) # (!\jc_ctrl_0|data_byte_cnter [2]))))

	.dataa(\jc_ctrl_0|data_byte_cnter [2]),
	.datab(\jc_ctrl_0|LessThan4~0_combout ),
	.datac(\jc_ctrl_0|data_byte_cnter [3]),
	.datad(\jc_ctrl_0|total_data_leng [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_load~1 .lut_mask = 16'h0301;
defparam \jc_ctrl_0|spi_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_load~2 (
// Equation(s):
// \jc_ctrl_0|spi_load~2_combout  = (\jc_ctrl_0|data_byte_cnter [31]) # ((\jc_ctrl_0|Equal0~8_combout  & (!\jc_ctrl_0|LessThan4~2_combout  & \jc_ctrl_0|spi_load~1_combout )))

	.dataa(\jc_ctrl_0|data_byte_cnter [31]),
	.datab(\jc_ctrl_0|Equal0~8_combout ),
	.datac(\jc_ctrl_0|LessThan4~2_combout ),
	.datad(\jc_ctrl_0|spi_load~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_load~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_load~2 .lut_mask = 16'hAEAA;
defparam \jc_ctrl_0|spi_load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|spi_load~3 (
// Equation(s):
// \jc_ctrl_0|spi_load~3_combout  = (\jc_ctrl_0|spi_load~0_combout ) # ((\jc_ctrl_0|spi_jc|STC|q~q  & (\jc_ctrl_0|transaction_busy~0_combout  & \jc_ctrl_0|spi_load~2_combout )))

	.dataa(\jc_ctrl_0|spi_jc|STC|q~q ),
	.datab(\jc_ctrl_0|spi_load~0_combout ),
	.datac(\jc_ctrl_0|transaction_busy~0_combout ),
	.datad(\jc_ctrl_0|spi_load~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_load~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_load~3 .lut_mask = 16'hECCC;
defparam \jc_ctrl_0|spi_load~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \jc_ctrl_0|spi_load (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_load~3_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|transaction_start~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_load .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|ready~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|ready~0_combout  = (\jc_ctrl_0|spi_load~q ) # (\jc_ctrl_0|spi_jc|ready~q )

	.dataa(\jc_ctrl_0|spi_load~q ),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|ready~0 .lut_mask = 16'hFAFA;
defparam \jc_ctrl_0|spi_jc|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N1
dffeas \jc_ctrl_0|spi_jc|ready (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|ready .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufempty~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufempty~0_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout ) # ((!\jc_ctrl_0|spi_load~q  & \jc_ctrl_0|spi_jc|bufempty~q )))) # (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (!\jc_ctrl_0|spi_load~q  
// & (\jc_ctrl_0|spi_jc|bufempty~q )))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_load~q ),
	.datac(\jc_ctrl_0|spi_jc|bufempty~q ),
	.datad(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufempty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufempty~0 .lut_mask = 16'hBA30;
defparam \jc_ctrl_0|spi_jc|bufempty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y36_N29
dffeas \jc_ctrl_0|spi_jc|bufempty (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufempty~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\jc_ctrl_0|spi_rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufempty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufempty .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufempty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK_cnt[0]~1 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  = (\jc_ctrl_0|spi_jc|ready~q  & (\jc_ctrl_0|transaction_busy~q  & !\jc_ctrl_0|spi_jc|bufempty~q ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|ready~q ),
	.datac(\jc_ctrl_0|transaction_busy~q ),
	.datad(\jc_ctrl_0|spi_jc|bufempty~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0]~1 .lut_mask = 16'h00C0;
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~0_combout  = \jc_ctrl_0|spi_jc|SCK_cnt [0] $ (VCC)
// \jc_ctrl_0|spi_jc|Add0~1  = CARRY(\jc_ctrl_0|spi_jc|SCK_cnt [0])

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Add0~0_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~1 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~0 .lut_mask = 16'h33CC;
defparam \jc_ctrl_0|spi_jc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK_cnt[0]~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK_cnt[0]~2_combout  = (\jc_ctrl_0|spi_jc|Add0~0_combout  & ((\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ) # (!\jc_ctrl_0|spi_jc|comb~0_combout )))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datac(\jc_ctrl_0|spi_jc|Add0~0_combout ),
	.datad(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0]~2 .lut_mask = 16'hC0F0;
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N25
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|SCK_cnt[0]~2_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~10 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~10_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [5] & (!\jc_ctrl_0|spi_jc|Add0~9 )) # (!\jc_ctrl_0|spi_jc|SCK_cnt [5] & ((\jc_ctrl_0|spi_jc|Add0~9 ) # (GND)))
// \jc_ctrl_0|spi_jc|Add0~11  = CARRY((!\jc_ctrl_0|spi_jc|Add0~9 ) # (!\jc_ctrl_0|spi_jc|SCK_cnt [5]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|spi_jc|Add0~9 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~10_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~11 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~10 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|spi_jc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~2_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [1] & (!\jc_ctrl_0|spi_jc|Add0~1 )) # (!\jc_ctrl_0|spi_jc|SCK_cnt [1] & ((\jc_ctrl_0|spi_jc|Add0~1 ) # (GND)))
// \jc_ctrl_0|spi_jc|Add0~3  = CARRY((!\jc_ctrl_0|spi_jc|Add0~1 ) # (!\jc_ctrl_0|spi_jc|SCK_cnt [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|spi_jc|Add0~1 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~2_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~3 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~2 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|spi_jc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y36_N3
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Equal0~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Equal0~0_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [0] & (\jc_ctrl_0|spi_jc|SCK_cnt [5] & (\jc_ctrl_0|spi_jc|SCK~2_combout  & \jc_ctrl_0|spi_jc|SCK_cnt [1])))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [5]),
	.datac(\jc_ctrl_0|spi_jc|SCK~2_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Equal0~0 .lut_mask = 16'h8000;
defparam \jc_ctrl_0|spi_jc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK_cnt[5]~3 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK_cnt[5]~3_combout  = (\jc_ctrl_0|spi_jc|Add0~10_combout  & (((\jc_ctrl_0|spi_jc|SCK_cnt [4]) # (!\jc_ctrl_0|spi_jc|SCK_cnt [6])) # (!\jc_ctrl_0|spi_jc|Equal0~0_combout )))

	.dataa(\jc_ctrl_0|spi_jc|Add0~10_combout ),
	.datab(\jc_ctrl_0|spi_jc|Equal0~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK_cnt[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[5]~3 .lut_mask = 16'hA2AA;
defparam \jc_ctrl_0|spi_jc|SCK_cnt[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N17
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|SCK_cnt[5]~3_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~12 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~12_combout  = \jc_ctrl_0|spi_jc|Add0~11  $ (!\jc_ctrl_0|spi_jc|SCK_cnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(\jc_ctrl_0|spi_jc|Add0~11 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~12 .lut_mask = 16'hF00F;
defparam \jc_ctrl_0|spi_jc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK_cnt[6]~4 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK_cnt[6]~4_combout  = (\jc_ctrl_0|spi_jc|Add0~12_combout  & ((\jc_ctrl_0|spi_jc|SCK_cnt [4]) # ((!\jc_ctrl_0|spi_jc|Equal0~0_combout ) # (!\jc_ctrl_0|spi_jc|SCK_cnt [6]))))

	.dataa(\jc_ctrl_0|spi_jc|Add0~12_combout ),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.datad(\jc_ctrl_0|spi_jc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK_cnt[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[6]~4 .lut_mask = 16'h8AAA;
defparam \jc_ctrl_0|spi_jc|SCK_cnt[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N25
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|SCK_cnt[6]~4_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Equal3~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Equal3~0_combout  = (!\jc_ctrl_0|spi_jc|SCK_cnt [0] & (\jc_ctrl_0|spi_jc|Equal1~0_combout  & !\jc_ctrl_0|spi_jc|SCK_cnt [6]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.datac(\jc_ctrl_0|spi_jc|Equal1~0_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Equal3~0 .lut_mask = 16'h0030;
defparam \jc_ctrl_0|spi_jc|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~2_combout  = (\jc_ctrl_0|spi_jc|bitcnt [2]) # (((!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ) # (!\jc_ctrl_0|spi_jc|Add1~0_combout )) # (!\jc_ctrl_0|spi_jc|Equal3~0_combout ))

	.dataa(\jc_ctrl_0|spi_jc|bitcnt [2]),
	.datab(\jc_ctrl_0|spi_jc|Equal3~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|Add1~0_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~2 .lut_mask = 16'hBFFF;
defparam \jc_ctrl_0|spi_jc|shiftreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bitcnt[0]~3 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bitcnt[0]~3_combout  = (\jc_ctrl_0|spi_rst~q  & ((\jc_ctrl_0|spi_jc|bitcnt~5_combout  & (!\jc_ctrl_0|spi_jc|bitcnt [0])) # (!\jc_ctrl_0|spi_jc|bitcnt~5_combout  & ((\jc_ctrl_0|spi_jc|bitcnt [0]) # (!\jc_ctrl_0|spi_jc|shiftreg~2_combout 
// )))))

	.dataa(\jc_ctrl_0|spi_jc|bitcnt~5_combout ),
	.datab(\jc_ctrl_0|spi_rst~q ),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.datad(\jc_ctrl_0|spi_jc|shiftreg~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bitcnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[0]~3 .lut_mask = 16'h484C;
defparam \jc_ctrl_0|spi_jc|bitcnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N19
dffeas \jc_ctrl_0|spi_jc|bitcnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bitcnt[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bitcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bitcnt~5 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bitcnt~5_combout  = (\jc_ctrl_0|spi_jc|Equal3~0_combout  & ((\jc_ctrl_0|spi_jc|bitcnt [2]) # ((\jc_ctrl_0|spi_jc|bitcnt [1]) # (\jc_ctrl_0|spi_jc|bitcnt [0]))))

	.dataa(\jc_ctrl_0|spi_jc|bitcnt [2]),
	.datab(\jc_ctrl_0|spi_jc|Equal3~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [1]),
	.datad(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bitcnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt~5 .lut_mask = 16'hCCC8;
defparam \jc_ctrl_0|spi_jc|bitcnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bitcnt[1]~4 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bitcnt[1]~4_combout  = (\jc_ctrl_0|spi_jc|bitcnt [1] $ (((\jc_ctrl_0|spi_jc|bitcnt~5_combout  & !\jc_ctrl_0|spi_jc|bitcnt [0])))) # (!\jc_ctrl_0|spi_jc|shiftreg~2_combout )

	.dataa(\jc_ctrl_0|spi_jc|bitcnt~5_combout ),
	.datab(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [1]),
	.datad(\jc_ctrl_0|spi_jc|shiftreg~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bitcnt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[1]~4 .lut_mask = 16'hD2FF;
defparam \jc_ctrl_0|spi_jc|bitcnt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N15
dffeas \jc_ctrl_0|spi_jc|bitcnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bitcnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bitcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bitcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add1~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add1~0_combout  = (!\jc_ctrl_0|spi_jc|bitcnt [1] & !\jc_ctrl_0|spi_jc|bitcnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [1]),
	.datad(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add1~0 .lut_mask = 16'h000F;
defparam \jc_ctrl_0|spi_jc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bitcnt[2]~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bitcnt[2]~2_combout  = (\jc_ctrl_0|spi_jc|Add1~0_combout  & ((\jc_ctrl_0|spi_jc|bitcnt [2] & ((!\jc_ctrl_0|spi_jc|Equal3~0_combout ))) # (!\jc_ctrl_0|spi_jc|bitcnt [2] & (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & 
// \jc_ctrl_0|spi_jc|Equal3~0_combout )))) # (!\jc_ctrl_0|spi_jc|Add1~0_combout  & (((\jc_ctrl_0|spi_jc|bitcnt [2]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|Add1~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [2]),
	.datad(\jc_ctrl_0|spi_jc|Equal3~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bitcnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[2]~2 .lut_mask = 16'h38F0;
defparam \jc_ctrl_0|spi_jc|bitcnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N1
dffeas \jc_ctrl_0|spi_jc|bitcnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bitcnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bitcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bitcnt[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bitcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|comb~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|comb~0_combout  = (!\jc_ctrl_0|spi_jc|bitcnt [2] & (\jc_ctrl_0|spi_jc|Equal3~0_combout  & (!\jc_ctrl_0|spi_jc|bitcnt [1] & !\jc_ctrl_0|spi_jc|bitcnt [0])))

	.dataa(\jc_ctrl_0|spi_jc|bitcnt [2]),
	.datab(\jc_ctrl_0|spi_jc|Equal3~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|bitcnt [1]),
	.datad(\jc_ctrl_0|spi_jc|bitcnt [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|comb~0 .lut_mask = 16'h0004;
defparam \jc_ctrl_0|spi_jc|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N7
dffeas \jc_ctrl_0|spi_jc|STC|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|STC|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|STC|state .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|STC|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|STC|q~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|STC|q~0_combout  = (!\jc_ctrl_0|spi_jc|STC|state~q  & ((\jc_ctrl_0|spi_jc|STC|q~q ) # (\jc_ctrl_0|spi_jc|comb~0_combout )))

	.dataa(\jc_ctrl_0|spi_jc|STC|state~q ),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|STC|q~q ),
	.datad(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|STC|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|STC|q~0 .lut_mask = 16'h5550;
defparam \jc_ctrl_0|spi_jc|STC|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N29
dffeas \jc_ctrl_0|spi_jc|STC|q (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|STC|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|STC|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|STC|q .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|STC|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[1]~34 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[1]~34_combout  = (\jc_ctrl_0|data_byte_cnter [1] & (!\jc_ctrl_0|data_byte_cnter[0]~33 )) # (!\jc_ctrl_0|data_byte_cnter [1] & ((\jc_ctrl_0|data_byte_cnter[0]~33 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[1]~35  = CARRY((!\jc_ctrl_0|data_byte_cnter[0]~33 ) # (!\jc_ctrl_0|data_byte_cnter [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[0]~33 ),
	.combout(\jc_ctrl_0|data_byte_cnter[1]~34_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[1]~35 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[1]~34 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N3
dffeas \jc_ctrl_0|data_byte_cnter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[2]~36 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[2]~36_combout  = (\jc_ctrl_0|data_byte_cnter [2] & (\jc_ctrl_0|data_byte_cnter[1]~35  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [2] & (!\jc_ctrl_0|data_byte_cnter[1]~35  & VCC))
// \jc_ctrl_0|data_byte_cnter[2]~37  = CARRY((\jc_ctrl_0|data_byte_cnter [2] & !\jc_ctrl_0|data_byte_cnter[1]~35 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[1]~35 ),
	.combout(\jc_ctrl_0|data_byte_cnter[2]~36_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[2]~37 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[2]~36 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N5
dffeas \jc_ctrl_0|data_byte_cnter[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[3]~38 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[3]~38_combout  = (\jc_ctrl_0|data_byte_cnter [3] & (!\jc_ctrl_0|data_byte_cnter[2]~37 )) # (!\jc_ctrl_0|data_byte_cnter [3] & ((\jc_ctrl_0|data_byte_cnter[2]~37 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[3]~39  = CARRY((!\jc_ctrl_0|data_byte_cnter[2]~37 ) # (!\jc_ctrl_0|data_byte_cnter [3]))

	.dataa(\jc_ctrl_0|data_byte_cnter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[2]~37 ),
	.combout(\jc_ctrl_0|data_byte_cnter[3]~38_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[3]~39 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[3]~38 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N7
dffeas \jc_ctrl_0|data_byte_cnter[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[4]~40 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[4]~40_combout  = (\jc_ctrl_0|data_byte_cnter [4] & (\jc_ctrl_0|data_byte_cnter[3]~39  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [4] & (!\jc_ctrl_0|data_byte_cnter[3]~39  & VCC))
// \jc_ctrl_0|data_byte_cnter[4]~41  = CARRY((\jc_ctrl_0|data_byte_cnter [4] & !\jc_ctrl_0|data_byte_cnter[3]~39 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[3]~39 ),
	.combout(\jc_ctrl_0|data_byte_cnter[4]~40_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[4]~41 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[4]~40 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N9
dffeas \jc_ctrl_0|data_byte_cnter[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[5]~42 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[5]~42_combout  = (\jc_ctrl_0|data_byte_cnter [5] & (!\jc_ctrl_0|data_byte_cnter[4]~41 )) # (!\jc_ctrl_0|data_byte_cnter [5] & ((\jc_ctrl_0|data_byte_cnter[4]~41 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[5]~43  = CARRY((!\jc_ctrl_0|data_byte_cnter[4]~41 ) # (!\jc_ctrl_0|data_byte_cnter [5]))

	.dataa(\jc_ctrl_0|data_byte_cnter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[4]~41 ),
	.combout(\jc_ctrl_0|data_byte_cnter[5]~42_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[5]~43 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[5]~42 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N11
dffeas \jc_ctrl_0|data_byte_cnter[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[6]~44 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[6]~44_combout  = (\jc_ctrl_0|data_byte_cnter [6] & (\jc_ctrl_0|data_byte_cnter[5]~43  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [6] & (!\jc_ctrl_0|data_byte_cnter[5]~43  & VCC))
// \jc_ctrl_0|data_byte_cnter[6]~45  = CARRY((\jc_ctrl_0|data_byte_cnter [6] & !\jc_ctrl_0|data_byte_cnter[5]~43 ))

	.dataa(\jc_ctrl_0|data_byte_cnter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[5]~43 ),
	.combout(\jc_ctrl_0|data_byte_cnter[6]~44_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[6]~45 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[6]~44 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|data_byte_cnter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N13
dffeas \jc_ctrl_0|data_byte_cnter[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[7]~46 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[7]~46_combout  = (\jc_ctrl_0|data_byte_cnter [7] & (!\jc_ctrl_0|data_byte_cnter[6]~45 )) # (!\jc_ctrl_0|data_byte_cnter [7] & ((\jc_ctrl_0|data_byte_cnter[6]~45 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[7]~47  = CARRY((!\jc_ctrl_0|data_byte_cnter[6]~45 ) # (!\jc_ctrl_0|data_byte_cnter [7]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[6]~45 ),
	.combout(\jc_ctrl_0|data_byte_cnter[7]~46_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[7]~47 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[7]~46 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N15
dffeas \jc_ctrl_0|data_byte_cnter[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[8]~48 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[8]~48_combout  = (\jc_ctrl_0|data_byte_cnter [8] & (\jc_ctrl_0|data_byte_cnter[7]~47  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [8] & (!\jc_ctrl_0|data_byte_cnter[7]~47  & VCC))
// \jc_ctrl_0|data_byte_cnter[8]~49  = CARRY((\jc_ctrl_0|data_byte_cnter [8] & !\jc_ctrl_0|data_byte_cnter[7]~47 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[7]~47 ),
	.combout(\jc_ctrl_0|data_byte_cnter[8]~48_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[8]~49 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[8]~48 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \jc_ctrl_0|data_byte_cnter[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[8] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[9]~50 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[9]~50_combout  = (\jc_ctrl_0|data_byte_cnter [9] & (!\jc_ctrl_0|data_byte_cnter[8]~49 )) # (!\jc_ctrl_0|data_byte_cnter [9] & ((\jc_ctrl_0|data_byte_cnter[8]~49 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[9]~51  = CARRY((!\jc_ctrl_0|data_byte_cnter[8]~49 ) # (!\jc_ctrl_0|data_byte_cnter [9]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[8]~49 ),
	.combout(\jc_ctrl_0|data_byte_cnter[9]~50_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[9]~51 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[9]~50 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N19
dffeas \jc_ctrl_0|data_byte_cnter[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[9] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[10]~52 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[10]~52_combout  = (\jc_ctrl_0|data_byte_cnter [10] & (\jc_ctrl_0|data_byte_cnter[9]~51  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [10] & (!\jc_ctrl_0|data_byte_cnter[9]~51  & VCC))
// \jc_ctrl_0|data_byte_cnter[10]~53  = CARRY((\jc_ctrl_0|data_byte_cnter [10] & !\jc_ctrl_0|data_byte_cnter[9]~51 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[9]~51 ),
	.combout(\jc_ctrl_0|data_byte_cnter[10]~52_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[10]~53 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[10]~52 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \jc_ctrl_0|data_byte_cnter[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[10] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[11]~54 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[11]~54_combout  = (\jc_ctrl_0|data_byte_cnter [11] & (!\jc_ctrl_0|data_byte_cnter[10]~53 )) # (!\jc_ctrl_0|data_byte_cnter [11] & ((\jc_ctrl_0|data_byte_cnter[10]~53 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[11]~55  = CARRY((!\jc_ctrl_0|data_byte_cnter[10]~53 ) # (!\jc_ctrl_0|data_byte_cnter [11]))

	.dataa(\jc_ctrl_0|data_byte_cnter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[10]~53 ),
	.combout(\jc_ctrl_0|data_byte_cnter[11]~54_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[11]~55 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[11]~54 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N23
dffeas \jc_ctrl_0|data_byte_cnter[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[11] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[12]~56 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[12]~56_combout  = (\jc_ctrl_0|data_byte_cnter [12] & (\jc_ctrl_0|data_byte_cnter[11]~55  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [12] & (!\jc_ctrl_0|data_byte_cnter[11]~55  & VCC))
// \jc_ctrl_0|data_byte_cnter[12]~57  = CARRY((\jc_ctrl_0|data_byte_cnter [12] & !\jc_ctrl_0|data_byte_cnter[11]~55 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[11]~55 ),
	.combout(\jc_ctrl_0|data_byte_cnter[12]~56_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[12]~57 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[12]~56 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N25
dffeas \jc_ctrl_0|data_byte_cnter[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[12] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[13]~58 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[13]~58_combout  = (\jc_ctrl_0|data_byte_cnter [13] & (!\jc_ctrl_0|data_byte_cnter[12]~57 )) # (!\jc_ctrl_0|data_byte_cnter [13] & ((\jc_ctrl_0|data_byte_cnter[12]~57 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[13]~59  = CARRY((!\jc_ctrl_0|data_byte_cnter[12]~57 ) # (!\jc_ctrl_0|data_byte_cnter [13]))

	.dataa(\jc_ctrl_0|data_byte_cnter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[12]~57 ),
	.combout(\jc_ctrl_0|data_byte_cnter[13]~58_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[13]~59 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[13]~58 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N27
dffeas \jc_ctrl_0|data_byte_cnter[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[13] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[14]~60 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[14]~60_combout  = (\jc_ctrl_0|data_byte_cnter [14] & (\jc_ctrl_0|data_byte_cnter[13]~59  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [14] & (!\jc_ctrl_0|data_byte_cnter[13]~59  & VCC))
// \jc_ctrl_0|data_byte_cnter[14]~61  = CARRY((\jc_ctrl_0|data_byte_cnter [14] & !\jc_ctrl_0|data_byte_cnter[13]~59 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[13]~59 ),
	.combout(\jc_ctrl_0|data_byte_cnter[14]~60_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[14]~61 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[14]~60 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N29
dffeas \jc_ctrl_0|data_byte_cnter[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[14] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[15]~62 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[15]~62_combout  = (\jc_ctrl_0|data_byte_cnter [15] & (!\jc_ctrl_0|data_byte_cnter[14]~61 )) # (!\jc_ctrl_0|data_byte_cnter [15] & ((\jc_ctrl_0|data_byte_cnter[14]~61 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[15]~63  = CARRY((!\jc_ctrl_0|data_byte_cnter[14]~61 ) # (!\jc_ctrl_0|data_byte_cnter [15]))

	.dataa(\jc_ctrl_0|data_byte_cnter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[14]~61 ),
	.combout(\jc_ctrl_0|data_byte_cnter[15]~62_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[15]~63 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[15]~62 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N31
dffeas \jc_ctrl_0|data_byte_cnter[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[15] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[16]~64 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[16]~64_combout  = (\jc_ctrl_0|data_byte_cnter [16] & (\jc_ctrl_0|data_byte_cnter[15]~63  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [16] & (!\jc_ctrl_0|data_byte_cnter[15]~63  & VCC))
// \jc_ctrl_0|data_byte_cnter[16]~65  = CARRY((\jc_ctrl_0|data_byte_cnter [16] & !\jc_ctrl_0|data_byte_cnter[15]~63 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[15]~63 ),
	.combout(\jc_ctrl_0|data_byte_cnter[16]~64_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[16]~65 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[16]~64 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \jc_ctrl_0|data_byte_cnter[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[16] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[17]~66 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[17]~66_combout  = (\jc_ctrl_0|data_byte_cnter [17] & (!\jc_ctrl_0|data_byte_cnter[16]~65 )) # (!\jc_ctrl_0|data_byte_cnter [17] & ((\jc_ctrl_0|data_byte_cnter[16]~65 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[17]~67  = CARRY((!\jc_ctrl_0|data_byte_cnter[16]~65 ) # (!\jc_ctrl_0|data_byte_cnter [17]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[16]~65 ),
	.combout(\jc_ctrl_0|data_byte_cnter[17]~66_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[17]~67 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[17]~66 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N3
dffeas \jc_ctrl_0|data_byte_cnter[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[17] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[18]~68 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[18]~68_combout  = (\jc_ctrl_0|data_byte_cnter [18] & (\jc_ctrl_0|data_byte_cnter[17]~67  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [18] & (!\jc_ctrl_0|data_byte_cnter[17]~67  & VCC))
// \jc_ctrl_0|data_byte_cnter[18]~69  = CARRY((\jc_ctrl_0|data_byte_cnter [18] & !\jc_ctrl_0|data_byte_cnter[17]~67 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[17]~67 ),
	.combout(\jc_ctrl_0|data_byte_cnter[18]~68_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[18]~69 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[18]~68 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \jc_ctrl_0|data_byte_cnter[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[18] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[19]~70 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[19]~70_combout  = (\jc_ctrl_0|data_byte_cnter [19] & (!\jc_ctrl_0|data_byte_cnter[18]~69 )) # (!\jc_ctrl_0|data_byte_cnter [19] & ((\jc_ctrl_0|data_byte_cnter[18]~69 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[19]~71  = CARRY((!\jc_ctrl_0|data_byte_cnter[18]~69 ) # (!\jc_ctrl_0|data_byte_cnter [19]))

	.dataa(\jc_ctrl_0|data_byte_cnter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[18]~69 ),
	.combout(\jc_ctrl_0|data_byte_cnter[19]~70_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[19]~71 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[19]~70 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \jc_ctrl_0|data_byte_cnter[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[19] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[20]~72 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[20]~72_combout  = (\jc_ctrl_0|data_byte_cnter [20] & (\jc_ctrl_0|data_byte_cnter[19]~71  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [20] & (!\jc_ctrl_0|data_byte_cnter[19]~71  & VCC))
// \jc_ctrl_0|data_byte_cnter[20]~73  = CARRY((\jc_ctrl_0|data_byte_cnter [20] & !\jc_ctrl_0|data_byte_cnter[19]~71 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[19]~71 ),
	.combout(\jc_ctrl_0|data_byte_cnter[20]~72_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[20]~73 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[20]~72 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \jc_ctrl_0|data_byte_cnter[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[20] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[21]~74 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[21]~74_combout  = (\jc_ctrl_0|data_byte_cnter [21] & (!\jc_ctrl_0|data_byte_cnter[20]~73 )) # (!\jc_ctrl_0|data_byte_cnter [21] & ((\jc_ctrl_0|data_byte_cnter[20]~73 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[21]~75  = CARRY((!\jc_ctrl_0|data_byte_cnter[20]~73 ) # (!\jc_ctrl_0|data_byte_cnter [21]))

	.dataa(\jc_ctrl_0|data_byte_cnter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[20]~73 ),
	.combout(\jc_ctrl_0|data_byte_cnter[21]~74_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[21]~75 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[21]~74 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \jc_ctrl_0|data_byte_cnter[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[21] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[22]~76 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[22]~76_combout  = (\jc_ctrl_0|data_byte_cnter [22] & (\jc_ctrl_0|data_byte_cnter[21]~75  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [22] & (!\jc_ctrl_0|data_byte_cnter[21]~75  & VCC))
// \jc_ctrl_0|data_byte_cnter[22]~77  = CARRY((\jc_ctrl_0|data_byte_cnter [22] & !\jc_ctrl_0|data_byte_cnter[21]~75 ))

	.dataa(\jc_ctrl_0|data_byte_cnter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[21]~75 ),
	.combout(\jc_ctrl_0|data_byte_cnter[22]~76_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[22]~77 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[22]~76 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|data_byte_cnter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \jc_ctrl_0|data_byte_cnter[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[22] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[23]~78 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[23]~78_combout  = (\jc_ctrl_0|data_byte_cnter [23] & (!\jc_ctrl_0|data_byte_cnter[22]~77 )) # (!\jc_ctrl_0|data_byte_cnter [23] & ((\jc_ctrl_0|data_byte_cnter[22]~77 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[23]~79  = CARRY((!\jc_ctrl_0|data_byte_cnter[22]~77 ) # (!\jc_ctrl_0|data_byte_cnter [23]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[22]~77 ),
	.combout(\jc_ctrl_0|data_byte_cnter[23]~78_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[23]~79 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[23]~78 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \jc_ctrl_0|data_byte_cnter[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[23] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[24]~80 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[24]~80_combout  = (\jc_ctrl_0|data_byte_cnter [24] & (\jc_ctrl_0|data_byte_cnter[23]~79  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [24] & (!\jc_ctrl_0|data_byte_cnter[23]~79  & VCC))
// \jc_ctrl_0|data_byte_cnter[24]~81  = CARRY((\jc_ctrl_0|data_byte_cnter [24] & !\jc_ctrl_0|data_byte_cnter[23]~79 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[23]~79 ),
	.combout(\jc_ctrl_0|data_byte_cnter[24]~80_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[24]~81 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[24]~80 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N17
dffeas \jc_ctrl_0|data_byte_cnter[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[24] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N18
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[25]~82 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[25]~82_combout  = (\jc_ctrl_0|data_byte_cnter [25] & (!\jc_ctrl_0|data_byte_cnter[24]~81 )) # (!\jc_ctrl_0|data_byte_cnter [25] & ((\jc_ctrl_0|data_byte_cnter[24]~81 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[25]~83  = CARRY((!\jc_ctrl_0|data_byte_cnter[24]~81 ) # (!\jc_ctrl_0|data_byte_cnter [25]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[24]~81 ),
	.combout(\jc_ctrl_0|data_byte_cnter[25]~82_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[25]~83 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[25]~82 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|data_byte_cnter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N19
dffeas \jc_ctrl_0|data_byte_cnter[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[25] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N20
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[26]~84 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[26]~84_combout  = (\jc_ctrl_0|data_byte_cnter [26] & (\jc_ctrl_0|data_byte_cnter[25]~83  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [26] & (!\jc_ctrl_0|data_byte_cnter[25]~83  & VCC))
// \jc_ctrl_0|data_byte_cnter[26]~85  = CARRY((\jc_ctrl_0|data_byte_cnter [26] & !\jc_ctrl_0|data_byte_cnter[25]~83 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[25]~83 ),
	.combout(\jc_ctrl_0|data_byte_cnter[26]~84_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[26]~85 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[26]~84 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N21
dffeas \jc_ctrl_0|data_byte_cnter[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[26] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[27]~86 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[27]~86_combout  = (\jc_ctrl_0|data_byte_cnter [27] & (!\jc_ctrl_0|data_byte_cnter[26]~85 )) # (!\jc_ctrl_0|data_byte_cnter [27] & ((\jc_ctrl_0|data_byte_cnter[26]~85 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[27]~87  = CARRY((!\jc_ctrl_0|data_byte_cnter[26]~85 ) # (!\jc_ctrl_0|data_byte_cnter [27]))

	.dataa(\jc_ctrl_0|data_byte_cnter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[26]~85 ),
	.combout(\jc_ctrl_0|data_byte_cnter[27]~86_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[27]~87 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[27]~86 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N23
dffeas \jc_ctrl_0|data_byte_cnter[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[27] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[28]~88 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[28]~88_combout  = (\jc_ctrl_0|data_byte_cnter [28] & (\jc_ctrl_0|data_byte_cnter[27]~87  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [28] & (!\jc_ctrl_0|data_byte_cnter[27]~87  & VCC))
// \jc_ctrl_0|data_byte_cnter[28]~89  = CARRY((\jc_ctrl_0|data_byte_cnter [28] & !\jc_ctrl_0|data_byte_cnter[27]~87 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[27]~87 ),
	.combout(\jc_ctrl_0|data_byte_cnter[28]~88_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[28]~89 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[28]~88 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \jc_ctrl_0|data_byte_cnter[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[28] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[29]~90 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[29]~90_combout  = (\jc_ctrl_0|data_byte_cnter [29] & (!\jc_ctrl_0|data_byte_cnter[28]~89 )) # (!\jc_ctrl_0|data_byte_cnter [29] & ((\jc_ctrl_0|data_byte_cnter[28]~89 ) # (GND)))
// \jc_ctrl_0|data_byte_cnter[29]~91  = CARRY((!\jc_ctrl_0|data_byte_cnter[28]~89 ) # (!\jc_ctrl_0|data_byte_cnter [29]))

	.dataa(\jc_ctrl_0|data_byte_cnter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[28]~89 ),
	.combout(\jc_ctrl_0|data_byte_cnter[29]~90_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[29]~91 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[29]~90 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|data_byte_cnter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N27
dffeas \jc_ctrl_0|data_byte_cnter[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[29] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[30]~92 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[30]~92_combout  = (\jc_ctrl_0|data_byte_cnter [30] & (\jc_ctrl_0|data_byte_cnter[29]~91  $ (GND))) # (!\jc_ctrl_0|data_byte_cnter [30] & (!\jc_ctrl_0|data_byte_cnter[29]~91  & VCC))
// \jc_ctrl_0|data_byte_cnter[30]~93  = CARRY((\jc_ctrl_0|data_byte_cnter [30] & !\jc_ctrl_0|data_byte_cnter[29]~91 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|data_byte_cnter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|data_byte_cnter[29]~91 ),
	.combout(\jc_ctrl_0|data_byte_cnter[30]~92_combout ),
	.cout(\jc_ctrl_0|data_byte_cnter[30]~93 ));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[30]~92 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|data_byte_cnter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N29
dffeas \jc_ctrl_0|data_byte_cnter[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[30] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cycloneive_lcell_comb \jc_ctrl_0|data_byte_cnter[31]~94 (
// Equation(s):
// \jc_ctrl_0|data_byte_cnter[31]~94_combout  = \jc_ctrl_0|data_byte_cnter [31] $ (\jc_ctrl_0|data_byte_cnter[30]~93 )

	.dataa(\jc_ctrl_0|data_byte_cnter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jc_ctrl_0|data_byte_cnter[30]~93 ),
	.combout(\jc_ctrl_0|data_byte_cnter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[31]~94 .lut_mask = 16'h5A5A;
defparam \jc_ctrl_0|data_byte_cnter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y31_N31
dffeas \jc_ctrl_0|data_byte_cnter[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|data_byte_cnter[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.sload(gnd),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|data_byte_cnter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|data_byte_cnter[31] .is_wysiwyg = "true";
defparam \jc_ctrl_0|data_byte_cnter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N24
cycloneive_lcell_comb \jc_ctrl_0|transaction_busy~0 (
// Equation(s):
// \jc_ctrl_0|transaction_busy~0_combout  = (\jc_ctrl_0|transaction_busy~q  & ((\jc_ctrl_0|data_byte_cnter [31]) # ((\jc_ctrl_0|Equal0~8_combout  & \jc_ctrl_0|LessThan3~2_combout ))))

	.dataa(\jc_ctrl_0|data_byte_cnter [31]),
	.datab(\jc_ctrl_0|transaction_busy~q ),
	.datac(\jc_ctrl_0|Equal0~8_combout ),
	.datad(\jc_ctrl_0|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_busy~0 .lut_mask = 16'hC888;
defparam \jc_ctrl_0|transaction_busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N0
cycloneive_lcell_comb \jc_ctrl_0|transaction_busy~feeder (
// Equation(s):
// \jc_ctrl_0|transaction_busy~feeder_combout  = \jc_ctrl_0|transaction_busy~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|transaction_busy~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_busy~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_busy~feeder .lut_mask = 16'hFF00;
defparam \jc_ctrl_0|transaction_busy~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N1
dffeas \jc_ctrl_0|transaction_busy (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_busy~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|transaction_start~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_busy .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N18
cycloneive_lcell_comb \jc_ctrl_0|transaction_stop~0 (
// Equation(s):
// \jc_ctrl_0|transaction_stop~0_combout  = (\jc_ctrl_0|transaction_busy~q  & ((\jc_ctrl_0|transaction_stop~q ) # (!\jc_ctrl_0|LessThan3~3_combout )))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_busy~q ),
	.datac(\jc_ctrl_0|transaction_stop~q ),
	.datad(\jc_ctrl_0|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_stop~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_stop~0 .lut_mask = 16'hC0CC;
defparam \jc_ctrl_0|transaction_stop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N19
dffeas \jc_ctrl_0|transaction_stop (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_stop~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_stop .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N2
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[1]~36 (
// Equation(s):
// \jc_ctrl_0|transaction_num[1]~36_combout  = (\jc_ctrl_0|transaction_num [1] & (!\jc_ctrl_0|transaction_num[0]~35 )) # (!\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num[0]~35 ) # (GND)))
// \jc_ctrl_0|transaction_num[1]~37  = CARRY((!\jc_ctrl_0|transaction_num[0]~35 ) # (!\jc_ctrl_0|transaction_num [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[0]~35 ),
	.combout(\jc_ctrl_0|transaction_num[1]~36_combout ),
	.cout(\jc_ctrl_0|transaction_num[1]~37 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[1]~36 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N3
dffeas \jc_ctrl_0|transaction_num[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[1]~36_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N4
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[2]~38 (
// Equation(s):
// \jc_ctrl_0|transaction_num[2]~38_combout  = (\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num[1]~37  $ (GND))) # (!\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num[1]~37  & VCC))
// \jc_ctrl_0|transaction_num[2]~39  = CARRY((\jc_ctrl_0|transaction_num [2] & !\jc_ctrl_0|transaction_num[1]~37 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[1]~37 ),
	.combout(\jc_ctrl_0|transaction_num[2]~38_combout ),
	.cout(\jc_ctrl_0|transaction_num[2]~39 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[2]~38 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N5
dffeas \jc_ctrl_0|transaction_num[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[2]~38_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N6
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[3]~40 (
// Equation(s):
// \jc_ctrl_0|transaction_num[3]~40_combout  = (\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num[2]~39 )) # (!\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num[2]~39 ) # (GND)))
// \jc_ctrl_0|transaction_num[3]~41  = CARRY((!\jc_ctrl_0|transaction_num[2]~39 ) # (!\jc_ctrl_0|transaction_num [3]))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[2]~39 ),
	.combout(\jc_ctrl_0|transaction_num[3]~40_combout ),
	.cout(\jc_ctrl_0|transaction_num[3]~41 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[3]~40 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N7
dffeas \jc_ctrl_0|transaction_num[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[3]~40_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N8
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[4]~42 (
// Equation(s):
// \jc_ctrl_0|transaction_num[4]~42_combout  = (\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|transaction_num[3]~41  $ (GND))) # (!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num[3]~41  & VCC))
// \jc_ctrl_0|transaction_num[4]~43  = CARRY((\jc_ctrl_0|transaction_num [4] & !\jc_ctrl_0|transaction_num[3]~41 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[3]~41 ),
	.combout(\jc_ctrl_0|transaction_num[4]~42_combout ),
	.cout(\jc_ctrl_0|transaction_num[4]~43 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[4]~42 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N9
dffeas \jc_ctrl_0|transaction_num[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[4]~42_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N10
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[5]~44 (
// Equation(s):
// \jc_ctrl_0|transaction_num[5]~44_combout  = (\jc_ctrl_0|transaction_num [5] & (!\jc_ctrl_0|transaction_num[4]~43 )) # (!\jc_ctrl_0|transaction_num [5] & ((\jc_ctrl_0|transaction_num[4]~43 ) # (GND)))
// \jc_ctrl_0|transaction_num[5]~45  = CARRY((!\jc_ctrl_0|transaction_num[4]~43 ) # (!\jc_ctrl_0|transaction_num [5]))

	.dataa(\jc_ctrl_0|transaction_num [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[4]~43 ),
	.combout(\jc_ctrl_0|transaction_num[5]~44_combout ),
	.cout(\jc_ctrl_0|transaction_num[5]~45 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[5]~44 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N11
dffeas \jc_ctrl_0|transaction_num[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[5]~44_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N12
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[6]~46 (
// Equation(s):
// \jc_ctrl_0|transaction_num[6]~46_combout  = (\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|transaction_num[5]~45  $ (GND))) # (!\jc_ctrl_0|transaction_num [6] & (!\jc_ctrl_0|transaction_num[5]~45  & VCC))
// \jc_ctrl_0|transaction_num[6]~47  = CARRY((\jc_ctrl_0|transaction_num [6] & !\jc_ctrl_0|transaction_num[5]~45 ))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[5]~45 ),
	.combout(\jc_ctrl_0|transaction_num[6]~46_combout ),
	.cout(\jc_ctrl_0|transaction_num[6]~47 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[6]~46 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|transaction_num[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N13
dffeas \jc_ctrl_0|transaction_num[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[6]~46_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N14
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[7]~48 (
// Equation(s):
// \jc_ctrl_0|transaction_num[7]~48_combout  = (\jc_ctrl_0|transaction_num [7] & (!\jc_ctrl_0|transaction_num[6]~47 )) # (!\jc_ctrl_0|transaction_num [7] & ((\jc_ctrl_0|transaction_num[6]~47 ) # (GND)))
// \jc_ctrl_0|transaction_num[7]~49  = CARRY((!\jc_ctrl_0|transaction_num[6]~47 ) # (!\jc_ctrl_0|transaction_num [7]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[6]~47 ),
	.combout(\jc_ctrl_0|transaction_num[7]~48_combout ),
	.cout(\jc_ctrl_0|transaction_num[7]~49 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[7]~48 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N15
dffeas \jc_ctrl_0|transaction_num[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[7]~48_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N16
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[8]~50 (
// Equation(s):
// \jc_ctrl_0|transaction_num[8]~50_combout  = (\jc_ctrl_0|transaction_num [8] & (\jc_ctrl_0|transaction_num[7]~49  $ (GND))) # (!\jc_ctrl_0|transaction_num [8] & (!\jc_ctrl_0|transaction_num[7]~49  & VCC))
// \jc_ctrl_0|transaction_num[8]~51  = CARRY((\jc_ctrl_0|transaction_num [8] & !\jc_ctrl_0|transaction_num[7]~49 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[7]~49 ),
	.combout(\jc_ctrl_0|transaction_num[8]~50_combout ),
	.cout(\jc_ctrl_0|transaction_num[8]~51 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[8]~50 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N17
dffeas \jc_ctrl_0|transaction_num[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[8]~50_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[8] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N18
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[9]~52 (
// Equation(s):
// \jc_ctrl_0|transaction_num[9]~52_combout  = (\jc_ctrl_0|transaction_num [9] & (!\jc_ctrl_0|transaction_num[8]~51 )) # (!\jc_ctrl_0|transaction_num [9] & ((\jc_ctrl_0|transaction_num[8]~51 ) # (GND)))
// \jc_ctrl_0|transaction_num[9]~53  = CARRY((!\jc_ctrl_0|transaction_num[8]~51 ) # (!\jc_ctrl_0|transaction_num [9]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[8]~51 ),
	.combout(\jc_ctrl_0|transaction_num[9]~52_combout ),
	.cout(\jc_ctrl_0|transaction_num[9]~53 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[9]~52 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N19
dffeas \jc_ctrl_0|transaction_num[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[9]~52_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[9] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N20
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[10]~54 (
// Equation(s):
// \jc_ctrl_0|transaction_num[10]~54_combout  = (\jc_ctrl_0|transaction_num [10] & (\jc_ctrl_0|transaction_num[9]~53  $ (GND))) # (!\jc_ctrl_0|transaction_num [10] & (!\jc_ctrl_0|transaction_num[9]~53  & VCC))
// \jc_ctrl_0|transaction_num[10]~55  = CARRY((\jc_ctrl_0|transaction_num [10] & !\jc_ctrl_0|transaction_num[9]~53 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[9]~53 ),
	.combout(\jc_ctrl_0|transaction_num[10]~54_combout ),
	.cout(\jc_ctrl_0|transaction_num[10]~55 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[10]~54 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N21
dffeas \jc_ctrl_0|transaction_num[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[10]~54_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[10] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N22
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[11]~56 (
// Equation(s):
// \jc_ctrl_0|transaction_num[11]~56_combout  = (\jc_ctrl_0|transaction_num [11] & (!\jc_ctrl_0|transaction_num[10]~55 )) # (!\jc_ctrl_0|transaction_num [11] & ((\jc_ctrl_0|transaction_num[10]~55 ) # (GND)))
// \jc_ctrl_0|transaction_num[11]~57  = CARRY((!\jc_ctrl_0|transaction_num[10]~55 ) # (!\jc_ctrl_0|transaction_num [11]))

	.dataa(\jc_ctrl_0|transaction_num [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[10]~55 ),
	.combout(\jc_ctrl_0|transaction_num[11]~56_combout ),
	.cout(\jc_ctrl_0|transaction_num[11]~57 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[11]~56 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N23
dffeas \jc_ctrl_0|transaction_num[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[11]~56_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [11]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[11] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N24
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[12]~58 (
// Equation(s):
// \jc_ctrl_0|transaction_num[12]~58_combout  = (\jc_ctrl_0|transaction_num [12] & (\jc_ctrl_0|transaction_num[11]~57  $ (GND))) # (!\jc_ctrl_0|transaction_num [12] & (!\jc_ctrl_0|transaction_num[11]~57  & VCC))
// \jc_ctrl_0|transaction_num[12]~59  = CARRY((\jc_ctrl_0|transaction_num [12] & !\jc_ctrl_0|transaction_num[11]~57 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[11]~57 ),
	.combout(\jc_ctrl_0|transaction_num[12]~58_combout ),
	.cout(\jc_ctrl_0|transaction_num[12]~59 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[12]~58 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N25
dffeas \jc_ctrl_0|transaction_num[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[12]~58_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [12]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[12] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N26
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[13]~60 (
// Equation(s):
// \jc_ctrl_0|transaction_num[13]~60_combout  = (\jc_ctrl_0|transaction_num [13] & (!\jc_ctrl_0|transaction_num[12]~59 )) # (!\jc_ctrl_0|transaction_num [13] & ((\jc_ctrl_0|transaction_num[12]~59 ) # (GND)))
// \jc_ctrl_0|transaction_num[13]~61  = CARRY((!\jc_ctrl_0|transaction_num[12]~59 ) # (!\jc_ctrl_0|transaction_num [13]))

	.dataa(\jc_ctrl_0|transaction_num [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[12]~59 ),
	.combout(\jc_ctrl_0|transaction_num[13]~60_combout ),
	.cout(\jc_ctrl_0|transaction_num[13]~61 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[13]~60 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N27
dffeas \jc_ctrl_0|transaction_num[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[13]~60_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [13]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[13] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N28
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[14]~62 (
// Equation(s):
// \jc_ctrl_0|transaction_num[14]~62_combout  = (\jc_ctrl_0|transaction_num [14] & (\jc_ctrl_0|transaction_num[13]~61  $ (GND))) # (!\jc_ctrl_0|transaction_num [14] & (!\jc_ctrl_0|transaction_num[13]~61  & VCC))
// \jc_ctrl_0|transaction_num[14]~63  = CARRY((\jc_ctrl_0|transaction_num [14] & !\jc_ctrl_0|transaction_num[13]~61 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[13]~61 ),
	.combout(\jc_ctrl_0|transaction_num[14]~62_combout ),
	.cout(\jc_ctrl_0|transaction_num[14]~63 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[14]~62 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N29
dffeas \jc_ctrl_0|transaction_num[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[14]~62_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [14]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[14] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N30
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[15]~64 (
// Equation(s):
// \jc_ctrl_0|transaction_num[15]~64_combout  = (\jc_ctrl_0|transaction_num [15] & (!\jc_ctrl_0|transaction_num[14]~63 )) # (!\jc_ctrl_0|transaction_num [15] & ((\jc_ctrl_0|transaction_num[14]~63 ) # (GND)))
// \jc_ctrl_0|transaction_num[15]~65  = CARRY((!\jc_ctrl_0|transaction_num[14]~63 ) # (!\jc_ctrl_0|transaction_num [15]))

	.dataa(\jc_ctrl_0|transaction_num [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[14]~63 ),
	.combout(\jc_ctrl_0|transaction_num[15]~64_combout ),
	.cout(\jc_ctrl_0|transaction_num[15]~65 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[15]~64 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N31
dffeas \jc_ctrl_0|transaction_num[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[15]~64_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [15]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[15] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N0
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[16]~66 (
// Equation(s):
// \jc_ctrl_0|transaction_num[16]~66_combout  = (\jc_ctrl_0|transaction_num [16] & (\jc_ctrl_0|transaction_num[15]~65  $ (GND))) # (!\jc_ctrl_0|transaction_num [16] & (!\jc_ctrl_0|transaction_num[15]~65  & VCC))
// \jc_ctrl_0|transaction_num[16]~67  = CARRY((\jc_ctrl_0|transaction_num [16] & !\jc_ctrl_0|transaction_num[15]~65 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[15]~65 ),
	.combout(\jc_ctrl_0|transaction_num[16]~66_combout ),
	.cout(\jc_ctrl_0|transaction_num[16]~67 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[16]~66 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N1
dffeas \jc_ctrl_0|transaction_num[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[16]~66_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [16]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[16] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N2
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[17]~68 (
// Equation(s):
// \jc_ctrl_0|transaction_num[17]~68_combout  = (\jc_ctrl_0|transaction_num [17] & (!\jc_ctrl_0|transaction_num[16]~67 )) # (!\jc_ctrl_0|transaction_num [17] & ((\jc_ctrl_0|transaction_num[16]~67 ) # (GND)))
// \jc_ctrl_0|transaction_num[17]~69  = CARRY((!\jc_ctrl_0|transaction_num[16]~67 ) # (!\jc_ctrl_0|transaction_num [17]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[16]~67 ),
	.combout(\jc_ctrl_0|transaction_num[17]~68_combout ),
	.cout(\jc_ctrl_0|transaction_num[17]~69 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[17]~68 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N3
dffeas \jc_ctrl_0|transaction_num[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[17]~68_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [17]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[17] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N4
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[18]~70 (
// Equation(s):
// \jc_ctrl_0|transaction_num[18]~70_combout  = (\jc_ctrl_0|transaction_num [18] & (\jc_ctrl_0|transaction_num[17]~69  $ (GND))) # (!\jc_ctrl_0|transaction_num [18] & (!\jc_ctrl_0|transaction_num[17]~69  & VCC))
// \jc_ctrl_0|transaction_num[18]~71  = CARRY((\jc_ctrl_0|transaction_num [18] & !\jc_ctrl_0|transaction_num[17]~69 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[17]~69 ),
	.combout(\jc_ctrl_0|transaction_num[18]~70_combout ),
	.cout(\jc_ctrl_0|transaction_num[18]~71 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[18]~70 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N5
dffeas \jc_ctrl_0|transaction_num[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[18]~70_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [18]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[18] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N6
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[19]~72 (
// Equation(s):
// \jc_ctrl_0|transaction_num[19]~72_combout  = (\jc_ctrl_0|transaction_num [19] & (!\jc_ctrl_0|transaction_num[18]~71 )) # (!\jc_ctrl_0|transaction_num [19] & ((\jc_ctrl_0|transaction_num[18]~71 ) # (GND)))
// \jc_ctrl_0|transaction_num[19]~73  = CARRY((!\jc_ctrl_0|transaction_num[18]~71 ) # (!\jc_ctrl_0|transaction_num [19]))

	.dataa(\jc_ctrl_0|transaction_num [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[18]~71 ),
	.combout(\jc_ctrl_0|transaction_num[19]~72_combout ),
	.cout(\jc_ctrl_0|transaction_num[19]~73 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[19]~72 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N7
dffeas \jc_ctrl_0|transaction_num[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[19]~72_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [19]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[19] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N8
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[20]~74 (
// Equation(s):
// \jc_ctrl_0|transaction_num[20]~74_combout  = (\jc_ctrl_0|transaction_num [20] & (\jc_ctrl_0|transaction_num[19]~73  $ (GND))) # (!\jc_ctrl_0|transaction_num [20] & (!\jc_ctrl_0|transaction_num[19]~73  & VCC))
// \jc_ctrl_0|transaction_num[20]~75  = CARRY((\jc_ctrl_0|transaction_num [20] & !\jc_ctrl_0|transaction_num[19]~73 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[19]~73 ),
	.combout(\jc_ctrl_0|transaction_num[20]~74_combout ),
	.cout(\jc_ctrl_0|transaction_num[20]~75 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[20]~74 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N9
dffeas \jc_ctrl_0|transaction_num[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[20]~74_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [20]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[20] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N10
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[21]~76 (
// Equation(s):
// \jc_ctrl_0|transaction_num[21]~76_combout  = (\jc_ctrl_0|transaction_num [21] & (!\jc_ctrl_0|transaction_num[20]~75 )) # (!\jc_ctrl_0|transaction_num [21] & ((\jc_ctrl_0|transaction_num[20]~75 ) # (GND)))
// \jc_ctrl_0|transaction_num[21]~77  = CARRY((!\jc_ctrl_0|transaction_num[20]~75 ) # (!\jc_ctrl_0|transaction_num [21]))

	.dataa(\jc_ctrl_0|transaction_num [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[20]~75 ),
	.combout(\jc_ctrl_0|transaction_num[21]~76_combout ),
	.cout(\jc_ctrl_0|transaction_num[21]~77 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[21]~76 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N11
dffeas \jc_ctrl_0|transaction_num[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[21]~76_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [21]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[21] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N12
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[22]~78 (
// Equation(s):
// \jc_ctrl_0|transaction_num[22]~78_combout  = (\jc_ctrl_0|transaction_num [22] & (\jc_ctrl_0|transaction_num[21]~77  $ (GND))) # (!\jc_ctrl_0|transaction_num [22] & (!\jc_ctrl_0|transaction_num[21]~77  & VCC))
// \jc_ctrl_0|transaction_num[22]~79  = CARRY((\jc_ctrl_0|transaction_num [22] & !\jc_ctrl_0|transaction_num[21]~77 ))

	.dataa(\jc_ctrl_0|transaction_num [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[21]~77 ),
	.combout(\jc_ctrl_0|transaction_num[22]~78_combout ),
	.cout(\jc_ctrl_0|transaction_num[22]~79 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[22]~78 .lut_mask = 16'hA50A;
defparam \jc_ctrl_0|transaction_num[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N13
dffeas \jc_ctrl_0|transaction_num[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[22]~78_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [22]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[22] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N14
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[23]~80 (
// Equation(s):
// \jc_ctrl_0|transaction_num[23]~80_combout  = (\jc_ctrl_0|transaction_num [23] & (!\jc_ctrl_0|transaction_num[22]~79 )) # (!\jc_ctrl_0|transaction_num [23] & ((\jc_ctrl_0|transaction_num[22]~79 ) # (GND)))
// \jc_ctrl_0|transaction_num[23]~81  = CARRY((!\jc_ctrl_0|transaction_num[22]~79 ) # (!\jc_ctrl_0|transaction_num [23]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[22]~79 ),
	.combout(\jc_ctrl_0|transaction_num[23]~80_combout ),
	.cout(\jc_ctrl_0|transaction_num[23]~81 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[23]~80 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N15
dffeas \jc_ctrl_0|transaction_num[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[23]~80_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [23]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[23] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N16
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[24]~82 (
// Equation(s):
// \jc_ctrl_0|transaction_num[24]~82_combout  = (\jc_ctrl_0|transaction_num [24] & (\jc_ctrl_0|transaction_num[23]~81  $ (GND))) # (!\jc_ctrl_0|transaction_num [24] & (!\jc_ctrl_0|transaction_num[23]~81  & VCC))
// \jc_ctrl_0|transaction_num[24]~83  = CARRY((\jc_ctrl_0|transaction_num [24] & !\jc_ctrl_0|transaction_num[23]~81 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[23]~81 ),
	.combout(\jc_ctrl_0|transaction_num[24]~82_combout ),
	.cout(\jc_ctrl_0|transaction_num[24]~83 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[24]~82 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N17
dffeas \jc_ctrl_0|transaction_num[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[24]~82_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [24]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[24] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N18
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[25]~84 (
// Equation(s):
// \jc_ctrl_0|transaction_num[25]~84_combout  = (\jc_ctrl_0|transaction_num [25] & (!\jc_ctrl_0|transaction_num[24]~83 )) # (!\jc_ctrl_0|transaction_num [25] & ((\jc_ctrl_0|transaction_num[24]~83 ) # (GND)))
// \jc_ctrl_0|transaction_num[25]~85  = CARRY((!\jc_ctrl_0|transaction_num[24]~83 ) # (!\jc_ctrl_0|transaction_num [25]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[24]~83 ),
	.combout(\jc_ctrl_0|transaction_num[25]~84_combout ),
	.cout(\jc_ctrl_0|transaction_num[25]~85 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[25]~84 .lut_mask = 16'h3C3F;
defparam \jc_ctrl_0|transaction_num[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N19
dffeas \jc_ctrl_0|transaction_num[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[25]~84_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [25]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[25] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N20
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[26]~86 (
// Equation(s):
// \jc_ctrl_0|transaction_num[26]~86_combout  = (\jc_ctrl_0|transaction_num [26] & (\jc_ctrl_0|transaction_num[25]~85  $ (GND))) # (!\jc_ctrl_0|transaction_num [26] & (!\jc_ctrl_0|transaction_num[25]~85  & VCC))
// \jc_ctrl_0|transaction_num[26]~87  = CARRY((\jc_ctrl_0|transaction_num [26] & !\jc_ctrl_0|transaction_num[25]~85 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[25]~85 ),
	.combout(\jc_ctrl_0|transaction_num[26]~86_combout ),
	.cout(\jc_ctrl_0|transaction_num[26]~87 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[26]~86 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N21
dffeas \jc_ctrl_0|transaction_num[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[26]~86_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [26]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[26] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N10
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~7 (
// Equation(s):
// \jc_ctrl_0|LessThan2~7_combout  = (\jc_ctrl_0|transaction_num [23]) # ((\jc_ctrl_0|transaction_num [26]) # ((\jc_ctrl_0|transaction_num [24]) # (\jc_ctrl_0|transaction_num [25])))

	.dataa(\jc_ctrl_0|transaction_num [23]),
	.datab(\jc_ctrl_0|transaction_num [26]),
	.datac(\jc_ctrl_0|transaction_num [24]),
	.datad(\jc_ctrl_0|transaction_num [25]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~7 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~4 (
// Equation(s):
// \jc_ctrl_0|LessThan2~4_combout  = (\jc_ctrl_0|transaction_num [12]) # ((\jc_ctrl_0|transaction_num [14]) # ((\jc_ctrl_0|transaction_num [13]) # (\jc_ctrl_0|transaction_num [11])))

	.dataa(\jc_ctrl_0|transaction_num [12]),
	.datab(\jc_ctrl_0|transaction_num [14]),
	.datac(\jc_ctrl_0|transaction_num [13]),
	.datad(\jc_ctrl_0|transaction_num [11]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~4 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N22
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~5 (
// Equation(s):
// \jc_ctrl_0|LessThan2~5_combout  = (\jc_ctrl_0|transaction_num [17]) # ((\jc_ctrl_0|transaction_num [18]) # ((\jc_ctrl_0|transaction_num [16]) # (\jc_ctrl_0|transaction_num [15])))

	.dataa(\jc_ctrl_0|transaction_num [17]),
	.datab(\jc_ctrl_0|transaction_num [18]),
	.datac(\jc_ctrl_0|transaction_num [16]),
	.datad(\jc_ctrl_0|transaction_num [15]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N20
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~6 (
// Equation(s):
// \jc_ctrl_0|LessThan2~6_combout  = (\jc_ctrl_0|transaction_num [21]) # ((\jc_ctrl_0|transaction_num [20]) # ((\jc_ctrl_0|transaction_num [19]) # (\jc_ctrl_0|transaction_num [22])))

	.dataa(\jc_ctrl_0|transaction_num [21]),
	.datab(\jc_ctrl_0|transaction_num [20]),
	.datac(\jc_ctrl_0|transaction_num [19]),
	.datad(\jc_ctrl_0|transaction_num [22]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~6 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N12
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~8 (
// Equation(s):
// \jc_ctrl_0|LessThan2~8_combout  = (\jc_ctrl_0|LessThan2~7_combout ) # ((\jc_ctrl_0|LessThan2~4_combout ) # ((\jc_ctrl_0|LessThan2~5_combout ) # (\jc_ctrl_0|LessThan2~6_combout )))

	.dataa(\jc_ctrl_0|LessThan2~7_combout ),
	.datab(\jc_ctrl_0|LessThan2~4_combout ),
	.datac(\jc_ctrl_0|LessThan2~5_combout ),
	.datad(\jc_ctrl_0|LessThan2~6_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~8 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N22
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[27]~88 (
// Equation(s):
// \jc_ctrl_0|transaction_num[27]~88_combout  = (\jc_ctrl_0|transaction_num [27] & (!\jc_ctrl_0|transaction_num[26]~87 )) # (!\jc_ctrl_0|transaction_num [27] & ((\jc_ctrl_0|transaction_num[26]~87 ) # (GND)))
// \jc_ctrl_0|transaction_num[27]~89  = CARRY((!\jc_ctrl_0|transaction_num[26]~87 ) # (!\jc_ctrl_0|transaction_num [27]))

	.dataa(\jc_ctrl_0|transaction_num [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[26]~87 ),
	.combout(\jc_ctrl_0|transaction_num[27]~88_combout ),
	.cout(\jc_ctrl_0|transaction_num[27]~89 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[27]~88 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N23
dffeas \jc_ctrl_0|transaction_num[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[27]~88_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [27]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[27] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N24
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[28]~90 (
// Equation(s):
// \jc_ctrl_0|transaction_num[28]~90_combout  = (\jc_ctrl_0|transaction_num [28] & (\jc_ctrl_0|transaction_num[27]~89  $ (GND))) # (!\jc_ctrl_0|transaction_num [28] & (!\jc_ctrl_0|transaction_num[27]~89  & VCC))
// \jc_ctrl_0|transaction_num[28]~91  = CARRY((\jc_ctrl_0|transaction_num [28] & !\jc_ctrl_0|transaction_num[27]~89 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[27]~89 ),
	.combout(\jc_ctrl_0|transaction_num[28]~90_combout ),
	.cout(\jc_ctrl_0|transaction_num[28]~91 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[28]~90 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N25
dffeas \jc_ctrl_0|transaction_num[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[28]~90_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [28]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[28] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N26
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[29]~92 (
// Equation(s):
// \jc_ctrl_0|transaction_num[29]~92_combout  = (\jc_ctrl_0|transaction_num [29] & (!\jc_ctrl_0|transaction_num[28]~91 )) # (!\jc_ctrl_0|transaction_num [29] & ((\jc_ctrl_0|transaction_num[28]~91 ) # (GND)))
// \jc_ctrl_0|transaction_num[29]~93  = CARRY((!\jc_ctrl_0|transaction_num[28]~91 ) # (!\jc_ctrl_0|transaction_num [29]))

	.dataa(\jc_ctrl_0|transaction_num [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[28]~91 ),
	.combout(\jc_ctrl_0|transaction_num[29]~92_combout ),
	.cout(\jc_ctrl_0|transaction_num[29]~93 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[29]~92 .lut_mask = 16'h5A5F;
defparam \jc_ctrl_0|transaction_num[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N27
dffeas \jc_ctrl_0|transaction_num[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[29]~92_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [29]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[29] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N28
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[30]~94 (
// Equation(s):
// \jc_ctrl_0|transaction_num[30]~94_combout  = (\jc_ctrl_0|transaction_num [30] & (\jc_ctrl_0|transaction_num[29]~93  $ (GND))) # (!\jc_ctrl_0|transaction_num [30] & (!\jc_ctrl_0|transaction_num[29]~93  & VCC))
// \jc_ctrl_0|transaction_num[30]~95  = CARRY((\jc_ctrl_0|transaction_num [30] & !\jc_ctrl_0|transaction_num[29]~93 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|transaction_num[29]~93 ),
	.combout(\jc_ctrl_0|transaction_num[30]~94_combout ),
	.cout(\jc_ctrl_0|transaction_num[30]~95 ));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[30]~94 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|transaction_num[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N29
dffeas \jc_ctrl_0|transaction_num[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[30]~94_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [30]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[30] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N30
cycloneive_lcell_comb \jc_ctrl_0|transaction_num[31]~96 (
// Equation(s):
// \jc_ctrl_0|transaction_num[31]~96_combout  = \jc_ctrl_0|transaction_num [31] $ (\jc_ctrl_0|transaction_num[30]~95 )

	.dataa(\jc_ctrl_0|transaction_num [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jc_ctrl_0|transaction_num[30]~95 ),
	.combout(\jc_ctrl_0|transaction_num[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[31]~96 .lut_mask = 16'h5A5A;
defparam \jc_ctrl_0|transaction_num[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y34_N31
dffeas \jc_ctrl_0|transaction_num[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_num[31]~96_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\jc_ctrl_0|always1~0_combout ),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_num[3]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_num [31]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_num[31] .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~0 (
// Equation(s):
// \jc_ctrl_0|LessThan2~0_combout  = (\jc_ctrl_0|transaction_num [7]) # ((\jc_ctrl_0|transaction_num [9]) # ((\jc_ctrl_0|transaction_num [8]) # (\jc_ctrl_0|transaction_num [10])))

	.dataa(\jc_ctrl_0|transaction_num [7]),
	.datab(\jc_ctrl_0|transaction_num [9]),
	.datac(\jc_ctrl_0|transaction_num [8]),
	.datad(\jc_ctrl_0|transaction_num [10]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux49~2 (
// Equation(s):
// \jc_ctrl_0|Mux49~2_combout  = (!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num [0] & !\jc_ctrl_0|transaction_num [1])))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~2 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N14
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~1 (
// Equation(s):
// \jc_ctrl_0|LessThan2~1_combout  = (\jc_ctrl_0|transaction_num [5]) # (\jc_ctrl_0|transaction_num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~1 .lut_mask = 16'hFFF0;
defparam \jc_ctrl_0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N26
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~2 (
// Equation(s):
// \jc_ctrl_0|LessThan2~2_combout  = (\jc_ctrl_0|LessThan2~0_combout ) # ((\jc_ctrl_0|transaction_num [6] & ((\jc_ctrl_0|LessThan2~1_combout ) # (!\jc_ctrl_0|Mux49~2_combout ))))

	.dataa(\jc_ctrl_0|LessThan2~0_combout ),
	.datab(\jc_ctrl_0|Mux49~2_combout ),
	.datac(\jc_ctrl_0|LessThan2~1_combout ),
	.datad(\jc_ctrl_0|transaction_num [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~2 .lut_mask = 16'hFBAA;
defparam \jc_ctrl_0|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N24
cycloneive_lcell_comb \jc_ctrl_0|LessThan2~3 (
// Equation(s):
// \jc_ctrl_0|LessThan2~3_combout  = (\jc_ctrl_0|transaction_num [30]) # ((\jc_ctrl_0|transaction_num [27]) # ((\jc_ctrl_0|transaction_num [29]) # (\jc_ctrl_0|transaction_num [28])))

	.dataa(\jc_ctrl_0|transaction_num [30]),
	.datab(\jc_ctrl_0|transaction_num [27]),
	.datac(\jc_ctrl_0|transaction_num [29]),
	.datad(\jc_ctrl_0|transaction_num [28]),
	.cin(gnd),
	.combout(\jc_ctrl_0|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|LessThan2~3 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N30
cycloneive_lcell_comb \jc_ctrl_0|transaction_start~0 (
// Equation(s):
// \jc_ctrl_0|transaction_start~0_combout  = (!\jc_ctrl_0|transaction_num [31] & ((\jc_ctrl_0|LessThan2~8_combout ) # ((\jc_ctrl_0|LessThan2~2_combout ) # (\jc_ctrl_0|LessThan2~3_combout ))))

	.dataa(\jc_ctrl_0|LessThan2~8_combout ),
	.datab(\jc_ctrl_0|transaction_num [31]),
	.datac(\jc_ctrl_0|LessThan2~2_combout ),
	.datad(\jc_ctrl_0|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_start~0 .lut_mask = 16'h3332;
defparam \jc_ctrl_0|transaction_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N16
cycloneive_lcell_comb \jc_ctrl_0|transaction_start~1 (
// Equation(s):
// \jc_ctrl_0|transaction_start~1_combout  = (\jc_ctrl_0|active~q  & \jc_ctrl_0|reset_occured~q )

	.dataa(gnd),
	.datab(\jc_ctrl_0|active~q ),
	.datac(\jc_ctrl_0|reset_occured~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_start~1 .lut_mask = 16'hC0C0;
defparam \jc_ctrl_0|transaction_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N12
cycloneive_lcell_comb \jc_ctrl_0|transaction_start~2 (
// Equation(s):
// \jc_ctrl_0|transaction_start~2_combout  = (\jc_ctrl_0|transaction_start~0_combout  & (((\jc_ctrl_0|transaction_start~q )))) # (!\jc_ctrl_0|transaction_start~0_combout  & ((\jc_ctrl_0|transaction_start~1_combout  & (!\jc_ctrl_0|transaction_start~q  & 
// !\jc_ctrl_0|transaction_busy~q )) # (!\jc_ctrl_0|transaction_start~1_combout  & (\jc_ctrl_0|transaction_start~q ))))

	.dataa(\jc_ctrl_0|transaction_start~0_combout ),
	.datab(\jc_ctrl_0|transaction_start~1_combout ),
	.datac(\jc_ctrl_0|transaction_start~q ),
	.datad(\jc_ctrl_0|transaction_busy~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|transaction_start~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|transaction_start~2 .lut_mask = 16'hB0B4;
defparam \jc_ctrl_0|transaction_start~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N13
dffeas \jc_ctrl_0|transaction_start (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|transaction_start~2_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|transaction_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|transaction_start .is_wysiwyg = "true";
defparam \jc_ctrl_0|transaction_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_rst~0 (
// Equation(s):
// \jc_ctrl_0|spi_rst~0_combout  = (!\jc_ctrl_0|transaction_start~q  & ((\jc_ctrl_0|spi_rst~q ) # (\jc_ctrl_0|transaction_busy~q )))

	.dataa(\jc_ctrl_0|transaction_start~q ),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|transaction_busy~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_rst~0 .lut_mask = 16'h5550;
defparam \jc_ctrl_0|spi_rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N29
dffeas \jc_ctrl_0|spi_rst (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_rst~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_rst .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N9
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Add0~4 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Add0~4_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [2] & (\jc_ctrl_0|spi_jc|Add0~3  $ (GND))) # (!\jc_ctrl_0|spi_jc|SCK_cnt [2] & (!\jc_ctrl_0|spi_jc|Add0~3  & VCC))
// \jc_ctrl_0|spi_jc|Add0~5  = CARRY((\jc_ctrl_0|spi_jc|SCK_cnt [2] & !\jc_ctrl_0|spi_jc|Add0~3 ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|spi_jc|Add0~3 ),
	.combout(\jc_ctrl_0|spi_jc|Add0~4_combout ),
	.cout(\jc_ctrl_0|spi_jc|Add0~5 ));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Add0~4 .lut_mask = 16'hC30C;
defparam \jc_ctrl_0|spi_jc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK_cnt[2]~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK_cnt[2]~0_combout  = (\jc_ctrl_0|spi_jc|Add0~4_combout  & ((\jc_ctrl_0|spi_jc|SCK_cnt [4]) # ((!\jc_ctrl_0|spi_jc|SCK_cnt [6]) # (!\jc_ctrl_0|spi_jc|Equal0~0_combout ))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datab(\jc_ctrl_0|spi_jc|Equal0~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|Add0~4_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[2]~0 .lut_mask = 16'hB0F0;
defparam \jc_ctrl_0|spi_jc|SCK_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N21
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|SCK_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N7
dffeas \jc_ctrl_0|spi_jc|SCK_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK_cnt[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK~2_combout  = (!\jc_ctrl_0|spi_jc|SCK_cnt [3] & !\jc_ctrl_0|spi_jc|SCK_cnt [2])

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK~2 .lut_mask = 16'h0055;
defparam \jc_ctrl_0|spi_jc|SCK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Equal1~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Equal1~0_combout  = (\jc_ctrl_0|spi_jc|SCK~2_combout  & (!\jc_ctrl_0|spi_jc|SCK_cnt [5] & (!\jc_ctrl_0|spi_jc|SCK_cnt [4] & !\jc_ctrl_0|spi_jc|SCK_cnt [1])))

	.dataa(\jc_ctrl_0|spi_jc|SCK~2_combout ),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [5]),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Equal1~0 .lut_mask = 16'h0002;
defparam \jc_ctrl_0|spi_jc|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK~0_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [3]) # ((\jc_ctrl_0|spi_jc|SCK_cnt [2]) # ((\jc_ctrl_0|spi_jc|SCK_cnt [1] & \jc_ctrl_0|spi_jc|SCK_cnt [0])))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt [3]),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [2]),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [1]),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK~0 .lut_mask = 16'hFEEE;
defparam \jc_ctrl_0|spi_jc|SCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK~1 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK~1_combout  = (\jc_ctrl_0|spi_jc|SCK~0_combout  & (\jc_ctrl_0|spi_jc|SCK_cnt [4] & \jc_ctrl_0|spi_jc|SCK_cnt [5]))

	.dataa(\jc_ctrl_0|spi_jc|SCK~0_combout ),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK~1 .lut_mask = 16'hA000;
defparam \jc_ctrl_0|spi_jc|SCK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK~3 (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK~3_combout  = (!\jc_ctrl_0|spi_jc|SCK~1_combout  & (!\jc_ctrl_0|spi_jc|SCK_cnt [6] & ((\jc_ctrl_0|spi_jc|SCK_cnt [0]) # (!\jc_ctrl_0|spi_jc|Equal1~0_combout ))))

	.dataa(\jc_ctrl_0|spi_jc|Equal1~0_combout ),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.datac(\jc_ctrl_0|spi_jc|SCK~1_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK~3 .lut_mask = 16'h000D;
defparam \jc_ctrl_0|spi_jc|SCK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N15
dffeas \jc_ctrl_0|spi_jc|SCK (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|SCK~3_combout ),
	.asdata(vcc),
	.clrn(\jc_ctrl_0|spi_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|SCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|SCK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
cycloneive_lcell_comb \jc_ctrl_0|Add6~1 (
// Equation(s):
// \jc_ctrl_0|Add6~1_combout  = \jc_ctrl_0|total_data_leng [1] $ (\jc_ctrl_0|data_byte_cnter [1] $ (((\jc_ctrl_0|total_data_leng [0]) # (!\jc_ctrl_0|data_byte_cnter [0]))))

	.dataa(\jc_ctrl_0|data_byte_cnter [0]),
	.datab(\jc_ctrl_0|total_data_leng [1]),
	.datac(\jc_ctrl_0|data_byte_cnter [1]),
	.datad(\jc_ctrl_0|total_data_leng [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Add6~1 .lut_mask = 16'hC369;
defparam \jc_ctrl_0|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
cycloneive_lcell_comb \jc_ctrl_0|Add6~2 (
// Equation(s):
// \jc_ctrl_0|Add6~2_combout  = \jc_ctrl_0|Add6~0_combout  $ (((\jc_ctrl_0|total_data_leng [1] & ((!\jc_ctrl_0|LessThan4~1_combout ) # (!\jc_ctrl_0|data_byte_cnter [1]))) # (!\jc_ctrl_0|total_data_leng [1] & (!\jc_ctrl_0|data_byte_cnter [1] & 
// !\jc_ctrl_0|LessThan4~1_combout ))))

	.dataa(\jc_ctrl_0|Add6~0_combout ),
	.datab(\jc_ctrl_0|total_data_leng [1]),
	.datac(\jc_ctrl_0|data_byte_cnter [1]),
	.datad(\jc_ctrl_0|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Add6~2 .lut_mask = 16'hA665;
defparam \jc_ctrl_0|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
cycloneive_lcell_comb \jc_ctrl_0|Equal0~9 (
// Equation(s):
// \jc_ctrl_0|Equal0~9_combout  = (!\jc_ctrl_0|data_byte_cnter [3] & (!\jc_ctrl_0|data_byte_cnter [1] & (!\jc_ctrl_0|data_byte_cnter [31] & !\jc_ctrl_0|data_byte_cnter [2])))

	.dataa(\jc_ctrl_0|data_byte_cnter [3]),
	.datab(\jc_ctrl_0|data_byte_cnter [1]),
	.datac(\jc_ctrl_0|data_byte_cnter [31]),
	.datad(\jc_ctrl_0|data_byte_cnter [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~9 .lut_mask = 16'h0001;
defparam \jc_ctrl_0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneive_lcell_comb \jc_ctrl_0|Equal0~10 (
// Equation(s):
// \jc_ctrl_0|Equal0~10_combout  = (\jc_ctrl_0|Equal0~9_combout  & (\jc_ctrl_0|Equal0~5_combout  & (\jc_ctrl_0|Equal0~7_combout  & \jc_ctrl_0|Equal0~4_combout )))

	.dataa(\jc_ctrl_0|Equal0~9_combout ),
	.datab(\jc_ctrl_0|Equal0~5_combout ),
	.datac(\jc_ctrl_0|Equal0~7_combout ),
	.datad(\jc_ctrl_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~10 .lut_mask = 16'h8000;
defparam \jc_ctrl_0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|Mux38~0 (
// Equation(s):
// \jc_ctrl_0|Mux38~0_combout  = (\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [4] & \jc_ctrl_0|Mux39~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux38~0 .lut_mask = 16'h0800;
defparam \jc_ctrl_0|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|Mux38~1 (
// Equation(s):
// \jc_ctrl_0|Mux38~1_combout  = (\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [4]) # (!\jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [4]))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux38~1 .lut_mask = 16'h2A2E;
defparam \jc_ctrl_0|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux38~2 (
// Equation(s):
// \jc_ctrl_0|Mux38~2_combout  = (\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|Mux38~0_combout )) # (!\jc_ctrl_0|transaction_num [3] & (((\jc_ctrl_0|Mux38~1_combout  & \jc_ctrl_0|Mux39~2_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|Mux38~0_combout ),
	.datac(\jc_ctrl_0|Mux38~1_combout ),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux38~2 .lut_mask = 16'hD888;
defparam \jc_ctrl_0|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux6~1 (
// Equation(s):
// \jc_ctrl_0|Mux6~1_combout  = (\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [2] $ (((\jc_ctrl_0|transaction_num [3]))))) # (!\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [2] & 
// !\jc_ctrl_0|transaction_num [3])) # (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [3])))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux6~1 .lut_mask = 16'h27C8;
defparam \jc_ctrl_0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N18
cycloneive_lcell_comb \jc_ctrl_0|Mux6~0 (
// Equation(s):
// \jc_ctrl_0|Mux6~0_combout  = (\jc_ctrl_0|transaction_num [4]) # ((\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num [1]) # (\jc_ctrl_0|transaction_num [2]))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux6~0 .lut_mask = 16'hFECC;
defparam \jc_ctrl_0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N14
cycloneive_lcell_comb \jc_ctrl_0|Mux6~2 (
// Equation(s):
// \jc_ctrl_0|Mux6~2_combout  = (\jc_ctrl_0|transaction_num [4] & ((\jc_ctrl_0|Mux6~1_combout ) # ((\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|Mux6~0_combout )))) # (!\jc_ctrl_0|transaction_num [4] & (((\jc_ctrl_0|transaction_num [5] & 
// \jc_ctrl_0|Mux6~0_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux6~1_combout ),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux6~2 .lut_mask = 16'hF888;
defparam \jc_ctrl_0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N6
cycloneive_lcell_comb \jc_ctrl_0|Mux7~2 (
// Equation(s):
// \jc_ctrl_0|Mux7~2_combout  = (\jc_ctrl_0|transaction_num [5] & ((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [1])))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux7~2 .lut_mask = 16'hCCC0;
defparam \jc_ctrl_0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux7~1 (
// Equation(s):
// \jc_ctrl_0|Mux7~1_combout  = (\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [5]) # ((\jc_ctrl_0|transaction_num [2])))) # (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [2]))) # 
// (!\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [5]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux7~1 .lut_mask = 16'hF8EC;
defparam \jc_ctrl_0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux7~3 (
// Equation(s):
// \jc_ctrl_0|Mux7~3_combout  = (\jc_ctrl_0|Mux7~1_combout  & (!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux7~2_combout  $ (\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|Mux7~1_combout  & (!\jc_ctrl_0|Mux7~2_combout  & (\jc_ctrl_0|transaction_num [4] 
// & !\jc_ctrl_0|transaction_num [3])))

	.dataa(\jc_ctrl_0|Mux7~2_combout ),
	.datab(\jc_ctrl_0|Mux7~1_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|transaction_num [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux7~3 .lut_mask = 16'h0418;
defparam \jc_ctrl_0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux8~3 (
// Equation(s):
// \jc_ctrl_0|Mux8~3_combout  = (\jc_ctrl_0|transaction_num [3]) # ((\jc_ctrl_0|transaction_num [2] & \jc_ctrl_0|transaction_num [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux8~3 .lut_mask = 16'hFCF0;
defparam \jc_ctrl_0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux8~1 (
// Equation(s):
// \jc_ctrl_0|Mux8~1_combout  = (\jc_ctrl_0|transaction_num [1] & (((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [2])) # 
// (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [3])))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux8~1 .lut_mask = 16'hFCD8;
defparam \jc_ctrl_0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|Mux8~0 (
// Equation(s):
// \jc_ctrl_0|Mux8~0_combout  = (\jc_ctrl_0|transaction_num [2] & (((!\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [3] & ((!\jc_ctrl_0|transaction_num [1]))) # (!\jc_ctrl_0|transaction_num [3] & 
// (\jc_ctrl_0|transaction_num [0] & \jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux8~0 .lut_mask = 16'h0E3C;
defparam \jc_ctrl_0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|Mux8~2 (
// Equation(s):
// \jc_ctrl_0|Mux8~2_combout  = (\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|Mux8~1_combout  & (!\jc_ctrl_0|transaction_num [5]))) # (!\jc_ctrl_0|transaction_num [4] & (((\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|Mux8~0_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux8~1_combout ),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux8~2 .lut_mask = 16'h5202;
defparam \jc_ctrl_0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|Mux8~4 (
// Equation(s):
// \jc_ctrl_0|Mux8~4_combout  = (\jc_ctrl_0|Mux8~2_combout ) # ((!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux8~3_combout  & !\jc_ctrl_0|transaction_num [5])))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux8~3_combout ),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|Mux8~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux8~4 .lut_mask = 16'hFF04;
defparam \jc_ctrl_0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux9~0 (
// Equation(s):
// \jc_ctrl_0|Mux9~0_combout  = (!\jc_ctrl_0|transaction_num [5] & (!\jc_ctrl_0|transaction_num [2] & !\jc_ctrl_0|transaction_num [1]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux9~0 .lut_mask = 16'h0003;
defparam \jc_ctrl_0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|Mux9~1 (
// Equation(s):
// \jc_ctrl_0|Mux9~1_combout  = (\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|Mux9~0_combout  & (\jc_ctrl_0|transaction_num [0] & \jc_ctrl_0|transaction_num [4])))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|Mux9~0_combout ),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux9~1 .lut_mask = 16'h8000;
defparam \jc_ctrl_0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux9~2 (
// Equation(s):
// \jc_ctrl_0|Mux9~2_combout  = (\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [3] $ (\jc_ctrl_0|transaction_num [2])))) # (!\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [3] & ((!\jc_ctrl_0|transaction_num [2]) # 
// (!\jc_ctrl_0|transaction_num [0]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [1]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux9~2 .lut_mask = 16'h1CF0;
defparam \jc_ctrl_0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux9~3 (
// Equation(s):
// \jc_ctrl_0|Mux9~3_combout  = (\jc_ctrl_0|Mux9~1_combout ) # ((!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|Mux9~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|Mux9~1_combout ),
	.datad(\jc_ctrl_0|Mux9~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux9~3 .lut_mask = 16'hF1F0;
defparam \jc_ctrl_0|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux10~3 (
// Equation(s):
// \jc_ctrl_0|Mux10~3_combout  = (\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num [5]) # ((!\jc_ctrl_0|transaction_num [0] & !\jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [1] & 
// ((\jc_ctrl_0|transaction_num [0]) # (!\jc_ctrl_0|transaction_num [5]))))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux10~3 .lut_mask = 16'hD98A;
defparam \jc_ctrl_0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux10~4 (
// Equation(s):
// \jc_ctrl_0|Mux10~4_combout  = (\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|Mux10~3_combout  & ((\jc_ctrl_0|transaction_num [3]) # (!\jc_ctrl_0|transaction_num [4])))) # (!\jc_ctrl_0|transaction_num [2] & (((\jc_ctrl_0|transaction_num [3]))))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux10~3_combout ),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux10~4 .lut_mask = 16'hC4F0;
defparam \jc_ctrl_0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|Mux10~2 (
// Equation(s):
// \jc_ctrl_0|Mux10~2_combout  = (\jc_ctrl_0|Mux10~4_combout ) # ((!\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|Mux9~0_combout  & \jc_ctrl_0|transaction_num [4])))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|Mux9~0_combout ),
	.datac(\jc_ctrl_0|Mux10~4_combout ),
	.datad(\jc_ctrl_0|transaction_num [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux10~2 .lut_mask = 16'hF1F0;
defparam \jc_ctrl_0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux11~3 (
// Equation(s):
// \jc_ctrl_0|Mux11~3_combout  = (\jc_ctrl_0|transaction_num [2]) # ((\jc_ctrl_0|transaction_num [0]) # ((\jc_ctrl_0|transaction_num [3]) # (\jc_ctrl_0|transaction_num [1])))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux11~3 .lut_mask = 16'hFFFE;
defparam \jc_ctrl_0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|Mux11~1 (
// Equation(s):
// \jc_ctrl_0|Mux11~1_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [3]) # ((\jc_ctrl_0|transaction_num [0] & \jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [2] & (((\jc_ctrl_0|transaction_num [3] & 
// \jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux11~1 .lut_mask = 16'hF8A0;
defparam \jc_ctrl_0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux11~0 (
// Equation(s):
// \jc_ctrl_0|Mux11~0_combout  = (\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [0] & ((!\jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [0] & (!\jc_ctrl_0|transaction_num [3] & 
// \jc_ctrl_0|transaction_num [1])))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux11~0 .lut_mask = 16'h0188;
defparam \jc_ctrl_0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux11~2 (
// Equation(s):
// \jc_ctrl_0|Mux11~2_combout  = (\jc_ctrl_0|transaction_num [4] & (((!\jc_ctrl_0|Mux11~0_combout  & !\jc_ctrl_0|transaction_num [5])))) # (!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|Mux11~1_combout  & ((\jc_ctrl_0|transaction_num [5]))))

	.dataa(\jc_ctrl_0|Mux11~1_combout ),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|Mux11~0_combout ),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux11~2 .lut_mask = 16'h110C;
defparam \jc_ctrl_0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux11~4 (
// Equation(s):
// \jc_ctrl_0|Mux11~4_combout  = (\jc_ctrl_0|Mux11~2_combout ) # ((\jc_ctrl_0|Mux11~3_combout  & (!\jc_ctrl_0|transaction_num [4] & !\jc_ctrl_0|transaction_num [5])))

	.dataa(\jc_ctrl_0|Mux11~3_combout ),
	.datab(\jc_ctrl_0|Mux11~2_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux11~4 .lut_mask = 16'hCCCE;
defparam \jc_ctrl_0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|Mux12~3 (
// Equation(s):
// \jc_ctrl_0|Mux12~3_combout  = (\jc_ctrl_0|transaction_num [2]) # ((\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [3]) # (!\jc_ctrl_0|transaction_num [1]))) # (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux12~3 .lut_mask = 16'hFBEE;
defparam \jc_ctrl_0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux12~0 (
// Equation(s):
// \jc_ctrl_0|Mux12~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [0] & \jc_ctrl_0|transaction_num [1])) # (!\jc_ctrl_0|transaction_num [3] & ((!\jc_ctrl_0|transaction_num [1])))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux12~0 .lut_mask = 16'h800A;
defparam \jc_ctrl_0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux12~1 (
// Equation(s):
// \jc_ctrl_0|Mux12~1_combout  = (\jc_ctrl_0|transaction_num [3]) # ((\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [0]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux12~1 .lut_mask = 16'hFEF0;
defparam \jc_ctrl_0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|Mux12~2 (
// Equation(s):
// \jc_ctrl_0|Mux12~2_combout  = (\jc_ctrl_0|transaction_num [4] & (((\jc_ctrl_0|transaction_num [5]) # (!\jc_ctrl_0|Mux12~1_combout )))) # (!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux12~0_combout  & ((!\jc_ctrl_0|transaction_num [5]))))

	.dataa(\jc_ctrl_0|Mux12~0_combout ),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|Mux12~1_combout ),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux12~2 .lut_mask = 16'hCC2E;
defparam \jc_ctrl_0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|Mux12~4 (
// Equation(s):
// \jc_ctrl_0|Mux12~4_combout  = (\jc_ctrl_0|Mux12~2_combout ) # ((\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|Mux12~3_combout ))

	.dataa(\jc_ctrl_0|transaction_num [5]),
	.datab(\jc_ctrl_0|Mux12~3_combout ),
	.datac(gnd),
	.datad(\jc_ctrl_0|Mux12~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux12~4 .lut_mask = 16'hFF88;
defparam \jc_ctrl_0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux13~1 (
// Equation(s):
// \jc_ctrl_0|Mux13~1_combout  = (\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [0] & (!\jc_ctrl_0|transaction_num [3] & !\jc_ctrl_0|transaction_num [1]))) # (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [1] $ 
// (((\jc_ctrl_0|transaction_num [0]) # (\jc_ctrl_0|transaction_num [3])))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux13~1 .lut_mask = 16'h0156;
defparam \jc_ctrl_0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux13~0 (
// Equation(s):
// \jc_ctrl_0|Mux13~0_combout  = (\jc_ctrl_0|transaction_num [2] & (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [3]))) # (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [0]) # 
// (\jc_ctrl_0|transaction_num [3]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux13~0 .lut_mask = 16'h7420;
defparam \jc_ctrl_0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux13~2 (
// Equation(s):
// \jc_ctrl_0|Mux13~2_combout  = (\jc_ctrl_0|transaction_num [4] & (((\jc_ctrl_0|transaction_num [5])))) # (!\jc_ctrl_0|transaction_num [4] & ((\jc_ctrl_0|transaction_num [5] & (!\jc_ctrl_0|Mux13~1_combout )) # (!\jc_ctrl_0|transaction_num [5] & 
// ((\jc_ctrl_0|Mux13~0_combout )))))

	.dataa(\jc_ctrl_0|Mux13~1_combout ),
	.datab(\jc_ctrl_0|Mux13~0_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux13~2 .lut_mask = 16'hF50C;
defparam \jc_ctrl_0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|Mux13~3 (
// Equation(s):
// \jc_ctrl_0|Mux13~3_combout  = (\jc_ctrl_0|transaction_num [0] & (((\jc_ctrl_0|transaction_num [3]) # (\jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [1]) # 
// (!\jc_ctrl_0|transaction_num [3]))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [0]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux13~3 .lut_mask = 16'hEEC2;
defparam \jc_ctrl_0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux13~4 (
// Equation(s):
// \jc_ctrl_0|Mux13~4_combout  = (\jc_ctrl_0|Mux13~2_combout ) # ((\jc_ctrl_0|transaction_num [4] & !\jc_ctrl_0|Mux13~3_combout ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|Mux13~2_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux13~4 .lut_mask = 16'hCCFC;
defparam \jc_ctrl_0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N18
cycloneive_lcell_comb \jc_ctrl_0|Mux14~4 (
// Equation(s):
// \jc_ctrl_0|Mux14~4_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num [0])) # (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [0] & !\jc_ctrl_0|transaction_num [1])))) # 
// (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [3] $ (((\jc_ctrl_0|transaction_num [1])))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~4 .lut_mask = 16'h196C;
defparam \jc_ctrl_0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux14~0 (
// Equation(s):
// \jc_ctrl_0|Mux14~0_combout  = (\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [2])))) # (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [0] $ 
// (\jc_ctrl_0|transaction_num [2] $ (\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~0 .lut_mask = 16'hA926;
defparam \jc_ctrl_0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N14
cycloneive_lcell_comb \jc_ctrl_0|Mux14~1 (
// Equation(s):
// \jc_ctrl_0|Mux14~1_combout  = (!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|transaction_num [5]))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(gnd),
	.datac(\jc_ctrl_0|transaction_num [6]),
	.datad(\jc_ctrl_0|transaction_num [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~1 .lut_mask = 16'h0500;
defparam \jc_ctrl_0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux14~2 (
// Equation(s):
// \jc_ctrl_0|Mux14~2_combout  = (\jc_ctrl_0|transaction_num [1] & (((\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [0] $ (\jc_ctrl_0|transaction_num [3]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~2 .lut_mask = 16'hF0DE;
defparam \jc_ctrl_0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux14~3 (
// Equation(s):
// \jc_ctrl_0|Mux14~3_combout  = (\jc_ctrl_0|Mux14~0_combout  & ((\jc_ctrl_0|Mux1~3_combout ) # ((\jc_ctrl_0|Mux14~1_combout  & !\jc_ctrl_0|Mux14~2_combout )))) # (!\jc_ctrl_0|Mux14~0_combout  & (((\jc_ctrl_0|Mux14~1_combout  & !\jc_ctrl_0|Mux14~2_combout 
// ))))

	.dataa(\jc_ctrl_0|Mux14~0_combout ),
	.datab(\jc_ctrl_0|Mux1~3_combout ),
	.datac(\jc_ctrl_0|Mux14~1_combout ),
	.datad(\jc_ctrl_0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~3 .lut_mask = 16'h88F8;
defparam \jc_ctrl_0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux14~5 (
// Equation(s):
// \jc_ctrl_0|Mux14~5_combout  = (\jc_ctrl_0|Mux14~3_combout ) # ((!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux14~4_combout  & \jc_ctrl_0|Mux39~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux14~4_combout ),
	.datac(\jc_ctrl_0|Mux14~3_combout ),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux14~5 .lut_mask = 16'hF4F0;
defparam \jc_ctrl_0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux15~0 (
// Equation(s):
// \jc_ctrl_0|Mux15~0_combout  = (\jc_ctrl_0|transaction_num [0] & (!\jc_ctrl_0|transaction_num [2] & ((!\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [3] $ 
// (((\jc_ctrl_0|transaction_num [2]) # (\jc_ctrl_0|transaction_num [1])))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux15~0 .lut_mask = 16'h131E;
defparam \jc_ctrl_0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneive_lcell_comb \jc_ctrl_0|Mux15~1 (
// Equation(s):
// \jc_ctrl_0|Mux15~1_combout  = (!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux15~0_combout  $ (((\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [3])))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|Mux15~0_combout ),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux15~1 .lut_mask = 16'h0063;
defparam \jc_ctrl_0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux15~2 (
// Equation(s):
// \jc_ctrl_0|Mux15~2_combout  = (\jc_ctrl_0|Mux15~0_combout  & ((\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|Mux1~3_combout ))) # (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|Mux14~1_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|Mux14~1_combout ),
	.datac(\jc_ctrl_0|Mux1~3_combout ),
	.datad(\jc_ctrl_0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux15~2 .lut_mask = 16'hE400;
defparam \jc_ctrl_0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux15~3 (
// Equation(s):
// \jc_ctrl_0|Mux15~3_combout  = (\jc_ctrl_0|Mux15~2_combout ) # ((\jc_ctrl_0|Mux15~1_combout  & (\jc_ctrl_0|Mux39~2_combout  & \jc_ctrl_0|transaction_num [0])))

	.dataa(\jc_ctrl_0|Mux15~1_combout ),
	.datab(\jc_ctrl_0|Mux39~2_combout ),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux15~3 .lut_mask = 16'hFF80;
defparam \jc_ctrl_0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[0]~11 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[0]~11_combout  = (\jc_ctrl_0|Mux2~5_combout  & (\jc_ctrl_0|Mux15~3_combout  $ (VCC))) # (!\jc_ctrl_0|Mux2~5_combout  & (\jc_ctrl_0|Mux15~3_combout  & VCC))
// \jc_ctrl_0|ctrl_word[0]~12  = CARRY((\jc_ctrl_0|Mux2~5_combout  & \jc_ctrl_0|Mux15~3_combout ))

	.dataa(\jc_ctrl_0|Mux2~5_combout ),
	.datab(\jc_ctrl_0|Mux15~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jc_ctrl_0|ctrl_word[0]~11_combout ),
	.cout(\jc_ctrl_0|ctrl_word[0]~12 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[0]~11 .lut_mask = 16'h6688;
defparam \jc_ctrl_0|ctrl_word[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[1]~13 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[1]~13_combout  = (\jc_ctrl_0|Mux14~5_combout  & ((\jc_ctrl_0|Mux1~4_combout  & (\jc_ctrl_0|ctrl_word[0]~12  & VCC)) # (!\jc_ctrl_0|Mux1~4_combout  & (!\jc_ctrl_0|ctrl_word[0]~12 )))) # (!\jc_ctrl_0|Mux14~5_combout  & 
// ((\jc_ctrl_0|Mux1~4_combout  & (!\jc_ctrl_0|ctrl_word[0]~12 )) # (!\jc_ctrl_0|Mux1~4_combout  & ((\jc_ctrl_0|ctrl_word[0]~12 ) # (GND)))))
// \jc_ctrl_0|ctrl_word[1]~14  = CARRY((\jc_ctrl_0|Mux14~5_combout  & (!\jc_ctrl_0|Mux1~4_combout  & !\jc_ctrl_0|ctrl_word[0]~12 )) # (!\jc_ctrl_0|Mux14~5_combout  & ((!\jc_ctrl_0|ctrl_word[0]~12 ) # (!\jc_ctrl_0|Mux1~4_combout ))))

	.dataa(\jc_ctrl_0|Mux14~5_combout ),
	.datab(\jc_ctrl_0|Mux1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[0]~12 ),
	.combout(\jc_ctrl_0|ctrl_word[1]~13_combout ),
	.cout(\jc_ctrl_0|ctrl_word[1]~14 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[1]~13 .lut_mask = 16'h9617;
defparam \jc_ctrl_0|ctrl_word[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[2]~15 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[2]~15_combout  = (\jc_ctrl_0|ctrl_word[1]~14  & (!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux13~4_combout  & VCC))) # (!\jc_ctrl_0|ctrl_word[1]~14  & ((((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux13~4_combout )))))
// \jc_ctrl_0|ctrl_word[2]~16  = CARRY((!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux13~4_combout  & !\jc_ctrl_0|ctrl_word[1]~14 )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[1]~14 ),
	.combout(\jc_ctrl_0|ctrl_word[2]~15_combout ),
	.cout(\jc_ctrl_0|ctrl_word[2]~16 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[2]~15 .lut_mask = 16'h4B04;
defparam \jc_ctrl_0|ctrl_word[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[3]~17 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[3]~17_combout  = (\jc_ctrl_0|ctrl_word[2]~16  & ((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|Mux12~4_combout )))) # (!\jc_ctrl_0|ctrl_word[2]~16  & (((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux12~4_combout )) # (GND)))
// \jc_ctrl_0|ctrl_word[3]~18  = CARRY((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|ctrl_word[2]~16 ) # (!\jc_ctrl_0|Mux12~4_combout )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[2]~16 ),
	.combout(\jc_ctrl_0|ctrl_word[3]~17_combout ),
	.cout(\jc_ctrl_0|ctrl_word[3]~18 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[3]~17 .lut_mask = 16'hB4BF;
defparam \jc_ctrl_0|ctrl_word[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[4]~19 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[4]~19_combout  = (\jc_ctrl_0|ctrl_word[3]~18  & (!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux11~4_combout  & VCC))) # (!\jc_ctrl_0|ctrl_word[3]~18  & ((((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux11~4_combout )))))
// \jc_ctrl_0|ctrl_word[4]~20  = CARRY((!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux11~4_combout  & !\jc_ctrl_0|ctrl_word[3]~18 )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[3]~18 ),
	.combout(\jc_ctrl_0|ctrl_word[4]~19_combout ),
	.cout(\jc_ctrl_0|ctrl_word[4]~20 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[4]~19 .lut_mask = 16'h4B04;
defparam \jc_ctrl_0|ctrl_word[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[5]~21 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[5]~21_combout  = (\jc_ctrl_0|ctrl_word[4]~20  & ((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|Mux10~2_combout )))) # (!\jc_ctrl_0|ctrl_word[4]~20  & (((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux10~2_combout )) # (GND)))
// \jc_ctrl_0|ctrl_word[5]~22  = CARRY((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|ctrl_word[4]~20 ) # (!\jc_ctrl_0|Mux10~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[4]~20 ),
	.combout(\jc_ctrl_0|ctrl_word[5]~21_combout ),
	.cout(\jc_ctrl_0|ctrl_word[5]~22 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[5]~21 .lut_mask = 16'hB4BF;
defparam \jc_ctrl_0|ctrl_word[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[6]~23 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[6]~23_combout  = (\jc_ctrl_0|ctrl_word[5]~22  & (!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux9~3_combout  & VCC))) # (!\jc_ctrl_0|ctrl_word[5]~22  & ((((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux9~3_combout )))))
// \jc_ctrl_0|ctrl_word[6]~24  = CARRY((!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux9~3_combout  & !\jc_ctrl_0|ctrl_word[5]~22 )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[5]~22 ),
	.combout(\jc_ctrl_0|ctrl_word[6]~23_combout ),
	.cout(\jc_ctrl_0|ctrl_word[6]~24 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[6]~23 .lut_mask = 16'h4B04;
defparam \jc_ctrl_0|ctrl_word[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[7]~25 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[7]~25_combout  = (\jc_ctrl_0|ctrl_word[6]~24  & ((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|Mux8~4_combout )))) # (!\jc_ctrl_0|ctrl_word[6]~24  & (((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux8~4_combout )) # (GND)))
// \jc_ctrl_0|ctrl_word[7]~26  = CARRY((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|ctrl_word[6]~24 ) # (!\jc_ctrl_0|Mux8~4_combout )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[6]~24 ),
	.combout(\jc_ctrl_0|ctrl_word[7]~25_combout ),
	.cout(\jc_ctrl_0|ctrl_word[7]~26 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[7]~25 .lut_mask = 16'hB4BF;
defparam \jc_ctrl_0|ctrl_word[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[8]~27 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[8]~27_combout  = (\jc_ctrl_0|ctrl_word[7]~26  & (!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux7~3_combout  & VCC))) # (!\jc_ctrl_0|ctrl_word[7]~26  & ((((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux7~3_combout )))))
// \jc_ctrl_0|ctrl_word[8]~28  = CARRY((!\jc_ctrl_0|transaction_num [6] & (\jc_ctrl_0|Mux7~3_combout  & !\jc_ctrl_0|ctrl_word[7]~26 )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[7]~26 ),
	.combout(\jc_ctrl_0|ctrl_word[8]~27_combout ),
	.cout(\jc_ctrl_0|ctrl_word[8]~28 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[8]~27 .lut_mask = 16'h4B04;
defparam \jc_ctrl_0|ctrl_word[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[9]~29 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[9]~29_combout  = (\jc_ctrl_0|ctrl_word[8]~28  & ((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|Mux6~2_combout )))) # (!\jc_ctrl_0|ctrl_word[8]~28  & (((!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Mux6~2_combout )) # (GND)))
// \jc_ctrl_0|ctrl_word[9]~30  = CARRY((\jc_ctrl_0|transaction_num [6]) # ((!\jc_ctrl_0|ctrl_word[8]~28 ) # (!\jc_ctrl_0|Mux6~2_combout )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|Mux6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jc_ctrl_0|ctrl_word[8]~28 ),
	.combout(\jc_ctrl_0|ctrl_word[9]~29_combout ),
	.cout(\jc_ctrl_0|ctrl_word[9]~30 ));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[9]~29 .lut_mask = 16'hB4BF;
defparam \jc_ctrl_0|ctrl_word[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y36_N27
dffeas \jc_ctrl_0|ctrl_word[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[9]~29_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[9] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N11
dffeas \jc_ctrl_0|ctrl_word[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[1]~13_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|Mux46~0 (
// Equation(s):
// \jc_ctrl_0|Mux46~0_combout  = \jc_ctrl_0|transaction_num [4] $ (((\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [0])))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux46~0 .lut_mask = 16'h738C;
defparam \jc_ctrl_0|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N10
cycloneive_lcell_comb \jc_ctrl_0|Mux46~1 (
// Equation(s):
// \jc_ctrl_0|Mux46~1_combout  = (\jc_ctrl_0|transaction_num [3] & (((\jc_ctrl_0|transaction_num [4])) # (!\jc_ctrl_0|transaction_num [1]))) # (!\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|transaction_num [0]) # ((!\jc_ctrl_0|transaction_num [1] & 
// \jc_ctrl_0|transaction_num [4]))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux46~1 .lut_mask = 16'hDDF4;
defparam \jc_ctrl_0|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux46~2 (
// Equation(s):
// \jc_ctrl_0|Mux46~2_combout  = (\jc_ctrl_0|Mux39~2_combout  & ((\jc_ctrl_0|transaction_num [2] & ((!\jc_ctrl_0|Mux46~1_combout ))) # (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|Mux46~0_combout ))))

	.dataa(\jc_ctrl_0|transaction_num [2]),
	.datab(\jc_ctrl_0|Mux39~2_combout ),
	.datac(\jc_ctrl_0|Mux46~0_combout ),
	.datad(\jc_ctrl_0|Mux46~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux46~2 .lut_mask = 16'h40C8;
defparam \jc_ctrl_0|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[1]~23 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[1]~23_combout  = \jc_ctrl_0|data_byte_cnter [0] $ (((\jc_ctrl_0|Equal0~10_combout ) # (\jc_ctrl_0|total_data_leng [0])))

	.dataa(\jc_ctrl_0|data_byte_cnter [0]),
	.datab(gnd),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(\jc_ctrl_0|total_data_leng [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[1]~23 .lut_mask = 16'h555A;
defparam \jc_ctrl_0|spi_data_in[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~16 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~16_combout  = (\jc_ctrl_0|Equal0~10_combout  & ((\jc_ctrl_0|ctrl_word [1]) # ((\jc_ctrl_0|spi_data_in[1]~23_combout )))) # (!\jc_ctrl_0|Equal0~10_combout  & (((\jc_ctrl_0|Mux46~2_combout  & !\jc_ctrl_0|spi_data_in[1]~23_combout ))))

	.dataa(\jc_ctrl_0|Equal0~10_combout ),
	.datab(\jc_ctrl_0|ctrl_word [1]),
	.datac(\jc_ctrl_0|Mux46~2_combout ),
	.datad(\jc_ctrl_0|spi_data_in[1]~23_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~16 .lut_mask = 16'hAAD8;
defparam \jc_ctrl_0|spi_data_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~17 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~17_combout  = (\jc_ctrl_0|spi_data_in~16_combout  & (((\jc_ctrl_0|ctrl_word [9]) # (!\jc_ctrl_0|spi_data_in[1]~23_combout )))) # (!\jc_ctrl_0|spi_data_in~16_combout  & (\jc_ctrl_0|Mux38~2_combout  & 
// ((\jc_ctrl_0|spi_data_in[1]~23_combout ))))

	.dataa(\jc_ctrl_0|Mux38~2_combout ),
	.datab(\jc_ctrl_0|ctrl_word [9]),
	.datac(\jc_ctrl_0|spi_data_in~16_combout ),
	.datad(\jc_ctrl_0|spi_data_in[1]~23_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~17 .lut_mask = 16'hCAF0;
defparam \jc_ctrl_0|spi_data_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~18 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~18_combout  = (\jc_ctrl_0|spi_data_in~17_combout  & ((\jc_ctrl_0|Equal0~10_combout ) # ((\jc_ctrl_0|Add6~1_combout  & \jc_ctrl_0|Add6~2_combout ))))

	.dataa(\jc_ctrl_0|Add6~1_combout ),
	.datab(\jc_ctrl_0|Add6~2_combout ),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(\jc_ctrl_0|spi_data_in~17_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~18 .lut_mask = 16'hF800;
defparam \jc_ctrl_0|spi_data_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[7]~9 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[7]~9_combout  = (!\jc_ctrl_0|transaction_start~q  & (\jc_ctrl_0|spi_jc|STC|q~q  & \jc_ctrl_0|transaction_busy~0_combout ))

	.dataa(\jc_ctrl_0|transaction_start~q ),
	.datab(\jc_ctrl_0|spi_jc|STC|q~q ),
	.datac(gnd),
	.datad(\jc_ctrl_0|transaction_busy~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[7]~9 .lut_mask = 16'h4400;
defparam \jc_ctrl_0|spi_data_in[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N19
dffeas \jc_ctrl_0|spi_data_in[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in~18_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~7 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~7_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [1])

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_rst~q ),
	.datac(gnd),
	.datad(\jc_ctrl_0|spi_data_in [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~7 .lut_mask = 16'hCC00;
defparam \jc_ctrl_0|spi_jc|bufreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg[7]~1 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg[7]~1_combout  = (\jc_ctrl_0|spi_load~q ) # (!\jc_ctrl_0|spi_rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_load~q ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[7]~1 .lut_mask = 16'hFF0F;
defparam \jc_ctrl_0|spi_jc|bufreg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N7
dffeas \jc_ctrl_0|spi_jc|bufreg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Equal2~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Equal2~0_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [4] & !\jc_ctrl_0|spi_jc|SCK_cnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt [4]),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Equal2~0 .lut_mask = 16'h00F0;
defparam \jc_ctrl_0|spi_jc|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \int_dds_pll_sdo~input (
	.i(int_dds_pll_sdo),
	.ibar(gnd),
	.o(\int_dds_pll_sdo~input_o ));
// synopsys translate_off
defparam \int_dds_pll_sdo~input .bus_hold = "false";
defparam \int_dds_pll_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~9 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~9_combout  = (\jc_ctrl_0|spi_jc|Equal2~0_combout  & ((\jc_ctrl_0|spi_jc|Equal0~0_combout  & ((\int_dds_pll_sdo~input_o ))) # (!\jc_ctrl_0|spi_jc|Equal0~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [0])))) # 
// (!\jc_ctrl_0|spi_jc|Equal2~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [0]))

	.dataa(\jc_ctrl_0|spi_jc|Equal2~0_combout ),
	.datab(\jc_ctrl_0|spi_jc|shiftreg [0]),
	.datac(\int_dds_pll_sdo~input_o ),
	.datad(\jc_ctrl_0|spi_jc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~9 .lut_mask = 16'hE4CC;
defparam \jc_ctrl_0|spi_jc|shiftreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N25
dffeas \jc_ctrl_0|ctrl_word[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[8]~27_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[8] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N9
dffeas \jc_ctrl_0|ctrl_word[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[0]~11_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|Mux47~1 (
// Equation(s):
// \jc_ctrl_0|Mux47~1_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [3]) # ((\jc_ctrl_0|transaction_num [0] & !\jc_ctrl_0|transaction_num [1])))) # (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [3] & 
// (\jc_ctrl_0|transaction_num [0] $ (\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux47~1 .lut_mask = 16'hD0E8;
defparam \jc_ctrl_0|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux47~0 (
// Equation(s):
// \jc_ctrl_0|Mux47~0_combout  = (\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [2] $ (\jc_ctrl_0|transaction_num [3])))) # (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [3] & 
// ((!\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [2]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux47~0 .lut_mask = 16'h3850;
defparam \jc_ctrl_0|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux47~2 (
// Equation(s):
// \jc_ctrl_0|Mux47~2_combout  = (\jc_ctrl_0|Mux39~2_combout  & ((\jc_ctrl_0|transaction_num [4] & ((\jc_ctrl_0|Mux47~0_combout ))) # (!\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|Mux47~1_combout ))))

	.dataa(\jc_ctrl_0|Mux47~1_combout ),
	.datab(\jc_ctrl_0|Mux47~0_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux47~2 .lut_mask = 16'hC500;
defparam \jc_ctrl_0|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux39~3 (
// Equation(s):
// \jc_ctrl_0|Mux39~3_combout  = (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [4]) # (!\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux39~3 .lut_mask = 16'h4050;
defparam \jc_ctrl_0|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux39~4 (
// Equation(s):
// \jc_ctrl_0|Mux39~4_combout  = (!\jc_ctrl_0|transaction_num [6] & (!\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num [5] & \jc_ctrl_0|Mux39~3_combout )))

	.dataa(\jc_ctrl_0|transaction_num [6]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [5]),
	.datad(\jc_ctrl_0|Mux39~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux39~4 .lut_mask = 16'h0100;
defparam \jc_ctrl_0|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~19 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~19_combout  = (\jc_ctrl_0|Equal0~10_combout  & (((\jc_ctrl_0|spi_data_in[1]~23_combout )))) # (!\jc_ctrl_0|Equal0~10_combout  & ((\jc_ctrl_0|spi_data_in[1]~23_combout  & ((\jc_ctrl_0|Mux39~4_combout ))) # 
// (!\jc_ctrl_0|spi_data_in[1]~23_combout  & (\jc_ctrl_0|Mux47~2_combout ))))

	.dataa(\jc_ctrl_0|Mux47~2_combout ),
	.datab(\jc_ctrl_0|Mux39~4_combout ),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(\jc_ctrl_0|spi_data_in[1]~23_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~19 .lut_mask = 16'hFC0A;
defparam \jc_ctrl_0|spi_data_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~20 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~20_combout  = (\jc_ctrl_0|Equal0~10_combout  & ((\jc_ctrl_0|spi_data_in~19_combout  & (\jc_ctrl_0|ctrl_word [8])) # (!\jc_ctrl_0|spi_data_in~19_combout  & ((\jc_ctrl_0|ctrl_word [0]))))) # (!\jc_ctrl_0|Equal0~10_combout  & 
// (((\jc_ctrl_0|spi_data_in~19_combout ))))

	.dataa(\jc_ctrl_0|Equal0~10_combout ),
	.datab(\jc_ctrl_0|ctrl_word [8]),
	.datac(\jc_ctrl_0|ctrl_word [0]),
	.datad(\jc_ctrl_0|spi_data_in~19_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~20 .lut_mask = 16'hDDA0;
defparam \jc_ctrl_0|spi_data_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~21 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~21_combout  = (\jc_ctrl_0|spi_data_in~20_combout  & ((\jc_ctrl_0|Equal0~10_combout ) # ((\jc_ctrl_0|Add6~1_combout  & \jc_ctrl_0|Add6~2_combout ))))

	.dataa(\jc_ctrl_0|spi_data_in~20_combout ),
	.datab(\jc_ctrl_0|Add6~1_combout ),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(\jc_ctrl_0|Add6~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~21 .lut_mask = 16'hA8A0;
defparam \jc_ctrl_0|spi_data_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N21
dffeas \jc_ctrl_0|spi_data_in[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in~21_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~8 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~8_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [0])

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_rst~q ),
	.datac(\jc_ctrl_0|spi_data_in [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~8 .lut_mask = 16'hC0C0;
defparam \jc_ctrl_0|spi_jc|bufreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N9
dffeas \jc_ctrl_0|spi_jc|bufreg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~10 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~10_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [0]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg~9_combout )))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (\jc_ctrl_0|spi_jc|shiftreg~9_combout ))

	.dataa(\jc_ctrl_0|spi_jc|shiftreg~9_combout ),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datac(\jc_ctrl_0|spi_jc|bufreg [0]),
	.datad(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~10 .lut_mask = 16'hE2AA;
defparam \jc_ctrl_0|spi_jc|shiftreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N17
dffeas \jc_ctrl_0|spi_jc|shiftreg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[0] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~8 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~8_combout  = (\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (\jc_ctrl_0|spi_jc|bufreg [1])) # (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|shiftreg [0]))))) # 
// (!\jc_ctrl_0|spi_jc|comb~0_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [0]))))

	.dataa(\jc_ctrl_0|spi_jc|bufreg [1]),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datad(\jc_ctrl_0|spi_jc|shiftreg [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~8 .lut_mask = 16'hBF80;
defparam \jc_ctrl_0|spi_jc|shiftreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|Equal1~1 (
// Equation(s):
// \jc_ctrl_0|spi_jc|Equal1~1_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt [0] & (\jc_ctrl_0|spi_jc|Equal1~0_combout  & !\jc_ctrl_0|spi_jc|SCK_cnt [6]))

	.dataa(gnd),
	.datab(\jc_ctrl_0|spi_jc|SCK_cnt [0]),
	.datac(\jc_ctrl_0|spi_jc|Equal1~0_combout ),
	.datad(\jc_ctrl_0|spi_jc|SCK_cnt [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|Equal1~1 .lut_mask = 16'h00C0;
defparam \jc_ctrl_0|spi_jc|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg[4]~1 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg[4]~1_combout  = ((\jc_ctrl_0|spi_jc|Equal1~1_combout ) # ((\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & \jc_ctrl_0|spi_jc|comb~0_combout ))) # (!\jc_ctrl_0|spi_rst~q )

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_jc|Equal1~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[4]~1 .lut_mask = 16'hFF8F;
defparam \jc_ctrl_0|spi_jc|shiftreg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N29
dffeas \jc_ctrl_0|spi_jc|shiftreg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[1] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N13
dffeas \jc_ctrl_0|ctrl_word[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[2]~15_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|Add6~3 (
// Equation(s):
// \jc_ctrl_0|Add6~3_combout  = \jc_ctrl_0|data_byte_cnter [0] $ (\jc_ctrl_0|total_data_leng [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|data_byte_cnter [0]),
	.datad(\jc_ctrl_0|total_data_leng [0]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Add6~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Add6~3 .lut_mask = 16'h0FF0;
defparam \jc_ctrl_0|Add6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|Mux45~0 (
// Equation(s):
// \jc_ctrl_0|Mux45~0_combout  = (\jc_ctrl_0|transaction_num [3] & (!\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|transaction_num [4] $ (!\jc_ctrl_0|transaction_num [0])))) # (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [2] & 
// (\jc_ctrl_0|transaction_num [4] $ (!\jc_ctrl_0|transaction_num [0]))))

	.dataa(\jc_ctrl_0|transaction_num [3]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux45~0 .lut_mask = 16'h4182;
defparam \jc_ctrl_0|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux53~0 (
// Equation(s):
// \jc_ctrl_0|Mux53~0_combout  = (\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|Mux45~0_combout ) # ((\jc_ctrl_0|Mux49~2_combout  & \jc_ctrl_0|transaction_num [2])))) # (!\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|Mux49~2_combout  & 
// ((\jc_ctrl_0|transaction_num [2]))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|Mux49~2_combout ),
	.datac(\jc_ctrl_0|Mux45~0_combout ),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux53~0 .lut_mask = 16'hECA0;
defparam \jc_ctrl_0|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~22 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~22_combout  = (!\jc_ctrl_0|transaction_num [5] & (!\jc_ctrl_0|transaction_num [6] & \jc_ctrl_0|Add6~1_combout ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|transaction_num [6]),
	.datad(\jc_ctrl_0|Add6~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~22 .lut_mask = 16'h0300;
defparam \jc_ctrl_0|spi_data_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux53~1 (
// Equation(s):
// \jc_ctrl_0|Mux53~1_combout  = (!\jc_ctrl_0|Add6~3_combout  & (\jc_ctrl_0|Mux53~0_combout  & (\jc_ctrl_0|spi_data_in~22_combout  & \jc_ctrl_0|Add6~2_combout )))

	.dataa(\jc_ctrl_0|Add6~3_combout ),
	.datab(\jc_ctrl_0|Mux53~0_combout ),
	.datac(\jc_ctrl_0|spi_data_in~22_combout ),
	.datad(\jc_ctrl_0|Add6~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux53~1 .lut_mask = 16'h4000;
defparam \jc_ctrl_0|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|Equal1~0 (
// Equation(s):
// \jc_ctrl_0|Equal1~0_combout  = (\jc_ctrl_0|data_byte_cnter [0] & \jc_ctrl_0|Equal0~10_combout )

	.dataa(\jc_ctrl_0|data_byte_cnter [0]),
	.datab(gnd),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal1~0 .lut_mask = 16'hA0A0;
defparam \jc_ctrl_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[2]~3 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[2]~3_combout  = (\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|ctrl_word [2])) # (!\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|Mux53~1_combout )))

	.dataa(\jc_ctrl_0|ctrl_word [2]),
	.datab(\jc_ctrl_0|Mux53~1_combout ),
	.datac(gnd),
	.datad(\jc_ctrl_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[2]~3 .lut_mask = 16'hAACC;
defparam \jc_ctrl_0|spi_data_in[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[10]~31 (
// Equation(s):
// \jc_ctrl_0|ctrl_word[10]~31_combout  = !\jc_ctrl_0|ctrl_word[9]~30 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jc_ctrl_0|ctrl_word[9]~30 ),
	.combout(\jc_ctrl_0|ctrl_word[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[10]~31 .lut_mask = 16'h0F0F;
defparam \jc_ctrl_0|ctrl_word[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y36_N29
dffeas \jc_ctrl_0|ctrl_word[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[10]~31_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[10] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|Equal0~11 (
// Equation(s):
// \jc_ctrl_0|Equal0~11_combout  = (!\jc_ctrl_0|data_byte_cnter [0] & \jc_ctrl_0|Equal0~10_combout )

	.dataa(\jc_ctrl_0|data_byte_cnter [0]),
	.datab(gnd),
	.datac(\jc_ctrl_0|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Equal0~11 .lut_mask = 16'h5050;
defparam \jc_ctrl_0|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N15
dffeas \jc_ctrl_0|spi_data_in[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in[2]~3_combout ),
	.asdata(\jc_ctrl_0|ctrl_word [10]),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|Equal0~11_combout ),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~6 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~6_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~6 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N13
dffeas \jc_ctrl_0|spi_jc|bufreg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~7 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~7_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [2]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [1])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (\jc_ctrl_0|spi_jc|shiftreg [1]))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|shiftreg [1]),
	.datac(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datad(\jc_ctrl_0|spi_jc|bufreg [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~7 .lut_mask = 16'hEC4C;
defparam \jc_ctrl_0|spi_jc|shiftreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N23
dffeas \jc_ctrl_0|spi_jc|shiftreg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[2] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N15
dffeas \jc_ctrl_0|ctrl_word[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[3]~17_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux44~0 (
// Equation(s):
// \jc_ctrl_0|Mux44~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [1])) # (!\jc_ctrl_0|transaction_num [0] & ((!\jc_ctrl_0|transaction_num [4])))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux44~0 .lut_mask = 16'hA300;
defparam \jc_ctrl_0|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux50~0 (
// Equation(s):
// \jc_ctrl_0|Mux50~0_combout  = (\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [4] & (!\jc_ctrl_0|transaction_num [2] & \jc_ctrl_0|transaction_num [1])))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux50~0 .lut_mask = 16'h0800;
defparam \jc_ctrl_0|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~13 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~13_combout  = (\jc_ctrl_0|spi_data_in~22_combout  & ((\jc_ctrl_0|transaction_num [3] & ((\jc_ctrl_0|Mux50~0_combout ))) # (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|Mux44~0_combout ))))

	.dataa(\jc_ctrl_0|Mux44~0_combout ),
	.datab(\jc_ctrl_0|Mux50~0_combout ),
	.datac(\jc_ctrl_0|spi_data_in~22_combout ),
	.datad(\jc_ctrl_0|transaction_num [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~13 .lut_mask = 16'hC0A0;
defparam \jc_ctrl_0|spi_data_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N14
cycloneive_lcell_comb \jc_ctrl_0|Mux49~3 (
// Equation(s):
// \jc_ctrl_0|Mux49~3_combout  = (!\jc_ctrl_0|Add6~1_combout  & (\jc_ctrl_0|transaction_num [2] & (\jc_ctrl_0|Mux49~2_combout  & \jc_ctrl_0|Mux39~2_combout )))

	.dataa(\jc_ctrl_0|Add6~1_combout ),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|Mux49~2_combout ),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~3 .lut_mask = 16'h4000;
defparam \jc_ctrl_0|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~14 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~14_combout  = (!\jc_ctrl_0|Add6~3_combout  & (\jc_ctrl_0|Add6~2_combout  & ((\jc_ctrl_0|spi_data_in~13_combout ) # (\jc_ctrl_0|Mux49~3_combout ))))

	.dataa(\jc_ctrl_0|spi_data_in~13_combout ),
	.datab(\jc_ctrl_0|Mux49~3_combout ),
	.datac(\jc_ctrl_0|Add6~3_combout ),
	.datad(\jc_ctrl_0|Add6~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~14 .lut_mask = 16'h0E00;
defparam \jc_ctrl_0|spi_data_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~15 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~15_combout  = (!\jc_ctrl_0|Equal0~11_combout  & ((\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|ctrl_word [3])) # (!\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|spi_data_in~14_combout )))))

	.dataa(\jc_ctrl_0|ctrl_word [3]),
	.datab(\jc_ctrl_0|Equal0~11_combout ),
	.datac(\jc_ctrl_0|spi_data_in~14_combout ),
	.datad(\jc_ctrl_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~15 .lut_mask = 16'h2230;
defparam \jc_ctrl_0|spi_data_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N9
dffeas \jc_ctrl_0|spi_data_in[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in~15_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~5 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~5_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~5 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N11
dffeas \jc_ctrl_0|spi_jc|bufreg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N8
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~6 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~6_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [3]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [2])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [2]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|shiftreg [2]),
	.datad(\jc_ctrl_0|spi_jc|bufreg [3]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~6 .lut_mask = 16'hF870;
defparam \jc_ctrl_0|spi_jc|shiftreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N9
dffeas \jc_ctrl_0|spi_jc|shiftreg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[3] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux35~0 (
// Equation(s):
// \jc_ctrl_0|Mux35~0_combout  = (\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [1] & (!\jc_ctrl_0|transaction_num [4] & \jc_ctrl_0|transaction_num [2]))) # (!\jc_ctrl_0|transaction_num [3] & (((\jc_ctrl_0|transaction_num [4] & 
// !\jc_ctrl_0|transaction_num [2]))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux35~0 .lut_mask = 16'h0830;
defparam \jc_ctrl_0|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux43~0 (
// Equation(s):
// \jc_ctrl_0|Mux43~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [1] & (!\jc_ctrl_0|transaction_num [4] & !\jc_ctrl_0|transaction_num [0])) # (!\jc_ctrl_0|transaction_num [1] & ((!\jc_ctrl_0|transaction_num [0]) # 
// (!\jc_ctrl_0|transaction_num [4])))))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [4]),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|transaction_num [2]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux43~0 .lut_mask = 16'h1700;
defparam \jc_ctrl_0|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~10 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~10_combout  = (\jc_ctrl_0|Add6~3_combout  & (\jc_ctrl_0|Mux35~0_combout )) # (!\jc_ctrl_0|Add6~3_combout  & (((!\jc_ctrl_0|transaction_num [3] & \jc_ctrl_0|Mux43~0_combout ))))

	.dataa(\jc_ctrl_0|Mux35~0_combout ),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|Add6~3_combout ),
	.datad(\jc_ctrl_0|Mux43~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~10 .lut_mask = 16'hA3A0;
defparam \jc_ctrl_0|spi_data_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N12
cycloneive_lcell_comb \jc_ctrl_0|Mux49~7 (
// Equation(s):
// \jc_ctrl_0|Mux49~7_combout  = ((!\jc_ctrl_0|Add6~1_combout  & (\jc_ctrl_0|total_data_leng [0] $ (\jc_ctrl_0|data_byte_cnter [0])))) # (!\jc_ctrl_0|Add6~2_combout )

	.dataa(\jc_ctrl_0|total_data_leng [0]),
	.datab(\jc_ctrl_0|Add6~2_combout ),
	.datac(\jc_ctrl_0|data_byte_cnter [0]),
	.datad(\jc_ctrl_0|Add6~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~7 .lut_mask = 16'h337B;
defparam \jc_ctrl_0|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N10
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~11 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~11_combout  = (!\jc_ctrl_0|Mux49~7_combout  & ((\jc_ctrl_0|Mux49~3_combout ) # ((\jc_ctrl_0|spi_data_in~10_combout  & \jc_ctrl_0|spi_data_in~22_combout ))))

	.dataa(\jc_ctrl_0|spi_data_in~10_combout ),
	.datab(\jc_ctrl_0|spi_data_in~22_combout ),
	.datac(\jc_ctrl_0|Mux49~3_combout ),
	.datad(\jc_ctrl_0|Mux49~7_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~11 .lut_mask = 16'h00F8;
defparam \jc_ctrl_0|spi_data_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N17
dffeas \jc_ctrl_0|ctrl_word[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[4]~19_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in~12 (
// Equation(s):
// \jc_ctrl_0|spi_data_in~12_combout  = (!\jc_ctrl_0|Equal0~11_combout  & ((\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|ctrl_word [4]))) # (!\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|spi_data_in~11_combout ))))

	.dataa(\jc_ctrl_0|spi_data_in~11_combout ),
	.datab(\jc_ctrl_0|Equal0~11_combout ),
	.datac(\jc_ctrl_0|ctrl_word [4]),
	.datad(\jc_ctrl_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in~12 .lut_mask = 16'h3022;
defparam \jc_ctrl_0|spi_data_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N29
dffeas \jc_ctrl_0|spi_data_in[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in~12_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~4 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~4_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~4 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N1
dffeas \jc_ctrl_0|spi_jc|bufreg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~5 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~5_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [4]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [3])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [3]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|shiftreg [3]),
	.datad(\jc_ctrl_0|spi_jc|bufreg [4]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~5 .lut_mask = 16'hF870;
defparam \jc_ctrl_0|spi_jc|shiftreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N31
dffeas \jc_ctrl_0|spi_jc|shiftreg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[4] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux42~0 (
// Equation(s):
// \jc_ctrl_0|Mux42~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|transaction_num [3] & !\jc_ctrl_0|transaction_num [1])) # (!\jc_ctrl_0|transaction_num [0] & (!\jc_ctrl_0|transaction_num [3]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux42~0 .lut_mask = 16'h1090;
defparam \jc_ctrl_0|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux50~1 (
// Equation(s):
// \jc_ctrl_0|Mux50~1_combout  = (\jc_ctrl_0|Mux42~0_combout  & (((!\jc_ctrl_0|transaction_num [3] & \jc_ctrl_0|Mux50~0_combout )) # (!\jc_ctrl_0|transaction_num [4]))) # (!\jc_ctrl_0|Mux42~0_combout  & (!\jc_ctrl_0|transaction_num [3] & 
// ((\jc_ctrl_0|Mux50~0_combout ))))

	.dataa(\jc_ctrl_0|Mux42~0_combout ),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux50~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux50~1 .lut_mask = 16'h3B0A;
defparam \jc_ctrl_0|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux50~2 (
// Equation(s):
// \jc_ctrl_0|Mux50~2_combout  = (\jc_ctrl_0|Mux50~1_combout  & (\jc_ctrl_0|Add6~2_combout  & (!\jc_ctrl_0|Add6~3_combout  & \jc_ctrl_0|spi_data_in~22_combout )))

	.dataa(\jc_ctrl_0|Mux50~1_combout ),
	.datab(\jc_ctrl_0|Add6~2_combout ),
	.datac(\jc_ctrl_0|Add6~3_combout ),
	.datad(\jc_ctrl_0|spi_data_in~22_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux50~2 .lut_mask = 16'h0800;
defparam \jc_ctrl_0|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|Mux50~3 (
// Equation(s):
// \jc_ctrl_0|Mux50~3_combout  = (\jc_ctrl_0|Mux50~2_combout ) # ((\jc_ctrl_0|Add6~2_combout  & (!\jc_ctrl_0|Add6~3_combout  & \jc_ctrl_0|Mux49~3_combout )))

	.dataa(\jc_ctrl_0|Add6~2_combout ),
	.datab(\jc_ctrl_0|Add6~3_combout ),
	.datac(\jc_ctrl_0|Mux49~3_combout ),
	.datad(\jc_ctrl_0|Mux50~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux50~3 .lut_mask = 16'hFF20;
defparam \jc_ctrl_0|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N19
dffeas \jc_ctrl_0|ctrl_word[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[5]~21_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N20
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[5]~2 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[5]~2_combout  = (\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|ctrl_word [5]))) # (!\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|Mux50~3_combout ))

	.dataa(\jc_ctrl_0|Mux50~3_combout ),
	.datab(\jc_ctrl_0|ctrl_word [5]),
	.datac(gnd),
	.datad(\jc_ctrl_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[5]~2 .lut_mask = 16'hCCAA;
defparam \jc_ctrl_0|spi_data_in[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|ctrl_word[13]~feeder (
// Equation(s):
// \jc_ctrl_0|ctrl_word[13]~feeder_combout  = \jc_ctrl_0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|ctrl_word[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[13]~feeder .lut_mask = 16'hF0F0;
defparam \jc_ctrl_0|ctrl_word[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N7
dffeas \jc_ctrl_0|ctrl_word[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[13] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N21
dffeas \jc_ctrl_0|spi_data_in[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in[5]~2_combout ),
	.asdata(\jc_ctrl_0|ctrl_word [13]),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|Equal0~11_combout ),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N2
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~3 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~3_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~3 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N3
dffeas \jc_ctrl_0|spi_jc|bufreg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~4 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~4_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [5]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [4])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [4]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|shiftreg [4]),
	.datad(\jc_ctrl_0|spi_jc|bufreg [5]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~4 .lut_mask = 16'hF870;
defparam \jc_ctrl_0|spi_jc|shiftreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N5
dffeas \jc_ctrl_0|spi_jc|shiftreg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[5] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N21
dffeas \jc_ctrl_0|ctrl_word[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[6]~23_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux49~4 (
// Equation(s):
// \jc_ctrl_0|Mux49~4_combout  = (!\jc_ctrl_0|transaction_num [0] & (\jc_ctrl_0|Add6~1_combout  & (!\jc_ctrl_0|transaction_num [3] & !\jc_ctrl_0|Add6~3_combout )))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|Add6~1_combout ),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|Add6~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~4 .lut_mask = 16'h0004;
defparam \jc_ctrl_0|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux49~5 (
// Equation(s):
// \jc_ctrl_0|Mux49~5_combout  = (\jc_ctrl_0|Mux49~3_combout ) # ((\jc_ctrl_0|Mux49~4_combout  & \jc_ctrl_0|Mux38~0_combout ))

	.dataa(gnd),
	.datab(\jc_ctrl_0|Mux49~3_combout ),
	.datac(\jc_ctrl_0|Mux49~4_combout ),
	.datad(\jc_ctrl_0|Mux38~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~5 .lut_mask = 16'hFCCC;
defparam \jc_ctrl_0|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N0
cycloneive_lcell_comb \jc_ctrl_0|Mux48~1 (
// Equation(s):
// \jc_ctrl_0|Mux48~1_combout  = (!\jc_ctrl_0|transaction_num [1] & (!\jc_ctrl_0|transaction_num [3] & (\jc_ctrl_0|transaction_num [2] & \jc_ctrl_0|Add6~3_combout )))

	.dataa(\jc_ctrl_0|transaction_num [1]),
	.datab(\jc_ctrl_0|transaction_num [3]),
	.datac(\jc_ctrl_0|transaction_num [2]),
	.datad(\jc_ctrl_0|Add6~3_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux48~1 .lut_mask = 16'h1000;
defparam \jc_ctrl_0|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N22
cycloneive_lcell_comb \jc_ctrl_0|Mux48~2 (
// Equation(s):
// \jc_ctrl_0|Mux48~2_combout  = (!\jc_ctrl_0|transaction_num [4] & (\jc_ctrl_0|Mux39~2_combout  & (\jc_ctrl_0|transaction_num [0] & \jc_ctrl_0|Mux48~1_combout )))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|Mux39~2_combout ),
	.datac(\jc_ctrl_0|transaction_num [0]),
	.datad(\jc_ctrl_0|Mux48~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux48~2 .lut_mask = 16'h4000;
defparam \jc_ctrl_0|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|Mux49~6 (
// Equation(s):
// \jc_ctrl_0|Mux49~6_combout  = (!\jc_ctrl_0|Mux49~7_combout  & ((\jc_ctrl_0|Mux49~5_combout ) # ((\jc_ctrl_0|Mux48~2_combout  & \jc_ctrl_0|Add6~1_combout ))))

	.dataa(\jc_ctrl_0|Mux49~7_combout ),
	.datab(\jc_ctrl_0|Mux49~5_combout ),
	.datac(\jc_ctrl_0|Mux48~2_combout ),
	.datad(\jc_ctrl_0|Add6~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux49~6 .lut_mask = 16'h5444;
defparam \jc_ctrl_0|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[6]~1 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[6]~1_combout  = (\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|ctrl_word [6])) # (!\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|Mux49~6_combout )))

	.dataa(\jc_ctrl_0|Equal1~0_combout ),
	.datab(\jc_ctrl_0|ctrl_word [6]),
	.datac(gnd),
	.datad(\jc_ctrl_0|Mux49~6_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[6]~1 .lut_mask = 16'hDD88;
defparam \jc_ctrl_0|spi_data_in[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N27
dffeas \jc_ctrl_0|ctrl_word[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[14] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N19
dffeas \jc_ctrl_0|spi_data_in[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in[6]~1_combout ),
	.asdata(\jc_ctrl_0|ctrl_word [14]),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|Equal0~11_combout ),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N16
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~2 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~2_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~2 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N17
dffeas \jc_ctrl_0|spi_jc|bufreg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~3 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~3_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [6]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [5])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [5]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|shiftreg [5]),
	.datad(\jc_ctrl_0|spi_jc|bufreg [6]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~3 .lut_mask = 16'hF870;
defparam \jc_ctrl_0|spi_jc|shiftreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N27
dffeas \jc_ctrl_0|spi_jc|shiftreg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[6] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N6
cycloneive_lcell_comb \jc_ctrl_0|Mux40~0 (
// Equation(s):
// \jc_ctrl_0|Mux40~0_combout  = (\jc_ctrl_0|transaction_num [3]) # ((\jc_ctrl_0|transaction_num [0] & ((!\jc_ctrl_0|transaction_num [1]) # (!\jc_ctrl_0|transaction_num [2]))) # (!\jc_ctrl_0|transaction_num [0] & ((\jc_ctrl_0|transaction_num [2]) # 
// (\jc_ctrl_0|transaction_num [1]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux40~0 .lut_mask = 16'hF7FE;
defparam \jc_ctrl_0|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N28
cycloneive_lcell_comb \jc_ctrl_0|Mux48~0 (
// Equation(s):
// \jc_ctrl_0|Mux48~0_combout  = (!\jc_ctrl_0|Mux40~0_combout  & (!\jc_ctrl_0|Add6~3_combout  & (!\jc_ctrl_0|transaction_num [4] & \jc_ctrl_0|Mux39~2_combout )))

	.dataa(\jc_ctrl_0|Mux40~0_combout ),
	.datab(\jc_ctrl_0|Add6~3_combout ),
	.datac(\jc_ctrl_0|transaction_num [4]),
	.datad(\jc_ctrl_0|Mux39~2_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux48~0 .lut_mask = 16'h0100;
defparam \jc_ctrl_0|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|Mux48~3 (
// Equation(s):
// \jc_ctrl_0|Mux48~3_combout  = (\jc_ctrl_0|Add6~2_combout  & (\jc_ctrl_0|Add6~1_combout  & ((\jc_ctrl_0|Mux48~0_combout ) # (\jc_ctrl_0|Mux48~2_combout ))))

	.dataa(\jc_ctrl_0|Mux48~0_combout ),
	.datab(\jc_ctrl_0|Add6~2_combout ),
	.datac(\jc_ctrl_0|Mux48~2_combout ),
	.datad(\jc_ctrl_0|Add6~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux48~3 .lut_mask = 16'hC800;
defparam \jc_ctrl_0|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y36_N23
dffeas \jc_ctrl_0|ctrl_word[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|ctrl_word[7]~25_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|spi_data_in[7]~0 (
// Equation(s):
// \jc_ctrl_0|spi_data_in[7]~0_combout  = (\jc_ctrl_0|Equal1~0_combout  & ((\jc_ctrl_0|ctrl_word [7]))) # (!\jc_ctrl_0|Equal1~0_combout  & (\jc_ctrl_0|Mux48~3_combout ))

	.dataa(\jc_ctrl_0|Mux48~3_combout ),
	.datab(\jc_ctrl_0|ctrl_word [7]),
	.datac(gnd),
	.datad(\jc_ctrl_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_data_in[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[7]~0 .lut_mask = 16'hCCAA;
defparam \jc_ctrl_0|spi_data_in[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N26
cycloneive_lcell_comb \jc_ctrl_0|Mux0~0 (
// Equation(s):
// \jc_ctrl_0|Mux0~0_combout  = (\jc_ctrl_0|transaction_num [2] & ((\jc_ctrl_0|transaction_num [1] & ((\jc_ctrl_0|transaction_num [3]))) # (!\jc_ctrl_0|transaction_num [1] & (\jc_ctrl_0|transaction_num [0]))))

	.dataa(\jc_ctrl_0|transaction_num [0]),
	.datab(\jc_ctrl_0|transaction_num [2]),
	.datac(\jc_ctrl_0|transaction_num [3]),
	.datad(\jc_ctrl_0|transaction_num [1]),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux0~0 .lut_mask = 16'hC088;
defparam \jc_ctrl_0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N4
cycloneive_lcell_comb \jc_ctrl_0|Mux0~1 (
// Equation(s):
// \jc_ctrl_0|Mux0~1_combout  = (\jc_ctrl_0|transaction_num [5]) # ((\jc_ctrl_0|transaction_num [4] & \jc_ctrl_0|Mux0~0_combout ))

	.dataa(\jc_ctrl_0|transaction_num [4]),
	.datab(\jc_ctrl_0|transaction_num [5]),
	.datac(\jc_ctrl_0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|Mux0~1 .lut_mask = 16'hECEC;
defparam \jc_ctrl_0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N5
dffeas \jc_ctrl_0|ctrl_word[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|transaction_start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|ctrl_word [15]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|ctrl_word[15] .is_wysiwyg = "true";
defparam \jc_ctrl_0|ctrl_word[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N25
dffeas \jc_ctrl_0|spi_data_in[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_data_in[7]~0_combout ),
	.asdata(\jc_ctrl_0|ctrl_word [15]),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|Equal0~11_combout ),
	.ena(\jc_ctrl_0|spi_data_in[7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_data_in[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N18
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|bufreg~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|bufreg~0_combout  = (\jc_ctrl_0|spi_rst~q  & \jc_ctrl_0|spi_data_in [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_rst~q ),
	.datad(\jc_ctrl_0|spi_data_in [7]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|bufreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg~0 .lut_mask = 16'hF000;
defparam \jc_ctrl_0|spi_jc|bufreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N19
dffeas \jc_ctrl_0|spi_jc|bufreg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|bufreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|bufreg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|bufreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|bufreg[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|bufreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N24
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|shiftreg~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|shiftreg~0_combout  = (\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & ((\jc_ctrl_0|spi_jc|comb~0_combout  & ((\jc_ctrl_0|spi_jc|bufreg [7]))) # (!\jc_ctrl_0|spi_jc|comb~0_combout  & (\jc_ctrl_0|spi_jc|shiftreg [6])))) # 
// (!\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout  & (((\jc_ctrl_0|spi_jc|shiftreg [6]))))

	.dataa(\jc_ctrl_0|spi_jc|SCK_cnt[0]~1_combout ),
	.datab(\jc_ctrl_0|spi_jc|comb~0_combout ),
	.datac(\jc_ctrl_0|spi_jc|shiftreg [6]),
	.datad(\jc_ctrl_0|spi_jc|bufreg [7]),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|shiftreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg~0 .lut_mask = 16'hF870;
defparam \jc_ctrl_0|spi_jc|shiftreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N25
dffeas \jc_ctrl_0|spi_jc|shiftreg[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|shiftreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\jc_ctrl_0|spi_rst~q ),
	.sload(gnd),
	.ena(\jc_ctrl_0|spi_jc|shiftreg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|shiftreg[7] .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N30
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|MOSI~0 (
// Equation(s):
// \jc_ctrl_0|spi_jc|MOSI~0_combout  = (\jc_ctrl_0|spi_rst~q  & ((\jc_ctrl_0|spi_jc|Equal1~1_combout  & (\jc_ctrl_0|spi_jc|shiftreg [7])) # (!\jc_ctrl_0|spi_jc|Equal1~1_combout  & ((\jc_ctrl_0|spi_jc|MOSI~q ))))) # (!\jc_ctrl_0|spi_rst~q  & 
// (((\jc_ctrl_0|spi_jc|MOSI~q ))))

	.dataa(\jc_ctrl_0|spi_jc|shiftreg [7]),
	.datab(\jc_ctrl_0|spi_rst~q ),
	.datac(\jc_ctrl_0|spi_jc|MOSI~q ),
	.datad(\jc_ctrl_0|spi_jc|Equal1~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|MOSI~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|MOSI~0 .lut_mask = 16'hB8F0;
defparam \jc_ctrl_0|spi_jc|MOSI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N31
dffeas \jc_ctrl_0|spi_jc|MOSI (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|spi_jc|MOSI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|spi_jc|MOSI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|MOSI .is_wysiwyg = "true";
defparam \jc_ctrl_0|spi_jc|MOSI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N26
cycloneive_lcell_comb \jc_ctrl_0|int_dds_pll_cs~feeder (
// Equation(s):
// \jc_ctrl_0|int_dds_pll_cs~feeder_combout  = \jc_ctrl_0|spi_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_data_in[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|int_dds_pll_cs~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_cs~feeder .lut_mask = 16'hF0F0;
defparam \jc_ctrl_0|int_dds_pll_cs~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N27
dffeas \jc_ctrl_0|int_dds_pll_cs (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|int_dds_pll_cs~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|int_dds_pll_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_cs .is_wysiwyg = "true";
defparam \jc_ctrl_0|int_dds_pll_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cycloneive_lcell_comb \jc_ctrl_0|int_dds_pll_reset~0 (
// Equation(s):
// \jc_ctrl_0|int_dds_pll_reset~0_combout  = (!\jc_ctrl_0|reset_occured~q  & ((\jc_ctrl_0|reset_inactive_cnt [31]) # (\jc_ctrl_0|LessThan1~8_combout )))

	.dataa(\jc_ctrl_0|reset_occured~q ),
	.datab(gnd),
	.datac(\jc_ctrl_0|reset_inactive_cnt [31]),
	.datad(\jc_ctrl_0|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|int_dds_pll_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_reset~0 .lut_mask = 16'h5550;
defparam \jc_ctrl_0|int_dds_pll_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneive_lcell_comb \jc_ctrl_0|reset_occured~4 (
// Equation(s):
// \jc_ctrl_0|reset_occured~4_combout  = (\jc_ctrl_0|active~q  & !\jc_ctrl_0|LessThan0~9_combout )

	.dataa(gnd),
	.datab(\jc_ctrl_0|active~q ),
	.datac(gnd),
	.datad(\jc_ctrl_0|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|reset_occured~4_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|reset_occured~4 .lut_mask = 16'h00CC;
defparam \jc_ctrl_0|reset_occured~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N4
cycloneive_lcell_comb \jc_ctrl_0|int_dds_pll_reset~2 (
// Equation(s):
// \jc_ctrl_0|int_dds_pll_reset~2_combout  = (\jc_ctrl_0|int_dds_pll_reset~0_combout  & ((\jc_ctrl_0|reset_occured~4_combout ) # ((\jc_ctrl_0|int_dds_pll_reset~q  & \jc_ctrl_0|int_dds_pll_reset~1_combout )))) # (!\jc_ctrl_0|int_dds_pll_reset~0_combout  & 
// (((\jc_ctrl_0|int_dds_pll_reset~q  & \jc_ctrl_0|int_dds_pll_reset~1_combout ))))

	.dataa(\jc_ctrl_0|int_dds_pll_reset~0_combout ),
	.datab(\jc_ctrl_0|reset_occured~4_combout ),
	.datac(\jc_ctrl_0|int_dds_pll_reset~q ),
	.datad(\jc_ctrl_0|int_dds_pll_reset~1_combout ),
	.cin(gnd),
	.combout(\jc_ctrl_0|int_dds_pll_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_reset~2 .lut_mask = 16'hF888;
defparam \jc_ctrl_0|int_dds_pll_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y33_N5
dffeas \jc_ctrl_0|int_dds_pll_reset (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\jc_ctrl_0|int_dds_pll_reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jc_ctrl_0|always1~0_combout ),
	.ena(\startup_reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jc_ctrl_0|int_dds_pll_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_reset .is_wysiwyg = "true";
defparam \jc_ctrl_0|int_dds_pll_reset .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL3E0
cycloneive_clkctrl \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ));
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .clock_type = "external clock output";
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .ena_register_mode = "double register";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X3_Y53_N27
cycloneive_pseudo_diff_out \out_clk_100MHz~output_pseudo_diff (
	.i(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ),
	.o(\out_clk_100MHz~output_pseudo_diff_o ),
	.obar(\out_clk_100MHz~output_pseudo_diffoutn ));

// Location: LCCOMB_X10_Y49_N10
cycloneive_lcell_comb \led_processor_0|state[0]~feeder (
// Equation(s):
// \led_processor_0|state[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_processor_0|state[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|state[0]~feeder .lut_mask = 16'hFFFF;
defparam \led_processor_0|state[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y49_N11
dffeas \led_processor_0|state[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|state[0] .is_wysiwyg = "true";
defparam \led_processor_0|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N0
cycloneive_lcell_comb \led_processor_0|counter[0][0]~96 (
// Equation(s):
// \led_processor_0|counter[0][0]~96_combout  = \led_processor_0|counter[0][0]~q  $ (VCC)
// \led_processor_0|counter[0][0]~97  = CARRY(\led_processor_0|counter[0][0]~q )

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_processor_0|counter[0][0]~96_combout ),
	.cout(\led_processor_0|counter[0][0]~97 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][0]~96 .lut_mask = 16'h33CC;
defparam \led_processor_0|counter[0][0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N12
cycloneive_lcell_comb \led_processor_0|LessThan1~0 (
// Equation(s):
// \led_processor_0|LessThan1~0_combout  = (((!\led_processor_0|counter[0][19]~q  & !\led_processor_0|counter[0][18]~q )) # (!\led_processor_0|counter[0][20]~q )) # (!\led_processor_0|counter[0][21]~q )

	.dataa(\led_processor_0|counter[0][19]~q ),
	.datab(\led_processor_0|counter[0][21]~q ),
	.datac(\led_processor_0|counter[0][20]~q ),
	.datad(\led_processor_0|counter[0][18]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~0 .lut_mask = 16'h3F7F;
defparam \led_processor_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N4
cycloneive_lcell_comb \led_processor_0|LessThan1~2 (
// Equation(s):
// \led_processor_0|LessThan1~2_combout  = (((!\led_processor_0|counter[0][14]~q ) # (!\led_processor_0|counter[0][15]~q )) # (!\led_processor_0|counter[0][16]~q )) # (!\led_processor_0|counter[0][13]~q )

	.dataa(\led_processor_0|counter[0][13]~q ),
	.datab(\led_processor_0|counter[0][16]~q ),
	.datac(\led_processor_0|counter[0][15]~q ),
	.datad(\led_processor_0|counter[0][14]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \led_processor_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N22
cycloneive_lcell_comb \led_processor_0|LessThan1~3 (
// Equation(s):
// \led_processor_0|LessThan1~3_combout  = (!\led_processor_0|counter[0][8]~q  & (!\led_processor_0|counter[0][9]~q  & (!\led_processor_0|counter[0][10]~q  & !\led_processor_0|counter[0][11]~q )))

	.dataa(\led_processor_0|counter[0][8]~q ),
	.datab(\led_processor_0|counter[0][9]~q ),
	.datac(\led_processor_0|counter[0][10]~q ),
	.datad(\led_processor_0|counter[0][11]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~3 .lut_mask = 16'h0001;
defparam \led_processor_0|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N20
cycloneive_lcell_comb \led_processor_0|LessThan1~4 (
// Equation(s):
// \led_processor_0|LessThan1~4_combout  = (!\led_processor_0|counter[0][17]~q  & ((\led_processor_0|LessThan1~2_combout ) # ((\led_processor_0|LessThan1~3_combout  & !\led_processor_0|counter[0][12]~q ))))

	.dataa(\led_processor_0|counter[0][17]~q ),
	.datab(\led_processor_0|LessThan1~2_combout ),
	.datac(\led_processor_0|LessThan1~3_combout ),
	.datad(\led_processor_0|counter[0][12]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~4 .lut_mask = 16'h4454;
defparam \led_processor_0|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N26
cycloneive_lcell_comb \led_processor_0|LessThan1~1 (
// Equation(s):
// \led_processor_0|LessThan1~1_combout  = ((!\led_processor_0|counter[0][24]~q ) # (!\led_processor_0|counter[0][23]~q )) # (!\led_processor_0|counter[0][22]~q )

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][22]~q ),
	.datac(\led_processor_0|counter[0][23]~q ),
	.datad(\led_processor_0|counter[0][24]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~1 .lut_mask = 16'h3FFF;
defparam \led_processor_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N14
cycloneive_lcell_comb \led_processor_0|LessThan1~5 (
// Equation(s):
// \led_processor_0|LessThan1~5_combout  = (\led_processor_0|LessThan1~0_combout ) # ((\led_processor_0|LessThan1~1_combout ) # ((\led_processor_0|LessThan1~4_combout  & !\led_processor_0|counter[0][19]~q )))

	.dataa(\led_processor_0|LessThan1~0_combout ),
	.datab(\led_processor_0|LessThan1~4_combout ),
	.datac(\led_processor_0|LessThan1~1_combout ),
	.datad(\led_processor_0|counter[0][19]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~5 .lut_mask = 16'hFAFE;
defparam \led_processor_0|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N28
cycloneive_lcell_comb \led_processor_0|led_out~0 (
// Equation(s):
// \led_processor_0|led_out~0_combout  = (!\led_processor_0|counter[0][27]~q  & (!\led_processor_0|counter[0][28]~q  & (!\led_processor_0|counter[0][29]~q  & !\led_processor_0|counter[0][30]~q )))

	.dataa(\led_processor_0|counter[0][27]~q ),
	.datab(\led_processor_0|counter[0][28]~q ),
	.datac(\led_processor_0|counter[0][29]~q ),
	.datad(\led_processor_0|counter[0][30]~q ),
	.cin(gnd),
	.combout(\led_processor_0|led_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out~0 .lut_mask = 16'h0001;
defparam \led_processor_0|led_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N2
cycloneive_lcell_comb \led_processor_0|LessThan1~6 (
// Equation(s):
// \led_processor_0|LessThan1~6_combout  = (\led_processor_0|led_out~0_combout  & (((!\led_processor_0|counter[0][25]~q  & \led_processor_0|LessThan1~5_combout )) # (!\led_processor_0|counter[0][26]~q )))

	.dataa(\led_processor_0|counter[0][25]~q ),
	.datab(\led_processor_0|counter[0][26]~q ),
	.datac(\led_processor_0|LessThan1~5_combout ),
	.datad(\led_processor_0|led_out~0_combout ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan1~6 .lut_mask = 16'h7300;
defparam \led_processor_0|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N0
cycloneive_lcell_comb \led_processor_0|counter[0][0]~160 (
// Equation(s):
// \led_processor_0|counter[0][0]~160_combout  = ((!\led_processor_0|counter[0][31]~q  & !\led_processor_0|LessThan1~6_combout )) # (!\led_processor_0|state [0])

	.dataa(\led_processor_0|state [0]),
	.datab(\led_processor_0|counter[0][31]~q ),
	.datac(gnd),
	.datad(\led_processor_0|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\led_processor_0|counter[0][0]~160_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[0][0]~160 .lut_mask = 16'h5577;
defparam \led_processor_0|counter[0][0]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y50_N1
dffeas \led_processor_0|counter[0][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][0]~96_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][0] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N2
cycloneive_lcell_comb \led_processor_0|counter[0][1]~98 (
// Equation(s):
// \led_processor_0|counter[0][1]~98_combout  = (\led_processor_0|counter[0][1]~q  & (!\led_processor_0|counter[0][0]~97 )) # (!\led_processor_0|counter[0][1]~q  & ((\led_processor_0|counter[0][0]~97 ) # (GND)))
// \led_processor_0|counter[0][1]~99  = CARRY((!\led_processor_0|counter[0][0]~97 ) # (!\led_processor_0|counter[0][1]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][0]~97 ),
	.combout(\led_processor_0|counter[0][1]~98_combout ),
	.cout(\led_processor_0|counter[0][1]~99 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][1]~98 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][1]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N3
dffeas \led_processor_0|counter[0][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][1]~98_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][1] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N4
cycloneive_lcell_comb \led_processor_0|counter[0][2]~100 (
// Equation(s):
// \led_processor_0|counter[0][2]~100_combout  = (\led_processor_0|counter[0][2]~q  & (\led_processor_0|counter[0][1]~99  $ (GND))) # (!\led_processor_0|counter[0][2]~q  & (!\led_processor_0|counter[0][1]~99  & VCC))
// \led_processor_0|counter[0][2]~101  = CARRY((\led_processor_0|counter[0][2]~q  & !\led_processor_0|counter[0][1]~99 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][1]~99 ),
	.combout(\led_processor_0|counter[0][2]~100_combout ),
	.cout(\led_processor_0|counter[0][2]~101 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][2]~100 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][2]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N5
dffeas \led_processor_0|counter[0][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][2]~100_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][2] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N6
cycloneive_lcell_comb \led_processor_0|counter[0][3]~102 (
// Equation(s):
// \led_processor_0|counter[0][3]~102_combout  = (\led_processor_0|counter[0][3]~q  & (!\led_processor_0|counter[0][2]~101 )) # (!\led_processor_0|counter[0][3]~q  & ((\led_processor_0|counter[0][2]~101 ) # (GND)))
// \led_processor_0|counter[0][3]~103  = CARRY((!\led_processor_0|counter[0][2]~101 ) # (!\led_processor_0|counter[0][3]~q ))

	.dataa(\led_processor_0|counter[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][2]~101 ),
	.combout(\led_processor_0|counter[0][3]~102_combout ),
	.cout(\led_processor_0|counter[0][3]~103 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][3]~102 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][3]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N7
dffeas \led_processor_0|counter[0][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][3]~102_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][3] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N8
cycloneive_lcell_comb \led_processor_0|counter[0][4]~104 (
// Equation(s):
// \led_processor_0|counter[0][4]~104_combout  = (\led_processor_0|counter[0][4]~q  & (\led_processor_0|counter[0][3]~103  $ (GND))) # (!\led_processor_0|counter[0][4]~q  & (!\led_processor_0|counter[0][3]~103  & VCC))
// \led_processor_0|counter[0][4]~105  = CARRY((\led_processor_0|counter[0][4]~q  & !\led_processor_0|counter[0][3]~103 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][3]~103 ),
	.combout(\led_processor_0|counter[0][4]~104_combout ),
	.cout(\led_processor_0|counter[0][4]~105 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][4]~104 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][4]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N9
dffeas \led_processor_0|counter[0][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][4]~104_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][4] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N10
cycloneive_lcell_comb \led_processor_0|counter[0][5]~106 (
// Equation(s):
// \led_processor_0|counter[0][5]~106_combout  = (\led_processor_0|counter[0][5]~q  & (!\led_processor_0|counter[0][4]~105 )) # (!\led_processor_0|counter[0][5]~q  & ((\led_processor_0|counter[0][4]~105 ) # (GND)))
// \led_processor_0|counter[0][5]~107  = CARRY((!\led_processor_0|counter[0][4]~105 ) # (!\led_processor_0|counter[0][5]~q ))

	.dataa(\led_processor_0|counter[0][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][4]~105 ),
	.combout(\led_processor_0|counter[0][5]~106_combout ),
	.cout(\led_processor_0|counter[0][5]~107 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][5]~106 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][5]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N11
dffeas \led_processor_0|counter[0][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][5]~106_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][5] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N12
cycloneive_lcell_comb \led_processor_0|counter[0][6]~108 (
// Equation(s):
// \led_processor_0|counter[0][6]~108_combout  = (\led_processor_0|counter[0][6]~q  & (\led_processor_0|counter[0][5]~107  $ (GND))) # (!\led_processor_0|counter[0][6]~q  & (!\led_processor_0|counter[0][5]~107  & VCC))
// \led_processor_0|counter[0][6]~109  = CARRY((\led_processor_0|counter[0][6]~q  & !\led_processor_0|counter[0][5]~107 ))

	.dataa(\led_processor_0|counter[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][5]~107 ),
	.combout(\led_processor_0|counter[0][6]~108_combout ),
	.cout(\led_processor_0|counter[0][6]~109 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][6]~108 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[0][6]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N13
dffeas \led_processor_0|counter[0][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][6]~108_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][6] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N14
cycloneive_lcell_comb \led_processor_0|counter[0][7]~110 (
// Equation(s):
// \led_processor_0|counter[0][7]~110_combout  = (\led_processor_0|counter[0][7]~q  & (!\led_processor_0|counter[0][6]~109 )) # (!\led_processor_0|counter[0][7]~q  & ((\led_processor_0|counter[0][6]~109 ) # (GND)))
// \led_processor_0|counter[0][7]~111  = CARRY((!\led_processor_0|counter[0][6]~109 ) # (!\led_processor_0|counter[0][7]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][6]~109 ),
	.combout(\led_processor_0|counter[0][7]~110_combout ),
	.cout(\led_processor_0|counter[0][7]~111 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][7]~110 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][7]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N15
dffeas \led_processor_0|counter[0][7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][7]~110_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][7] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N16
cycloneive_lcell_comb \led_processor_0|counter[0][8]~112 (
// Equation(s):
// \led_processor_0|counter[0][8]~112_combout  = (\led_processor_0|counter[0][8]~q  & (\led_processor_0|counter[0][7]~111  $ (GND))) # (!\led_processor_0|counter[0][8]~q  & (!\led_processor_0|counter[0][7]~111  & VCC))
// \led_processor_0|counter[0][8]~113  = CARRY((\led_processor_0|counter[0][8]~q  & !\led_processor_0|counter[0][7]~111 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][7]~111 ),
	.combout(\led_processor_0|counter[0][8]~112_combout ),
	.cout(\led_processor_0|counter[0][8]~113 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][8]~112 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][8]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N17
dffeas \led_processor_0|counter[0][8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][8]~112_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][8] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N18
cycloneive_lcell_comb \led_processor_0|counter[0][9]~114 (
// Equation(s):
// \led_processor_0|counter[0][9]~114_combout  = (\led_processor_0|counter[0][9]~q  & (!\led_processor_0|counter[0][8]~113 )) # (!\led_processor_0|counter[0][9]~q  & ((\led_processor_0|counter[0][8]~113 ) # (GND)))
// \led_processor_0|counter[0][9]~115  = CARRY((!\led_processor_0|counter[0][8]~113 ) # (!\led_processor_0|counter[0][9]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][8]~113 ),
	.combout(\led_processor_0|counter[0][9]~114_combout ),
	.cout(\led_processor_0|counter[0][9]~115 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][9]~114 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][9]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N19
dffeas \led_processor_0|counter[0][9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][9]~114_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][9] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N20
cycloneive_lcell_comb \led_processor_0|counter[0][10]~116 (
// Equation(s):
// \led_processor_0|counter[0][10]~116_combout  = (\led_processor_0|counter[0][10]~q  & (\led_processor_0|counter[0][9]~115  $ (GND))) # (!\led_processor_0|counter[0][10]~q  & (!\led_processor_0|counter[0][9]~115  & VCC))
// \led_processor_0|counter[0][10]~117  = CARRY((\led_processor_0|counter[0][10]~q  & !\led_processor_0|counter[0][9]~115 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][9]~115 ),
	.combout(\led_processor_0|counter[0][10]~116_combout ),
	.cout(\led_processor_0|counter[0][10]~117 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][10]~116 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][10]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N21
dffeas \led_processor_0|counter[0][10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][10]~116_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][10] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N22
cycloneive_lcell_comb \led_processor_0|counter[0][11]~118 (
// Equation(s):
// \led_processor_0|counter[0][11]~118_combout  = (\led_processor_0|counter[0][11]~q  & (!\led_processor_0|counter[0][10]~117 )) # (!\led_processor_0|counter[0][11]~q  & ((\led_processor_0|counter[0][10]~117 ) # (GND)))
// \led_processor_0|counter[0][11]~119  = CARRY((!\led_processor_0|counter[0][10]~117 ) # (!\led_processor_0|counter[0][11]~q ))

	.dataa(\led_processor_0|counter[0][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][10]~117 ),
	.combout(\led_processor_0|counter[0][11]~118_combout ),
	.cout(\led_processor_0|counter[0][11]~119 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][11]~118 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][11]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N23
dffeas \led_processor_0|counter[0][11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][11]~118_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][11] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N24
cycloneive_lcell_comb \led_processor_0|counter[0][12]~120 (
// Equation(s):
// \led_processor_0|counter[0][12]~120_combout  = (\led_processor_0|counter[0][12]~q  & (\led_processor_0|counter[0][11]~119  $ (GND))) # (!\led_processor_0|counter[0][12]~q  & (!\led_processor_0|counter[0][11]~119  & VCC))
// \led_processor_0|counter[0][12]~121  = CARRY((\led_processor_0|counter[0][12]~q  & !\led_processor_0|counter[0][11]~119 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][11]~119 ),
	.combout(\led_processor_0|counter[0][12]~120_combout ),
	.cout(\led_processor_0|counter[0][12]~121 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][12]~120 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][12]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N25
dffeas \led_processor_0|counter[0][12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][12]~120_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][12] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N26
cycloneive_lcell_comb \led_processor_0|counter[0][13]~122 (
// Equation(s):
// \led_processor_0|counter[0][13]~122_combout  = (\led_processor_0|counter[0][13]~q  & (!\led_processor_0|counter[0][12]~121 )) # (!\led_processor_0|counter[0][13]~q  & ((\led_processor_0|counter[0][12]~121 ) # (GND)))
// \led_processor_0|counter[0][13]~123  = CARRY((!\led_processor_0|counter[0][12]~121 ) # (!\led_processor_0|counter[0][13]~q ))

	.dataa(\led_processor_0|counter[0][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][12]~121 ),
	.combout(\led_processor_0|counter[0][13]~122_combout ),
	.cout(\led_processor_0|counter[0][13]~123 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][13]~122 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][13]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N27
dffeas \led_processor_0|counter[0][13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][13]~122_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][13] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N28
cycloneive_lcell_comb \led_processor_0|counter[0][14]~124 (
// Equation(s):
// \led_processor_0|counter[0][14]~124_combout  = (\led_processor_0|counter[0][14]~q  & (\led_processor_0|counter[0][13]~123  $ (GND))) # (!\led_processor_0|counter[0][14]~q  & (!\led_processor_0|counter[0][13]~123  & VCC))
// \led_processor_0|counter[0][14]~125  = CARRY((\led_processor_0|counter[0][14]~q  & !\led_processor_0|counter[0][13]~123 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][13]~123 ),
	.combout(\led_processor_0|counter[0][14]~124_combout ),
	.cout(\led_processor_0|counter[0][14]~125 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][14]~124 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][14]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N29
dffeas \led_processor_0|counter[0][14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][14]~124_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][14] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y50_N30
cycloneive_lcell_comb \led_processor_0|counter[0][15]~126 (
// Equation(s):
// \led_processor_0|counter[0][15]~126_combout  = (\led_processor_0|counter[0][15]~q  & (!\led_processor_0|counter[0][14]~125 )) # (!\led_processor_0|counter[0][15]~q  & ((\led_processor_0|counter[0][14]~125 ) # (GND)))
// \led_processor_0|counter[0][15]~127  = CARRY((!\led_processor_0|counter[0][14]~125 ) # (!\led_processor_0|counter[0][15]~q ))

	.dataa(\led_processor_0|counter[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][14]~125 ),
	.combout(\led_processor_0|counter[0][15]~126_combout ),
	.cout(\led_processor_0|counter[0][15]~127 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][15]~126 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][15]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y50_N31
dffeas \led_processor_0|counter[0][15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][15]~126_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][15] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N0
cycloneive_lcell_comb \led_processor_0|counter[0][16]~128 (
// Equation(s):
// \led_processor_0|counter[0][16]~128_combout  = (\led_processor_0|counter[0][16]~q  & (\led_processor_0|counter[0][15]~127  $ (GND))) # (!\led_processor_0|counter[0][16]~q  & (!\led_processor_0|counter[0][15]~127  & VCC))
// \led_processor_0|counter[0][16]~129  = CARRY((\led_processor_0|counter[0][16]~q  & !\led_processor_0|counter[0][15]~127 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][15]~127 ),
	.combout(\led_processor_0|counter[0][16]~128_combout ),
	.cout(\led_processor_0|counter[0][16]~129 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][16]~128 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][16]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N1
dffeas \led_processor_0|counter[0][16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][16]~128_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][16] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N2
cycloneive_lcell_comb \led_processor_0|counter[0][17]~130 (
// Equation(s):
// \led_processor_0|counter[0][17]~130_combout  = (\led_processor_0|counter[0][17]~q  & (!\led_processor_0|counter[0][16]~129 )) # (!\led_processor_0|counter[0][17]~q  & ((\led_processor_0|counter[0][16]~129 ) # (GND)))
// \led_processor_0|counter[0][17]~131  = CARRY((!\led_processor_0|counter[0][16]~129 ) # (!\led_processor_0|counter[0][17]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][16]~129 ),
	.combout(\led_processor_0|counter[0][17]~130_combout ),
	.cout(\led_processor_0|counter[0][17]~131 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][17]~130 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][17]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N3
dffeas \led_processor_0|counter[0][17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][17]~130_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][17] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N4
cycloneive_lcell_comb \led_processor_0|counter[0][18]~132 (
// Equation(s):
// \led_processor_0|counter[0][18]~132_combout  = (\led_processor_0|counter[0][18]~q  & (\led_processor_0|counter[0][17]~131  $ (GND))) # (!\led_processor_0|counter[0][18]~q  & (!\led_processor_0|counter[0][17]~131  & VCC))
// \led_processor_0|counter[0][18]~133  = CARRY((\led_processor_0|counter[0][18]~q  & !\led_processor_0|counter[0][17]~131 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][17]~131 ),
	.combout(\led_processor_0|counter[0][18]~132_combout ),
	.cout(\led_processor_0|counter[0][18]~133 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][18]~132 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][18]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N5
dffeas \led_processor_0|counter[0][18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][18]~132_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][18] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N6
cycloneive_lcell_comb \led_processor_0|counter[0][19]~134 (
// Equation(s):
// \led_processor_0|counter[0][19]~134_combout  = (\led_processor_0|counter[0][19]~q  & (!\led_processor_0|counter[0][18]~133 )) # (!\led_processor_0|counter[0][19]~q  & ((\led_processor_0|counter[0][18]~133 ) # (GND)))
// \led_processor_0|counter[0][19]~135  = CARRY((!\led_processor_0|counter[0][18]~133 ) # (!\led_processor_0|counter[0][19]~q ))

	.dataa(\led_processor_0|counter[0][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][18]~133 ),
	.combout(\led_processor_0|counter[0][19]~134_combout ),
	.cout(\led_processor_0|counter[0][19]~135 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][19]~134 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][19]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N7
dffeas \led_processor_0|counter[0][19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][19]~134_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][19] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N8
cycloneive_lcell_comb \led_processor_0|counter[0][20]~136 (
// Equation(s):
// \led_processor_0|counter[0][20]~136_combout  = (\led_processor_0|counter[0][20]~q  & (\led_processor_0|counter[0][19]~135  $ (GND))) # (!\led_processor_0|counter[0][20]~q  & (!\led_processor_0|counter[0][19]~135  & VCC))
// \led_processor_0|counter[0][20]~137  = CARRY((\led_processor_0|counter[0][20]~q  & !\led_processor_0|counter[0][19]~135 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][19]~135 ),
	.combout(\led_processor_0|counter[0][20]~136_combout ),
	.cout(\led_processor_0|counter[0][20]~137 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][20]~136 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][20]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N9
dffeas \led_processor_0|counter[0][20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][20]~136_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][20] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N10
cycloneive_lcell_comb \led_processor_0|counter[0][21]~138 (
// Equation(s):
// \led_processor_0|counter[0][21]~138_combout  = (\led_processor_0|counter[0][21]~q  & (!\led_processor_0|counter[0][20]~137 )) # (!\led_processor_0|counter[0][21]~q  & ((\led_processor_0|counter[0][20]~137 ) # (GND)))
// \led_processor_0|counter[0][21]~139  = CARRY((!\led_processor_0|counter[0][20]~137 ) # (!\led_processor_0|counter[0][21]~q ))

	.dataa(\led_processor_0|counter[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][20]~137 ),
	.combout(\led_processor_0|counter[0][21]~138_combout ),
	.cout(\led_processor_0|counter[0][21]~139 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][21]~138 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][21]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N11
dffeas \led_processor_0|counter[0][21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][21]~138_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][21] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N12
cycloneive_lcell_comb \led_processor_0|counter[0][22]~140 (
// Equation(s):
// \led_processor_0|counter[0][22]~140_combout  = (\led_processor_0|counter[0][22]~q  & (\led_processor_0|counter[0][21]~139  $ (GND))) # (!\led_processor_0|counter[0][22]~q  & (!\led_processor_0|counter[0][21]~139  & VCC))
// \led_processor_0|counter[0][22]~141  = CARRY((\led_processor_0|counter[0][22]~q  & !\led_processor_0|counter[0][21]~139 ))

	.dataa(\led_processor_0|counter[0][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][21]~139 ),
	.combout(\led_processor_0|counter[0][22]~140_combout ),
	.cout(\led_processor_0|counter[0][22]~141 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][22]~140 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[0][22]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N13
dffeas \led_processor_0|counter[0][22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][22]~140_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][22] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N14
cycloneive_lcell_comb \led_processor_0|counter[0][23]~142 (
// Equation(s):
// \led_processor_0|counter[0][23]~142_combout  = (\led_processor_0|counter[0][23]~q  & (!\led_processor_0|counter[0][22]~141 )) # (!\led_processor_0|counter[0][23]~q  & ((\led_processor_0|counter[0][22]~141 ) # (GND)))
// \led_processor_0|counter[0][23]~143  = CARRY((!\led_processor_0|counter[0][22]~141 ) # (!\led_processor_0|counter[0][23]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][22]~141 ),
	.combout(\led_processor_0|counter[0][23]~142_combout ),
	.cout(\led_processor_0|counter[0][23]~143 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][23]~142 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][23]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N15
dffeas \led_processor_0|counter[0][23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][23]~142_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][23] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N16
cycloneive_lcell_comb \led_processor_0|counter[0][24]~144 (
// Equation(s):
// \led_processor_0|counter[0][24]~144_combout  = (\led_processor_0|counter[0][24]~q  & (\led_processor_0|counter[0][23]~143  $ (GND))) # (!\led_processor_0|counter[0][24]~q  & (!\led_processor_0|counter[0][23]~143  & VCC))
// \led_processor_0|counter[0][24]~145  = CARRY((\led_processor_0|counter[0][24]~q  & !\led_processor_0|counter[0][23]~143 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][23]~143 ),
	.combout(\led_processor_0|counter[0][24]~144_combout ),
	.cout(\led_processor_0|counter[0][24]~145 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][24]~144 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][24]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N17
dffeas \led_processor_0|counter[0][24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][24]~144_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][24] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N18
cycloneive_lcell_comb \led_processor_0|counter[0][25]~146 (
// Equation(s):
// \led_processor_0|counter[0][25]~146_combout  = (\led_processor_0|counter[0][25]~q  & (!\led_processor_0|counter[0][24]~145 )) # (!\led_processor_0|counter[0][25]~q  & ((\led_processor_0|counter[0][24]~145 ) # (GND)))
// \led_processor_0|counter[0][25]~147  = CARRY((!\led_processor_0|counter[0][24]~145 ) # (!\led_processor_0|counter[0][25]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][24]~145 ),
	.combout(\led_processor_0|counter[0][25]~146_combout ),
	.cout(\led_processor_0|counter[0][25]~147 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][25]~146 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[0][25]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N19
dffeas \led_processor_0|counter[0][25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][25]~146_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][25] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N20
cycloneive_lcell_comb \led_processor_0|counter[0][26]~148 (
// Equation(s):
// \led_processor_0|counter[0][26]~148_combout  = (\led_processor_0|counter[0][26]~q  & (\led_processor_0|counter[0][25]~147  $ (GND))) # (!\led_processor_0|counter[0][26]~q  & (!\led_processor_0|counter[0][25]~147  & VCC))
// \led_processor_0|counter[0][26]~149  = CARRY((\led_processor_0|counter[0][26]~q  & !\led_processor_0|counter[0][25]~147 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][25]~147 ),
	.combout(\led_processor_0|counter[0][26]~148_combout ),
	.cout(\led_processor_0|counter[0][26]~149 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][26]~148 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][26]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N21
dffeas \led_processor_0|counter[0][26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][26]~148_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][26] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N22
cycloneive_lcell_comb \led_processor_0|counter[0][27]~150 (
// Equation(s):
// \led_processor_0|counter[0][27]~150_combout  = (\led_processor_0|counter[0][27]~q  & (!\led_processor_0|counter[0][26]~149 )) # (!\led_processor_0|counter[0][27]~q  & ((\led_processor_0|counter[0][26]~149 ) # (GND)))
// \led_processor_0|counter[0][27]~151  = CARRY((!\led_processor_0|counter[0][26]~149 ) # (!\led_processor_0|counter[0][27]~q ))

	.dataa(\led_processor_0|counter[0][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][26]~149 ),
	.combout(\led_processor_0|counter[0][27]~150_combout ),
	.cout(\led_processor_0|counter[0][27]~151 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][27]~150 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][27]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N23
dffeas \led_processor_0|counter[0][27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][27]~150_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][27] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N24
cycloneive_lcell_comb \led_processor_0|counter[0][28]~152 (
// Equation(s):
// \led_processor_0|counter[0][28]~152_combout  = (\led_processor_0|counter[0][28]~q  & (\led_processor_0|counter[0][27]~151  $ (GND))) # (!\led_processor_0|counter[0][28]~q  & (!\led_processor_0|counter[0][27]~151  & VCC))
// \led_processor_0|counter[0][28]~153  = CARRY((\led_processor_0|counter[0][28]~q  & !\led_processor_0|counter[0][27]~151 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][27]~151 ),
	.combout(\led_processor_0|counter[0][28]~152_combout ),
	.cout(\led_processor_0|counter[0][28]~153 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][28]~152 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][28]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N25
dffeas \led_processor_0|counter[0][28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][28]~152_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][28] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N26
cycloneive_lcell_comb \led_processor_0|counter[0][29]~154 (
// Equation(s):
// \led_processor_0|counter[0][29]~154_combout  = (\led_processor_0|counter[0][29]~q  & (!\led_processor_0|counter[0][28]~153 )) # (!\led_processor_0|counter[0][29]~q  & ((\led_processor_0|counter[0][28]~153 ) # (GND)))
// \led_processor_0|counter[0][29]~155  = CARRY((!\led_processor_0|counter[0][28]~153 ) # (!\led_processor_0|counter[0][29]~q ))

	.dataa(\led_processor_0|counter[0][29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][28]~153 ),
	.combout(\led_processor_0|counter[0][29]~154_combout ),
	.cout(\led_processor_0|counter[0][29]~155 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][29]~154 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[0][29]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N27
dffeas \led_processor_0|counter[0][29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][29]~154_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][29] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N28
cycloneive_lcell_comb \led_processor_0|counter[0][30]~156 (
// Equation(s):
// \led_processor_0|counter[0][30]~156_combout  = (\led_processor_0|counter[0][30]~q  & (\led_processor_0|counter[0][29]~155  $ (GND))) # (!\led_processor_0|counter[0][30]~q  & (!\led_processor_0|counter[0][29]~155  & VCC))
// \led_processor_0|counter[0][30]~157  = CARRY((\led_processor_0|counter[0][30]~q  & !\led_processor_0|counter[0][29]~155 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[0][30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[0][29]~155 ),
	.combout(\led_processor_0|counter[0][30]~156_combout ),
	.cout(\led_processor_0|counter[0][30]~157 ));
// synopsys translate_off
defparam \led_processor_0|counter[0][30]~156 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[0][30]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N29
dffeas \led_processor_0|counter[0][30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][30]~156_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][30] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y49_N30
cycloneive_lcell_comb \led_processor_0|counter[0][31]~158 (
// Equation(s):
// \led_processor_0|counter[0][31]~158_combout  = \led_processor_0|counter[0][31]~q  $ (\led_processor_0|counter[0][30]~157 )

	.dataa(\led_processor_0|counter[0][31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_processor_0|counter[0][30]~157 ),
	.combout(\led_processor_0|counter[0][31]~158_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[0][31]~158 .lut_mask = 16'h5A5A;
defparam \led_processor_0|counter[0][31]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y49_N31
dffeas \led_processor_0|counter[0][31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[0][31]~158_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[0][0]~160_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[0][31] .is_wysiwyg = "true";
defparam \led_processor_0|counter[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N12
cycloneive_lcell_comb \led_processor_0|led_out~1 (
// Equation(s):
// \led_processor_0|led_out~1_combout  = (\led_processor_0|state [0] & ((\led_processor_0|counter[0][31]~q ) # ((\led_processor_0|led_out [0] & !\led_processor_0|LessThan1~6_combout ))))

	.dataa(\led_processor_0|state [0]),
	.datab(\led_processor_0|counter[0][31]~q ),
	.datac(\led_processor_0|led_out [0]),
	.datad(\led_processor_0|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\led_processor_0|led_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out~1 .lut_mask = 16'h88A8;
defparam \led_processor_0|led_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N18
cycloneive_lcell_comb \led_processor_0|LessThan0~5 (
// Equation(s):
// \led_processor_0|LessThan0~5_combout  = (!\led_processor_0|counter[0][22]~q  & (!\led_processor_0|counter[0][21]~q  & ((!\led_processor_0|counter[0][19]~q ) # (!\led_processor_0|counter[0][20]~q ))))

	.dataa(\led_processor_0|counter[0][22]~q ),
	.datab(\led_processor_0|counter[0][21]~q ),
	.datac(\led_processor_0|counter[0][20]~q ),
	.datad(\led_processor_0|counter[0][19]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~5 .lut_mask = 16'h0111;
defparam \led_processor_0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N10
cycloneive_lcell_comb \led_processor_0|LessThan0~3 (
// Equation(s):
// \led_processor_0|LessThan0~3_combout  = ((!\led_processor_0|counter[0][12]~q  & (!\led_processor_0|counter[0][13]~q  & !\led_processor_0|counter[0][14]~q ))) # (!\led_processor_0|counter[0][15]~q )

	.dataa(\led_processor_0|counter[0][12]~q ),
	.datab(\led_processor_0|counter[0][15]~q ),
	.datac(\led_processor_0|counter[0][13]~q ),
	.datad(\led_processor_0|counter[0][14]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~3 .lut_mask = 16'h3337;
defparam \led_processor_0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N24
cycloneive_lcell_comb \led_processor_0|LessThan0~0 (
// Equation(s):
// \led_processor_0|LessThan0~0_combout  = (!\led_processor_0|counter[0][22]~q  & (!\led_processor_0|counter[0][21]~q  & (!\led_processor_0|counter[0][16]~q  & !\led_processor_0|counter[0][17]~q )))

	.dataa(\led_processor_0|counter[0][22]~q ),
	.datab(\led_processor_0|counter[0][21]~q ),
	.datac(\led_processor_0|counter[0][16]~q ),
	.datad(\led_processor_0|counter[0][17]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~0 .lut_mask = 16'h0001;
defparam \led_processor_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N30
cycloneive_lcell_comb \led_processor_0|LessThan0~1 (
// Equation(s):
// \led_processor_0|LessThan0~1_combout  = (((!\led_processor_0|counter[0][8]~q  & !\led_processor_0|counter[0][7]~q )) # (!\led_processor_0|counter[0][10]~q )) # (!\led_processor_0|counter[0][9]~q )

	.dataa(\led_processor_0|counter[0][8]~q ),
	.datab(\led_processor_0|counter[0][9]~q ),
	.datac(\led_processor_0|counter[0][10]~q ),
	.datad(\led_processor_0|counter[0][7]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~1 .lut_mask = 16'h3F7F;
defparam \led_processor_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N8
cycloneive_lcell_comb \led_processor_0|LessThan0~2 (
// Equation(s):
// \led_processor_0|LessThan0~2_combout  = (\led_processor_0|LessThan0~1_combout  & (!\led_processor_0|counter[0][14]~q  & (!\led_processor_0|counter[0][13]~q  & !\led_processor_0|counter[0][11]~q )))

	.dataa(\led_processor_0|LessThan0~1_combout ),
	.datab(\led_processor_0|counter[0][14]~q ),
	.datac(\led_processor_0|counter[0][13]~q ),
	.datad(\led_processor_0|counter[0][11]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~2 .lut_mask = 16'h0002;
defparam \led_processor_0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N28
cycloneive_lcell_comb \led_processor_0|LessThan0~4 (
// Equation(s):
// \led_processor_0|LessThan0~4_combout  = (\led_processor_0|LessThan0~0_combout  & (!\led_processor_0|counter[0][18]~q  & ((\led_processor_0|LessThan0~3_combout ) # (\led_processor_0|LessThan0~2_combout ))))

	.dataa(\led_processor_0|LessThan0~3_combout ),
	.datab(\led_processor_0|LessThan0~0_combout ),
	.datac(\led_processor_0|LessThan0~2_combout ),
	.datad(\led_processor_0|counter[0][18]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~4 .lut_mask = 16'h00C8;
defparam \led_processor_0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y49_N16
cycloneive_lcell_comb \led_processor_0|LessThan0~6 (
// Equation(s):
// \led_processor_0|LessThan0~6_combout  = (\led_processor_0|LessThan0~5_combout ) # ((\led_processor_0|LessThan0~4_combout ) # (!\led_processor_0|counter[0][23]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|LessThan0~5_combout ),
	.datac(\led_processor_0|counter[0][23]~q ),
	.datad(\led_processor_0|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan0~6 .lut_mask = 16'hFFCF;
defparam \led_processor_0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N18
cycloneive_lcell_comb \led_processor_0|led_out~2 (
// Equation(s):
// \led_processor_0|led_out~2_combout  = (\led_processor_0|state [0] & (!\led_processor_0|counter[0][25]~q  & (!\led_processor_0|counter[0][24]~q  & !\led_processor_0|counter[0][26]~q )))

	.dataa(\led_processor_0|state [0]),
	.datab(\led_processor_0|counter[0][25]~q ),
	.datac(\led_processor_0|counter[0][24]~q ),
	.datad(\led_processor_0|counter[0][26]~q ),
	.cin(gnd),
	.combout(\led_processor_0|led_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out~2 .lut_mask = 16'h0002;
defparam \led_processor_0|led_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y49_N4
cycloneive_lcell_comb \led_processor_0|led_out~3 (
// Equation(s):
// \led_processor_0|led_out~3_combout  = (\led_processor_0|led_out~1_combout ) # ((\led_processor_0|led_out~0_combout  & (\led_processor_0|LessThan0~6_combout  & \led_processor_0|led_out~2_combout )))

	.dataa(\led_processor_0|led_out~1_combout ),
	.datab(\led_processor_0|led_out~0_combout ),
	.datac(\led_processor_0|LessThan0~6_combout ),
	.datad(\led_processor_0|led_out~2_combout ),
	.cin(gnd),
	.combout(\led_processor_0|led_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out~3 .lut_mask = 16'hEAAA;
defparam \led_processor_0|led_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y49_N5
dffeas \led_processor_0|led_out[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|led_out~3_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|led_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|led_out[0] .is_wysiwyg = "true";
defparam \led_processor_0|led_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
cycloneive_lcell_comb \led_start~0 (
// Equation(s):
// \led_start~0_combout  = (!\led_processor_0|led_out [2] & led_start[2])

	.dataa(gnd),
	.datab(\led_processor_0|led_out [2]),
	.datac(led_start[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_start~0 .lut_mask = 16'h3030;
defparam \led_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \led_start[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dbg_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_start[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_start[2] .is_wysiwyg = "true";
defparam \led_start[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
cycloneive_lcell_comb \led_processor_0|counter[2][0]~169 (
// Equation(s):
// \led_processor_0|counter[2][0]~169_combout  = \led_processor_0|counter[2][0]~q  $ (VCC)
// \led_processor_0|counter[2][0]~170  = CARRY(\led_processor_0|counter[2][0]~q )

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_processor_0|counter[2][0]~169_combout ),
	.cout(\led_processor_0|counter[2][0]~170 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][0]~169 .lut_mask = 16'h33CC;
defparam \led_processor_0|counter[2][0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
cycloneive_lcell_comb \led_processor_0|counter[2][23]~161 (
// Equation(s):
// \led_processor_0|counter[2][23]~161_combout  = (!\led_processor_0|counter[2][25]~q  & (!\led_processor_0|counter[2][26]~q  & (!\led_processor_0|counter[2][24]~q  & \led_processor_0|state [2])))

	.dataa(\led_processor_0|counter[2][25]~q ),
	.datab(\led_processor_0|counter[2][26]~q ),
	.datac(\led_processor_0|counter[2][24]~q ),
	.datad(\led_processor_0|state [2]),
	.cin(gnd),
	.combout(\led_processor_0|counter[2][23]~161_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[2][23]~161 .lut_mask = 16'h0100;
defparam \led_processor_0|counter[2][23]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
cycloneive_lcell_comb \led_processor_0|LessThan4~0 (
// Equation(s):
// \led_processor_0|LessThan4~0_combout  = (!\led_processor_0|counter[2][17]~q  & (!\led_processor_0|counter[2][21]~q  & (!\led_processor_0|counter[2][16]~q  & !\led_processor_0|counter[2][22]~q )))

	.dataa(\led_processor_0|counter[2][17]~q ),
	.datab(\led_processor_0|counter[2][21]~q ),
	.datac(\led_processor_0|counter[2][16]~q ),
	.datad(\led_processor_0|counter[2][22]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~0 .lut_mask = 16'h0001;
defparam \led_processor_0|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N28
cycloneive_lcell_comb \led_processor_0|LessThan4~1 (
// Equation(s):
// \led_processor_0|LessThan4~1_combout  = (((!\led_processor_0|counter[2][7]~q  & !\led_processor_0|counter[2][8]~q )) # (!\led_processor_0|counter[2][9]~q )) # (!\led_processor_0|counter[2][10]~q )

	.dataa(\led_processor_0|counter[2][7]~q ),
	.datab(\led_processor_0|counter[2][10]~q ),
	.datac(\led_processor_0|counter[2][8]~q ),
	.datad(\led_processor_0|counter[2][9]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~1 .lut_mask = 16'h37FF;
defparam \led_processor_0|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N30
cycloneive_lcell_comb \led_processor_0|LessThan4~2 (
// Equation(s):
// \led_processor_0|LessThan4~2_combout  = (!\led_processor_0|counter[2][11]~q  & (!\led_processor_0|counter[2][14]~q  & (!\led_processor_0|counter[2][13]~q  & \led_processor_0|LessThan4~1_combout )))

	.dataa(\led_processor_0|counter[2][11]~q ),
	.datab(\led_processor_0|counter[2][14]~q ),
	.datac(\led_processor_0|counter[2][13]~q ),
	.datad(\led_processor_0|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~2 .lut_mask = 16'h0100;
defparam \led_processor_0|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N0
cycloneive_lcell_comb \led_processor_0|LessThan4~3 (
// Equation(s):
// \led_processor_0|LessThan4~3_combout  = ((!\led_processor_0|counter[2][12]~q  & (!\led_processor_0|counter[2][13]~q  & !\led_processor_0|counter[2][14]~q ))) # (!\led_processor_0|counter[2][15]~q )

	.dataa(\led_processor_0|counter[2][12]~q ),
	.datab(\led_processor_0|counter[2][15]~q ),
	.datac(\led_processor_0|counter[2][13]~q ),
	.datad(\led_processor_0|counter[2][14]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~3 .lut_mask = 16'h3337;
defparam \led_processor_0|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
cycloneive_lcell_comb \led_processor_0|LessThan4~4 (
// Equation(s):
// \led_processor_0|LessThan4~4_combout  = (\led_processor_0|LessThan4~0_combout  & (!\led_processor_0|counter[2][18]~q  & ((\led_processor_0|LessThan4~2_combout ) # (\led_processor_0|LessThan4~3_combout ))))

	.dataa(\led_processor_0|LessThan4~0_combout ),
	.datab(\led_processor_0|counter[2][18]~q ),
	.datac(\led_processor_0|LessThan4~2_combout ),
	.datad(\led_processor_0|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~4 .lut_mask = 16'h2220;
defparam \led_processor_0|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
cycloneive_lcell_comb \led_processor_0|counter[2][23]~162 (
// Equation(s):
// \led_processor_0|counter[2][23]~162_combout  = (!\led_processor_0|counter[2][30]~q  & (!\led_processor_0|counter[2][27]~q  & (!\led_processor_0|counter[2][29]~q  & !\led_processor_0|counter[2][28]~q )))

	.dataa(\led_processor_0|counter[2][30]~q ),
	.datab(\led_processor_0|counter[2][27]~q ),
	.datac(\led_processor_0|counter[2][29]~q ),
	.datad(\led_processor_0|counter[2][28]~q ),
	.cin(gnd),
	.combout(\led_processor_0|counter[2][23]~162_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[2][23]~162 .lut_mask = 16'h0001;
defparam \led_processor_0|counter[2][23]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
cycloneive_lcell_comb \led_processor_0|LessThan4~5 (
// Equation(s):
// \led_processor_0|LessThan4~5_combout  = (!\led_processor_0|counter[2][21]~q  & (!\led_processor_0|counter[2][22]~q  & ((!\led_processor_0|counter[2][19]~q ) # (!\led_processor_0|counter[2][20]~q ))))

	.dataa(\led_processor_0|counter[2][20]~q ),
	.datab(\led_processor_0|counter[2][21]~q ),
	.datac(\led_processor_0|counter[2][19]~q ),
	.datad(\led_processor_0|counter[2][22]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~5 .lut_mask = 16'h0013;
defparam \led_processor_0|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
cycloneive_lcell_comb \led_processor_0|LessThan4~6 (
// Equation(s):
// \led_processor_0|LessThan4~6_combout  = (\led_processor_0|LessThan4~5_combout ) # (!\led_processor_0|counter[2][23]~q )

	.dataa(\led_processor_0|counter[2][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_processor_0|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan4~6 .lut_mask = 16'hFF55;
defparam \led_processor_0|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N18
cycloneive_lcell_comb \led_processor_0|counter[2][23]~163 (
// Equation(s):
// \led_processor_0|counter[2][23]~163_combout  = (\led_processor_0|counter[2][23]~161_combout  & (\led_processor_0|counter[2][23]~162_combout  & ((\led_processor_0|LessThan4~4_combout ) # (\led_processor_0|LessThan4~6_combout ))))

	.dataa(\led_processor_0|counter[2][23]~161_combout ),
	.datab(\led_processor_0|LessThan4~4_combout ),
	.datac(\led_processor_0|counter[2][23]~162_combout ),
	.datad(\led_processor_0|LessThan4~6_combout ),
	.cin(gnd),
	.combout(\led_processor_0|counter[2][23]~163_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[2][23]~163 .lut_mask = 16'hA080;
defparam \led_processor_0|counter[2][23]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
cycloneive_lcell_comb \led_processor_0|counter[2][23]~219 (
// Equation(s):
// \led_processor_0|counter[2][23]~219_combout  = (!\led_processor_0|counter[2][23]~163_combout  & ((!\led_processor_0|counter[2][31]~q ) # (!\led_processor_0|state [2])))

	.dataa(gnd),
	.datab(\led_processor_0|state [2]),
	.datac(\led_processor_0|counter[2][31]~q ),
	.datad(\led_processor_0|counter[2][23]~163_combout ),
	.cin(gnd),
	.combout(\led_processor_0|counter[2][23]~219_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[2][23]~219 .lut_mask = 16'h003F;
defparam \led_processor_0|counter[2][23]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N1
dffeas \led_processor_0|counter[2][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][0]~169_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][0] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
cycloneive_lcell_comb \led_processor_0|counter[2][1]~171 (
// Equation(s):
// \led_processor_0|counter[2][1]~171_combout  = (\led_processor_0|counter[2][1]~q  & (!\led_processor_0|counter[2][0]~170 )) # (!\led_processor_0|counter[2][1]~q  & ((\led_processor_0|counter[2][0]~170 ) # (GND)))
// \led_processor_0|counter[2][1]~172  = CARRY((!\led_processor_0|counter[2][0]~170 ) # (!\led_processor_0|counter[2][1]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][0]~170 ),
	.combout(\led_processor_0|counter[2][1]~171_combout ),
	.cout(\led_processor_0|counter[2][1]~172 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][1]~171 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][1]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N3
dffeas \led_processor_0|counter[2][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][1]~171_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][1] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
cycloneive_lcell_comb \led_processor_0|counter[2][2]~173 (
// Equation(s):
// \led_processor_0|counter[2][2]~173_combout  = (\led_processor_0|counter[2][2]~q  & (\led_processor_0|counter[2][1]~172  $ (GND))) # (!\led_processor_0|counter[2][2]~q  & (!\led_processor_0|counter[2][1]~172  & VCC))
// \led_processor_0|counter[2][2]~174  = CARRY((\led_processor_0|counter[2][2]~q  & !\led_processor_0|counter[2][1]~172 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][1]~172 ),
	.combout(\led_processor_0|counter[2][2]~173_combout ),
	.cout(\led_processor_0|counter[2][2]~174 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][2]~173 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][2]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \led_processor_0|counter[2][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][2]~173_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][2] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
cycloneive_lcell_comb \led_processor_0|counter[2][3]~175 (
// Equation(s):
// \led_processor_0|counter[2][3]~175_combout  = (\led_processor_0|counter[2][3]~q  & (!\led_processor_0|counter[2][2]~174 )) # (!\led_processor_0|counter[2][3]~q  & ((\led_processor_0|counter[2][2]~174 ) # (GND)))
// \led_processor_0|counter[2][3]~176  = CARRY((!\led_processor_0|counter[2][2]~174 ) # (!\led_processor_0|counter[2][3]~q ))

	.dataa(\led_processor_0|counter[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][2]~174 ),
	.combout(\led_processor_0|counter[2][3]~175_combout ),
	.cout(\led_processor_0|counter[2][3]~176 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][3]~175 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][3]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \led_processor_0|counter[2][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][3]~175_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][3] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cycloneive_lcell_comb \led_processor_0|counter[2][4]~177 (
// Equation(s):
// \led_processor_0|counter[2][4]~177_combout  = (\led_processor_0|counter[2][4]~q  & (\led_processor_0|counter[2][3]~176  $ (GND))) # (!\led_processor_0|counter[2][4]~q  & (!\led_processor_0|counter[2][3]~176  & VCC))
// \led_processor_0|counter[2][4]~178  = CARRY((\led_processor_0|counter[2][4]~q  & !\led_processor_0|counter[2][3]~176 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][3]~176 ),
	.combout(\led_processor_0|counter[2][4]~177_combout ),
	.cout(\led_processor_0|counter[2][4]~178 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][4]~177 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][4]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \led_processor_0|counter[2][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][4]~177_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][4] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
cycloneive_lcell_comb \led_processor_0|counter[2][5]~179 (
// Equation(s):
// \led_processor_0|counter[2][5]~179_combout  = (\led_processor_0|counter[2][5]~q  & (!\led_processor_0|counter[2][4]~178 )) # (!\led_processor_0|counter[2][5]~q  & ((\led_processor_0|counter[2][4]~178 ) # (GND)))
// \led_processor_0|counter[2][5]~180  = CARRY((!\led_processor_0|counter[2][4]~178 ) # (!\led_processor_0|counter[2][5]~q ))

	.dataa(\led_processor_0|counter[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][4]~178 ),
	.combout(\led_processor_0|counter[2][5]~179_combout ),
	.cout(\led_processor_0|counter[2][5]~180 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][5]~179 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][5]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \led_processor_0|counter[2][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][5]~179_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][5] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
cycloneive_lcell_comb \led_processor_0|counter[2][6]~181 (
// Equation(s):
// \led_processor_0|counter[2][6]~181_combout  = (\led_processor_0|counter[2][6]~q  & (\led_processor_0|counter[2][5]~180  $ (GND))) # (!\led_processor_0|counter[2][6]~q  & (!\led_processor_0|counter[2][5]~180  & VCC))
// \led_processor_0|counter[2][6]~182  = CARRY((\led_processor_0|counter[2][6]~q  & !\led_processor_0|counter[2][5]~180 ))

	.dataa(\led_processor_0|counter[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][5]~180 ),
	.combout(\led_processor_0|counter[2][6]~181_combout ),
	.cout(\led_processor_0|counter[2][6]~182 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][6]~181 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[2][6]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \led_processor_0|counter[2][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][6]~181_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][6] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
cycloneive_lcell_comb \led_processor_0|counter[2][7]~183 (
// Equation(s):
// \led_processor_0|counter[2][7]~183_combout  = (\led_processor_0|counter[2][7]~q  & (!\led_processor_0|counter[2][6]~182 )) # (!\led_processor_0|counter[2][7]~q  & ((\led_processor_0|counter[2][6]~182 ) # (GND)))
// \led_processor_0|counter[2][7]~184  = CARRY((!\led_processor_0|counter[2][6]~182 ) # (!\led_processor_0|counter[2][7]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][6]~182 ),
	.combout(\led_processor_0|counter[2][7]~183_combout ),
	.cout(\led_processor_0|counter[2][7]~184 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][7]~183 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][7]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \led_processor_0|counter[2][7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][7]~183_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][7] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
cycloneive_lcell_comb \led_processor_0|counter[2][8]~185 (
// Equation(s):
// \led_processor_0|counter[2][8]~185_combout  = (\led_processor_0|counter[2][8]~q  & (\led_processor_0|counter[2][7]~184  $ (GND))) # (!\led_processor_0|counter[2][8]~q  & (!\led_processor_0|counter[2][7]~184  & VCC))
// \led_processor_0|counter[2][8]~186  = CARRY((\led_processor_0|counter[2][8]~q  & !\led_processor_0|counter[2][7]~184 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][7]~184 ),
	.combout(\led_processor_0|counter[2][8]~185_combout ),
	.cout(\led_processor_0|counter[2][8]~186 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][8]~185 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][8]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \led_processor_0|counter[2][8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][8]~185_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][8] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
cycloneive_lcell_comb \led_processor_0|counter[2][9]~187 (
// Equation(s):
// \led_processor_0|counter[2][9]~187_combout  = (\led_processor_0|counter[2][9]~q  & (!\led_processor_0|counter[2][8]~186 )) # (!\led_processor_0|counter[2][9]~q  & ((\led_processor_0|counter[2][8]~186 ) # (GND)))
// \led_processor_0|counter[2][9]~188  = CARRY((!\led_processor_0|counter[2][8]~186 ) # (!\led_processor_0|counter[2][9]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][8]~186 ),
	.combout(\led_processor_0|counter[2][9]~187_combout ),
	.cout(\led_processor_0|counter[2][9]~188 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][9]~187 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][9]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N19
dffeas \led_processor_0|counter[2][9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][9]~187_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][9] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
cycloneive_lcell_comb \led_processor_0|counter[2][10]~189 (
// Equation(s):
// \led_processor_0|counter[2][10]~189_combout  = (\led_processor_0|counter[2][10]~q  & (\led_processor_0|counter[2][9]~188  $ (GND))) # (!\led_processor_0|counter[2][10]~q  & (!\led_processor_0|counter[2][9]~188  & VCC))
// \led_processor_0|counter[2][10]~190  = CARRY((\led_processor_0|counter[2][10]~q  & !\led_processor_0|counter[2][9]~188 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][9]~188 ),
	.combout(\led_processor_0|counter[2][10]~189_combout ),
	.cout(\led_processor_0|counter[2][10]~190 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][10]~189 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][10]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \led_processor_0|counter[2][10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][10]~189_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][10] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
cycloneive_lcell_comb \led_processor_0|counter[2][11]~191 (
// Equation(s):
// \led_processor_0|counter[2][11]~191_combout  = (\led_processor_0|counter[2][11]~q  & (!\led_processor_0|counter[2][10]~190 )) # (!\led_processor_0|counter[2][11]~q  & ((\led_processor_0|counter[2][10]~190 ) # (GND)))
// \led_processor_0|counter[2][11]~192  = CARRY((!\led_processor_0|counter[2][10]~190 ) # (!\led_processor_0|counter[2][11]~q ))

	.dataa(\led_processor_0|counter[2][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][10]~190 ),
	.combout(\led_processor_0|counter[2][11]~191_combout ),
	.cout(\led_processor_0|counter[2][11]~192 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][11]~191 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][11]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \led_processor_0|counter[2][11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][11]~191_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][11] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
cycloneive_lcell_comb \led_processor_0|counter[2][12]~193 (
// Equation(s):
// \led_processor_0|counter[2][12]~193_combout  = (\led_processor_0|counter[2][12]~q  & (\led_processor_0|counter[2][11]~192  $ (GND))) # (!\led_processor_0|counter[2][12]~q  & (!\led_processor_0|counter[2][11]~192  & VCC))
// \led_processor_0|counter[2][12]~194  = CARRY((\led_processor_0|counter[2][12]~q  & !\led_processor_0|counter[2][11]~192 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][11]~192 ),
	.combout(\led_processor_0|counter[2][12]~193_combout ),
	.cout(\led_processor_0|counter[2][12]~194 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][12]~193 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][12]~193 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N25
dffeas \led_processor_0|counter[2][12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][12]~193_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][12] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
cycloneive_lcell_comb \led_processor_0|counter[2][13]~195 (
// Equation(s):
// \led_processor_0|counter[2][13]~195_combout  = (\led_processor_0|counter[2][13]~q  & (!\led_processor_0|counter[2][12]~194 )) # (!\led_processor_0|counter[2][13]~q  & ((\led_processor_0|counter[2][12]~194 ) # (GND)))
// \led_processor_0|counter[2][13]~196  = CARRY((!\led_processor_0|counter[2][12]~194 ) # (!\led_processor_0|counter[2][13]~q ))

	.dataa(\led_processor_0|counter[2][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][12]~194 ),
	.combout(\led_processor_0|counter[2][13]~195_combout ),
	.cout(\led_processor_0|counter[2][13]~196 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][13]~195 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][13]~195 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N27
dffeas \led_processor_0|counter[2][13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][13]~195_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][13] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
cycloneive_lcell_comb \led_processor_0|counter[2][14]~197 (
// Equation(s):
// \led_processor_0|counter[2][14]~197_combout  = (\led_processor_0|counter[2][14]~q  & (\led_processor_0|counter[2][13]~196  $ (GND))) # (!\led_processor_0|counter[2][14]~q  & (!\led_processor_0|counter[2][13]~196  & VCC))
// \led_processor_0|counter[2][14]~198  = CARRY((\led_processor_0|counter[2][14]~q  & !\led_processor_0|counter[2][13]~196 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][13]~196 ),
	.combout(\led_processor_0|counter[2][14]~197_combout ),
	.cout(\led_processor_0|counter[2][14]~198 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][14]~197 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][14]~197 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \led_processor_0|counter[2][14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][14]~197_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][14] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
cycloneive_lcell_comb \led_processor_0|counter[2][15]~199 (
// Equation(s):
// \led_processor_0|counter[2][15]~199_combout  = (\led_processor_0|counter[2][15]~q  & (!\led_processor_0|counter[2][14]~198 )) # (!\led_processor_0|counter[2][15]~q  & ((\led_processor_0|counter[2][14]~198 ) # (GND)))
// \led_processor_0|counter[2][15]~200  = CARRY((!\led_processor_0|counter[2][14]~198 ) # (!\led_processor_0|counter[2][15]~q ))

	.dataa(\led_processor_0|counter[2][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][14]~198 ),
	.combout(\led_processor_0|counter[2][15]~199_combout ),
	.cout(\led_processor_0|counter[2][15]~200 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][15]~199 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][15]~199 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \led_processor_0|counter[2][15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][15]~199_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][15] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneive_lcell_comb \led_processor_0|counter[2][16]~201 (
// Equation(s):
// \led_processor_0|counter[2][16]~201_combout  = (\led_processor_0|counter[2][16]~q  & (\led_processor_0|counter[2][15]~200  $ (GND))) # (!\led_processor_0|counter[2][16]~q  & (!\led_processor_0|counter[2][15]~200  & VCC))
// \led_processor_0|counter[2][16]~202  = CARRY((\led_processor_0|counter[2][16]~q  & !\led_processor_0|counter[2][15]~200 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][15]~200 ),
	.combout(\led_processor_0|counter[2][16]~201_combout ),
	.cout(\led_processor_0|counter[2][16]~202 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][16]~201 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][16]~201 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N1
dffeas \led_processor_0|counter[2][16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][16]~201_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][16] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
cycloneive_lcell_comb \led_processor_0|counter[2][17]~203 (
// Equation(s):
// \led_processor_0|counter[2][17]~203_combout  = (\led_processor_0|counter[2][17]~q  & (!\led_processor_0|counter[2][16]~202 )) # (!\led_processor_0|counter[2][17]~q  & ((\led_processor_0|counter[2][16]~202 ) # (GND)))
// \led_processor_0|counter[2][17]~204  = CARRY((!\led_processor_0|counter[2][16]~202 ) # (!\led_processor_0|counter[2][17]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][16]~202 ),
	.combout(\led_processor_0|counter[2][17]~203_combout ),
	.cout(\led_processor_0|counter[2][17]~204 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][17]~203 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][17]~203 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N3
dffeas \led_processor_0|counter[2][17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][17]~203_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][17] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneive_lcell_comb \led_processor_0|counter[2][18]~205 (
// Equation(s):
// \led_processor_0|counter[2][18]~205_combout  = (\led_processor_0|counter[2][18]~q  & (\led_processor_0|counter[2][17]~204  $ (GND))) # (!\led_processor_0|counter[2][18]~q  & (!\led_processor_0|counter[2][17]~204  & VCC))
// \led_processor_0|counter[2][18]~206  = CARRY((\led_processor_0|counter[2][18]~q  & !\led_processor_0|counter[2][17]~204 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][17]~204 ),
	.combout(\led_processor_0|counter[2][18]~205_combout ),
	.cout(\led_processor_0|counter[2][18]~206 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][18]~205 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][18]~205 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \led_processor_0|counter[2][18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][18]~205_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][18] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
cycloneive_lcell_comb \led_processor_0|counter[2][19]~207 (
// Equation(s):
// \led_processor_0|counter[2][19]~207_combout  = (\led_processor_0|counter[2][19]~q  & (!\led_processor_0|counter[2][18]~206 )) # (!\led_processor_0|counter[2][19]~q  & ((\led_processor_0|counter[2][18]~206 ) # (GND)))
// \led_processor_0|counter[2][19]~208  = CARRY((!\led_processor_0|counter[2][18]~206 ) # (!\led_processor_0|counter[2][19]~q ))

	.dataa(\led_processor_0|counter[2][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][18]~206 ),
	.combout(\led_processor_0|counter[2][19]~207_combout ),
	.cout(\led_processor_0|counter[2][19]~208 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][19]~207 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][19]~207 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N7
dffeas \led_processor_0|counter[2][19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][19]~207_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][19] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneive_lcell_comb \led_processor_0|counter[2][20]~209 (
// Equation(s):
// \led_processor_0|counter[2][20]~209_combout  = (\led_processor_0|counter[2][20]~q  & (\led_processor_0|counter[2][19]~208  $ (GND))) # (!\led_processor_0|counter[2][20]~q  & (!\led_processor_0|counter[2][19]~208  & VCC))
// \led_processor_0|counter[2][20]~210  = CARRY((\led_processor_0|counter[2][20]~q  & !\led_processor_0|counter[2][19]~208 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][19]~208 ),
	.combout(\led_processor_0|counter[2][20]~209_combout ),
	.cout(\led_processor_0|counter[2][20]~210 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][20]~209 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][20]~209 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \led_processor_0|counter[2][20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][20]~209_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][20] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
cycloneive_lcell_comb \led_processor_0|counter[2][21]~211 (
// Equation(s):
// \led_processor_0|counter[2][21]~211_combout  = (\led_processor_0|counter[2][21]~q  & (!\led_processor_0|counter[2][20]~210 )) # (!\led_processor_0|counter[2][21]~q  & ((\led_processor_0|counter[2][20]~210 ) # (GND)))
// \led_processor_0|counter[2][21]~212  = CARRY((!\led_processor_0|counter[2][20]~210 ) # (!\led_processor_0|counter[2][21]~q ))

	.dataa(\led_processor_0|counter[2][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][20]~210 ),
	.combout(\led_processor_0|counter[2][21]~211_combout ),
	.cout(\led_processor_0|counter[2][21]~212 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][21]~211 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][21]~211 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N11
dffeas \led_processor_0|counter[2][21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][21]~211_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][21] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneive_lcell_comb \led_processor_0|counter[2][22]~213 (
// Equation(s):
// \led_processor_0|counter[2][22]~213_combout  = (\led_processor_0|counter[2][22]~q  & (\led_processor_0|counter[2][21]~212  $ (GND))) # (!\led_processor_0|counter[2][22]~q  & (!\led_processor_0|counter[2][21]~212  & VCC))
// \led_processor_0|counter[2][22]~214  = CARRY((\led_processor_0|counter[2][22]~q  & !\led_processor_0|counter[2][21]~212 ))

	.dataa(\led_processor_0|counter[2][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][21]~212 ),
	.combout(\led_processor_0|counter[2][22]~213_combout ),
	.cout(\led_processor_0|counter[2][22]~214 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][22]~213 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[2][22]~213 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N13
dffeas \led_processor_0|counter[2][22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][22]~213_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][22] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
cycloneive_lcell_comb \led_processor_0|counter[2][23]~215 (
// Equation(s):
// \led_processor_0|counter[2][23]~215_combout  = (\led_processor_0|counter[2][23]~q  & (!\led_processor_0|counter[2][22]~214 )) # (!\led_processor_0|counter[2][23]~q  & ((\led_processor_0|counter[2][22]~214 ) # (GND)))
// \led_processor_0|counter[2][23]~216  = CARRY((!\led_processor_0|counter[2][22]~214 ) # (!\led_processor_0|counter[2][23]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][22]~214 ),
	.combout(\led_processor_0|counter[2][23]~215_combout ),
	.cout(\led_processor_0|counter[2][23]~216 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][23]~215 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][23]~215 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \led_processor_0|counter[2][23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][23]~215_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][23] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
cycloneive_lcell_comb \led_processor_0|counter[2][24]~217 (
// Equation(s):
// \led_processor_0|counter[2][24]~217_combout  = (\led_processor_0|counter[2][24]~q  & (\led_processor_0|counter[2][23]~216  $ (GND))) # (!\led_processor_0|counter[2][24]~q  & (!\led_processor_0|counter[2][23]~216  & VCC))
// \led_processor_0|counter[2][24]~218  = CARRY((\led_processor_0|counter[2][24]~q  & !\led_processor_0|counter[2][23]~216 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][23]~216 ),
	.combout(\led_processor_0|counter[2][24]~217_combout ),
	.cout(\led_processor_0|counter[2][24]~218 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][24]~217 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][24]~217 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \led_processor_0|counter[2][24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][24]~217_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][24] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
cycloneive_lcell_comb \led_processor_0|counter[2][25]~220 (
// Equation(s):
// \led_processor_0|counter[2][25]~220_combout  = (\led_processor_0|counter[2][25]~q  & (!\led_processor_0|counter[2][24]~218 )) # (!\led_processor_0|counter[2][25]~q  & ((\led_processor_0|counter[2][24]~218 ) # (GND)))
// \led_processor_0|counter[2][25]~221  = CARRY((!\led_processor_0|counter[2][24]~218 ) # (!\led_processor_0|counter[2][25]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][24]~218 ),
	.combout(\led_processor_0|counter[2][25]~220_combout ),
	.cout(\led_processor_0|counter[2][25]~221 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][25]~220 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[2][25]~220 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N19
dffeas \led_processor_0|counter[2][25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][25]~220_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][25] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
cycloneive_lcell_comb \led_processor_0|counter[2][26]~222 (
// Equation(s):
// \led_processor_0|counter[2][26]~222_combout  = (\led_processor_0|counter[2][26]~q  & (\led_processor_0|counter[2][25]~221  $ (GND))) # (!\led_processor_0|counter[2][26]~q  & (!\led_processor_0|counter[2][25]~221  & VCC))
// \led_processor_0|counter[2][26]~223  = CARRY((\led_processor_0|counter[2][26]~q  & !\led_processor_0|counter[2][25]~221 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][25]~221 ),
	.combout(\led_processor_0|counter[2][26]~222_combout ),
	.cout(\led_processor_0|counter[2][26]~223 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][26]~222 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][26]~222 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \led_processor_0|counter[2][26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][26]~222_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][26] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneive_lcell_comb \led_processor_0|counter[2][27]~224 (
// Equation(s):
// \led_processor_0|counter[2][27]~224_combout  = (\led_processor_0|counter[2][27]~q  & (!\led_processor_0|counter[2][26]~223 )) # (!\led_processor_0|counter[2][27]~q  & ((\led_processor_0|counter[2][26]~223 ) # (GND)))
// \led_processor_0|counter[2][27]~225  = CARRY((!\led_processor_0|counter[2][26]~223 ) # (!\led_processor_0|counter[2][27]~q ))

	.dataa(\led_processor_0|counter[2][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][26]~223 ),
	.combout(\led_processor_0|counter[2][27]~224_combout ),
	.cout(\led_processor_0|counter[2][27]~225 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][27]~224 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][27]~224 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \led_processor_0|counter[2][27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][27]~224_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][27] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
cycloneive_lcell_comb \led_processor_0|counter[2][28]~226 (
// Equation(s):
// \led_processor_0|counter[2][28]~226_combout  = (\led_processor_0|counter[2][28]~q  & (\led_processor_0|counter[2][27]~225  $ (GND))) # (!\led_processor_0|counter[2][28]~q  & (!\led_processor_0|counter[2][27]~225  & VCC))
// \led_processor_0|counter[2][28]~227  = CARRY((\led_processor_0|counter[2][28]~q  & !\led_processor_0|counter[2][27]~225 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][27]~225 ),
	.combout(\led_processor_0|counter[2][28]~226_combout ),
	.cout(\led_processor_0|counter[2][28]~227 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][28]~226 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][28]~226 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \led_processor_0|counter[2][28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][28]~226_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][28] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
cycloneive_lcell_comb \led_processor_0|counter[2][29]~228 (
// Equation(s):
// \led_processor_0|counter[2][29]~228_combout  = (\led_processor_0|counter[2][29]~q  & (!\led_processor_0|counter[2][28]~227 )) # (!\led_processor_0|counter[2][29]~q  & ((\led_processor_0|counter[2][28]~227 ) # (GND)))
// \led_processor_0|counter[2][29]~229  = CARRY((!\led_processor_0|counter[2][28]~227 ) # (!\led_processor_0|counter[2][29]~q ))

	.dataa(\led_processor_0|counter[2][29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][28]~227 ),
	.combout(\led_processor_0|counter[2][29]~228_combout ),
	.cout(\led_processor_0|counter[2][29]~229 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][29]~228 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[2][29]~228 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \led_processor_0|counter[2][29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][29]~228_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][29] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
cycloneive_lcell_comb \led_processor_0|counter[2][30]~230 (
// Equation(s):
// \led_processor_0|counter[2][30]~230_combout  = (\led_processor_0|counter[2][30]~q  & (\led_processor_0|counter[2][29]~229  $ (GND))) # (!\led_processor_0|counter[2][30]~q  & (!\led_processor_0|counter[2][29]~229  & VCC))
// \led_processor_0|counter[2][30]~231  = CARRY((\led_processor_0|counter[2][30]~q  & !\led_processor_0|counter[2][29]~229 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[2][30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[2][29]~229 ),
	.combout(\led_processor_0|counter[2][30]~230_combout ),
	.cout(\led_processor_0|counter[2][30]~231 ));
// synopsys translate_off
defparam \led_processor_0|counter[2][30]~230 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[2][30]~230 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N29
dffeas \led_processor_0|counter[2][30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][30]~230_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][30] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
cycloneive_lcell_comb \led_processor_0|counter[2][31]~232 (
// Equation(s):
// \led_processor_0|counter[2][31]~232_combout  = \led_processor_0|counter[2][31]~q  $ (\led_processor_0|counter[2][30]~231 )

	.dataa(\led_processor_0|counter[2][31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_processor_0|counter[2][30]~231 ),
	.combout(\led_processor_0|counter[2][31]~232_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[2][31]~232 .lut_mask = 16'h5A5A;
defparam \led_processor_0|counter[2][31]~232 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N31
dffeas \led_processor_0|counter[2][31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[2][31]~232_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[2][23]~219_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[2][31] .is_wysiwyg = "true";
defparam \led_processor_0|counter[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N20
cycloneive_lcell_comb \led_processor_0|state~0 (
// Equation(s):
// \led_processor_0|state~0_combout  = (\led_processor_0|counter[2][23]~163_combout ) # ((\led_processor_0|state [2] & ((\led_processor_0|counter[2][31]~q ))) # (!\led_processor_0|state [2] & (led_start[2])))

	.dataa(led_start[2]),
	.datab(\led_processor_0|counter[2][31]~q ),
	.datac(\led_processor_0|state [2]),
	.datad(\led_processor_0|counter[2][23]~163_combout ),
	.cin(gnd),
	.combout(\led_processor_0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|state~0 .lut_mask = 16'hFFCA;
defparam \led_processor_0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N21
dffeas \led_processor_0|state[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|state~0_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|state[2] .is_wysiwyg = "true";
defparam \led_processor_0|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N14
cycloneive_lcell_comb \led_processor_0|led_out[2]~feeder (
// Equation(s):
// \led_processor_0|led_out[2]~feeder_combout  = \led_processor_0|state [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_processor_0|state [2]),
	.cin(gnd),
	.combout(\led_processor_0|led_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out[2]~feeder .lut_mask = 16'hFF00;
defparam \led_processor_0|led_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N15
dffeas \led_processor_0|led_out[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|led_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|led_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|led_out[2] .is_wysiwyg = "true";
defparam \led_processor_0|led_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N20
cycloneive_lcell_comb \led_start[3]~feeder (
// Equation(s):
// \led_start[3]~feeder_combout  = \jc_start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_start[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_start[3]~feeder .lut_mask = 16'hF0F0;
defparam \led_start[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N21
dffeas \led_start[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_start[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_start[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_start[3] .is_wysiwyg = "true";
defparam \led_start[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N0
cycloneive_lcell_comb \led_processor_0|counter[3][0]~234 (
// Equation(s):
// \led_processor_0|counter[3][0]~234_combout  = \led_processor_0|counter[3][0]~q  $ (VCC)
// \led_processor_0|counter[3][0]~235  = CARRY(\led_processor_0|counter[3][0]~q )

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][0]~234_combout ),
	.cout(\led_processor_0|counter[3][0]~235 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][0]~234 .lut_mask = 16'h33CC;
defparam \led_processor_0|counter[3][0]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N1
dffeas \led_processor_0|counter[3][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][0]~234_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][0] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N2
cycloneive_lcell_comb \led_processor_0|counter[3][1]~236 (
// Equation(s):
// \led_processor_0|counter[3][1]~236_combout  = (\led_processor_0|counter[3][1]~q  & (!\led_processor_0|counter[3][0]~235 )) # (!\led_processor_0|counter[3][1]~q  & ((\led_processor_0|counter[3][0]~235 ) # (GND)))
// \led_processor_0|counter[3][1]~237  = CARRY((!\led_processor_0|counter[3][0]~235 ) # (!\led_processor_0|counter[3][1]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][0]~235 ),
	.combout(\led_processor_0|counter[3][1]~236_combout ),
	.cout(\led_processor_0|counter[3][1]~237 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][1]~236 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][1]~236 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N3
dffeas \led_processor_0|counter[3][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][1]~236_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][1] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N4
cycloneive_lcell_comb \led_processor_0|counter[3][2]~238 (
// Equation(s):
// \led_processor_0|counter[3][2]~238_combout  = (\led_processor_0|counter[3][2]~q  & (\led_processor_0|counter[3][1]~237  $ (GND))) # (!\led_processor_0|counter[3][2]~q  & (!\led_processor_0|counter[3][1]~237  & VCC))
// \led_processor_0|counter[3][2]~239  = CARRY((\led_processor_0|counter[3][2]~q  & !\led_processor_0|counter[3][1]~237 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][1]~237 ),
	.combout(\led_processor_0|counter[3][2]~238_combout ),
	.cout(\led_processor_0|counter[3][2]~239 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][2]~238 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][2]~238 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N5
dffeas \led_processor_0|counter[3][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][2]~238_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][2] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N6
cycloneive_lcell_comb \led_processor_0|counter[3][3]~240 (
// Equation(s):
// \led_processor_0|counter[3][3]~240_combout  = (\led_processor_0|counter[3][3]~q  & (!\led_processor_0|counter[3][2]~239 )) # (!\led_processor_0|counter[3][3]~q  & ((\led_processor_0|counter[3][2]~239 ) # (GND)))
// \led_processor_0|counter[3][3]~241  = CARRY((!\led_processor_0|counter[3][2]~239 ) # (!\led_processor_0|counter[3][3]~q ))

	.dataa(\led_processor_0|counter[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][2]~239 ),
	.combout(\led_processor_0|counter[3][3]~240_combout ),
	.cout(\led_processor_0|counter[3][3]~241 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][3]~240 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][3]~240 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N7
dffeas \led_processor_0|counter[3][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][3]~240_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][3] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N8
cycloneive_lcell_comb \led_processor_0|counter[3][4]~242 (
// Equation(s):
// \led_processor_0|counter[3][4]~242_combout  = (\led_processor_0|counter[3][4]~q  & (\led_processor_0|counter[3][3]~241  $ (GND))) # (!\led_processor_0|counter[3][4]~q  & (!\led_processor_0|counter[3][3]~241  & VCC))
// \led_processor_0|counter[3][4]~243  = CARRY((\led_processor_0|counter[3][4]~q  & !\led_processor_0|counter[3][3]~241 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][3]~241 ),
	.combout(\led_processor_0|counter[3][4]~242_combout ),
	.cout(\led_processor_0|counter[3][4]~243 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][4]~242 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][4]~242 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N9
dffeas \led_processor_0|counter[3][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][4]~242_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][4] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N10
cycloneive_lcell_comb \led_processor_0|counter[3][5]~244 (
// Equation(s):
// \led_processor_0|counter[3][5]~244_combout  = (\led_processor_0|counter[3][5]~q  & (!\led_processor_0|counter[3][4]~243 )) # (!\led_processor_0|counter[3][5]~q  & ((\led_processor_0|counter[3][4]~243 ) # (GND)))
// \led_processor_0|counter[3][5]~245  = CARRY((!\led_processor_0|counter[3][4]~243 ) # (!\led_processor_0|counter[3][5]~q ))

	.dataa(\led_processor_0|counter[3][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][4]~243 ),
	.combout(\led_processor_0|counter[3][5]~244_combout ),
	.cout(\led_processor_0|counter[3][5]~245 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][5]~244 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][5]~244 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N11
dffeas \led_processor_0|counter[3][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][5]~244_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][5] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N12
cycloneive_lcell_comb \led_processor_0|counter[3][6]~246 (
// Equation(s):
// \led_processor_0|counter[3][6]~246_combout  = (\led_processor_0|counter[3][6]~q  & (\led_processor_0|counter[3][5]~245  $ (GND))) # (!\led_processor_0|counter[3][6]~q  & (!\led_processor_0|counter[3][5]~245  & VCC))
// \led_processor_0|counter[3][6]~247  = CARRY((\led_processor_0|counter[3][6]~q  & !\led_processor_0|counter[3][5]~245 ))

	.dataa(\led_processor_0|counter[3][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][5]~245 ),
	.combout(\led_processor_0|counter[3][6]~246_combout ),
	.cout(\led_processor_0|counter[3][6]~247 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][6]~246 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[3][6]~246 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N13
dffeas \led_processor_0|counter[3][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][6]~246_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][6] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N14
cycloneive_lcell_comb \led_processor_0|counter[3][7]~248 (
// Equation(s):
// \led_processor_0|counter[3][7]~248_combout  = (\led_processor_0|counter[3][7]~q  & (!\led_processor_0|counter[3][6]~247 )) # (!\led_processor_0|counter[3][7]~q  & ((\led_processor_0|counter[3][6]~247 ) # (GND)))
// \led_processor_0|counter[3][7]~249  = CARRY((!\led_processor_0|counter[3][6]~247 ) # (!\led_processor_0|counter[3][7]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][6]~247 ),
	.combout(\led_processor_0|counter[3][7]~248_combout ),
	.cout(\led_processor_0|counter[3][7]~249 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][7]~248 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][7]~248 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N15
dffeas \led_processor_0|counter[3][7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][7]~248_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][7] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N16
cycloneive_lcell_comb \led_processor_0|counter[3][8]~250 (
// Equation(s):
// \led_processor_0|counter[3][8]~250_combout  = (\led_processor_0|counter[3][8]~q  & (\led_processor_0|counter[3][7]~249  $ (GND))) # (!\led_processor_0|counter[3][8]~q  & (!\led_processor_0|counter[3][7]~249  & VCC))
// \led_processor_0|counter[3][8]~251  = CARRY((\led_processor_0|counter[3][8]~q  & !\led_processor_0|counter[3][7]~249 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][7]~249 ),
	.combout(\led_processor_0|counter[3][8]~250_combout ),
	.cout(\led_processor_0|counter[3][8]~251 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][8]~250 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][8]~250 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N17
dffeas \led_processor_0|counter[3][8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][8]~250_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][8] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N18
cycloneive_lcell_comb \led_processor_0|counter[3][9]~252 (
// Equation(s):
// \led_processor_0|counter[3][9]~252_combout  = (\led_processor_0|counter[3][9]~q  & (!\led_processor_0|counter[3][8]~251 )) # (!\led_processor_0|counter[3][9]~q  & ((\led_processor_0|counter[3][8]~251 ) # (GND)))
// \led_processor_0|counter[3][9]~253  = CARRY((!\led_processor_0|counter[3][8]~251 ) # (!\led_processor_0|counter[3][9]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][8]~251 ),
	.combout(\led_processor_0|counter[3][9]~252_combout ),
	.cout(\led_processor_0|counter[3][9]~253 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][9]~252 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][9]~252 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N19
dffeas \led_processor_0|counter[3][9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][9]~252_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][9] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N20
cycloneive_lcell_comb \led_processor_0|counter[3][10]~254 (
// Equation(s):
// \led_processor_0|counter[3][10]~254_combout  = (\led_processor_0|counter[3][10]~q  & (\led_processor_0|counter[3][9]~253  $ (GND))) # (!\led_processor_0|counter[3][10]~q  & (!\led_processor_0|counter[3][9]~253  & VCC))
// \led_processor_0|counter[3][10]~255  = CARRY((\led_processor_0|counter[3][10]~q  & !\led_processor_0|counter[3][9]~253 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][9]~253 ),
	.combout(\led_processor_0|counter[3][10]~254_combout ),
	.cout(\led_processor_0|counter[3][10]~255 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][10]~254 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][10]~254 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N21
dffeas \led_processor_0|counter[3][10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][10]~254_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][10] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N22
cycloneive_lcell_comb \led_processor_0|counter[3][11]~256 (
// Equation(s):
// \led_processor_0|counter[3][11]~256_combout  = (\led_processor_0|counter[3][11]~q  & (!\led_processor_0|counter[3][10]~255 )) # (!\led_processor_0|counter[3][11]~q  & ((\led_processor_0|counter[3][10]~255 ) # (GND)))
// \led_processor_0|counter[3][11]~257  = CARRY((!\led_processor_0|counter[3][10]~255 ) # (!\led_processor_0|counter[3][11]~q ))

	.dataa(\led_processor_0|counter[3][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][10]~255 ),
	.combout(\led_processor_0|counter[3][11]~256_combout ),
	.cout(\led_processor_0|counter[3][11]~257 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][11]~256 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][11]~256 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N23
dffeas \led_processor_0|counter[3][11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][11]~256_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][11] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N24
cycloneive_lcell_comb \led_processor_0|counter[3][12]~258 (
// Equation(s):
// \led_processor_0|counter[3][12]~258_combout  = (\led_processor_0|counter[3][12]~q  & (\led_processor_0|counter[3][11]~257  $ (GND))) # (!\led_processor_0|counter[3][12]~q  & (!\led_processor_0|counter[3][11]~257  & VCC))
// \led_processor_0|counter[3][12]~259  = CARRY((\led_processor_0|counter[3][12]~q  & !\led_processor_0|counter[3][11]~257 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][11]~257 ),
	.combout(\led_processor_0|counter[3][12]~258_combout ),
	.cout(\led_processor_0|counter[3][12]~259 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][12]~258 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][12]~258 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N25
dffeas \led_processor_0|counter[3][12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][12]~258_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][12] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N26
cycloneive_lcell_comb \led_processor_0|counter[3][13]~260 (
// Equation(s):
// \led_processor_0|counter[3][13]~260_combout  = (\led_processor_0|counter[3][13]~q  & (!\led_processor_0|counter[3][12]~259 )) # (!\led_processor_0|counter[3][13]~q  & ((\led_processor_0|counter[3][12]~259 ) # (GND)))
// \led_processor_0|counter[3][13]~261  = CARRY((!\led_processor_0|counter[3][12]~259 ) # (!\led_processor_0|counter[3][13]~q ))

	.dataa(\led_processor_0|counter[3][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][12]~259 ),
	.combout(\led_processor_0|counter[3][13]~260_combout ),
	.cout(\led_processor_0|counter[3][13]~261 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][13]~260 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][13]~260 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N27
dffeas \led_processor_0|counter[3][13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][13]~260_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][13] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N28
cycloneive_lcell_comb \led_processor_0|counter[3][14]~262 (
// Equation(s):
// \led_processor_0|counter[3][14]~262_combout  = (\led_processor_0|counter[3][14]~q  & (\led_processor_0|counter[3][13]~261  $ (GND))) # (!\led_processor_0|counter[3][14]~q  & (!\led_processor_0|counter[3][13]~261  & VCC))
// \led_processor_0|counter[3][14]~263  = CARRY((\led_processor_0|counter[3][14]~q  & !\led_processor_0|counter[3][13]~261 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][13]~261 ),
	.combout(\led_processor_0|counter[3][14]~262_combout ),
	.cout(\led_processor_0|counter[3][14]~263 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][14]~262 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][14]~262 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N29
dffeas \led_processor_0|counter[3][14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][14]~262_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][14] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N30
cycloneive_lcell_comb \led_processor_0|counter[3][15]~264 (
// Equation(s):
// \led_processor_0|counter[3][15]~264_combout  = (\led_processor_0|counter[3][15]~q  & (!\led_processor_0|counter[3][14]~263 )) # (!\led_processor_0|counter[3][15]~q  & ((\led_processor_0|counter[3][14]~263 ) # (GND)))
// \led_processor_0|counter[3][15]~265  = CARRY((!\led_processor_0|counter[3][14]~263 ) # (!\led_processor_0|counter[3][15]~q ))

	.dataa(\led_processor_0|counter[3][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][14]~263 ),
	.combout(\led_processor_0|counter[3][15]~264_combout ),
	.cout(\led_processor_0|counter[3][15]~265 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][15]~264 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][15]~264 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y40_N31
dffeas \led_processor_0|counter[3][15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][15]~264_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][15] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N0
cycloneive_lcell_comb \led_processor_0|counter[3][16]~266 (
// Equation(s):
// \led_processor_0|counter[3][16]~266_combout  = (\led_processor_0|counter[3][16]~q  & (\led_processor_0|counter[3][15]~265  $ (GND))) # (!\led_processor_0|counter[3][16]~q  & (!\led_processor_0|counter[3][15]~265  & VCC))
// \led_processor_0|counter[3][16]~267  = CARRY((\led_processor_0|counter[3][16]~q  & !\led_processor_0|counter[3][15]~265 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][15]~265 ),
	.combout(\led_processor_0|counter[3][16]~266_combout ),
	.cout(\led_processor_0|counter[3][16]~267 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][16]~266 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][16]~266 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N1
dffeas \led_processor_0|counter[3][16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][16]~266_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][16] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N2
cycloneive_lcell_comb \led_processor_0|counter[3][17]~268 (
// Equation(s):
// \led_processor_0|counter[3][17]~268_combout  = (\led_processor_0|counter[3][17]~q  & (!\led_processor_0|counter[3][16]~267 )) # (!\led_processor_0|counter[3][17]~q  & ((\led_processor_0|counter[3][16]~267 ) # (GND)))
// \led_processor_0|counter[3][17]~269  = CARRY((!\led_processor_0|counter[3][16]~267 ) # (!\led_processor_0|counter[3][17]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][16]~267 ),
	.combout(\led_processor_0|counter[3][17]~268_combout ),
	.cout(\led_processor_0|counter[3][17]~269 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][17]~268 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][17]~268 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N3
dffeas \led_processor_0|counter[3][17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][17]~268_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][17] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N4
cycloneive_lcell_comb \led_processor_0|counter[3][18]~270 (
// Equation(s):
// \led_processor_0|counter[3][18]~270_combout  = (\led_processor_0|counter[3][18]~q  & (\led_processor_0|counter[3][17]~269  $ (GND))) # (!\led_processor_0|counter[3][18]~q  & (!\led_processor_0|counter[3][17]~269  & VCC))
// \led_processor_0|counter[3][18]~271  = CARRY((\led_processor_0|counter[3][18]~q  & !\led_processor_0|counter[3][17]~269 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][17]~269 ),
	.combout(\led_processor_0|counter[3][18]~270_combout ),
	.cout(\led_processor_0|counter[3][18]~271 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][18]~270 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][18]~270 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N5
dffeas \led_processor_0|counter[3][18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][18]~270_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][18] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N6
cycloneive_lcell_comb \led_processor_0|counter[3][19]~272 (
// Equation(s):
// \led_processor_0|counter[3][19]~272_combout  = (\led_processor_0|counter[3][19]~q  & (!\led_processor_0|counter[3][18]~271 )) # (!\led_processor_0|counter[3][19]~q  & ((\led_processor_0|counter[3][18]~271 ) # (GND)))
// \led_processor_0|counter[3][19]~273  = CARRY((!\led_processor_0|counter[3][18]~271 ) # (!\led_processor_0|counter[3][19]~q ))

	.dataa(\led_processor_0|counter[3][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][18]~271 ),
	.combout(\led_processor_0|counter[3][19]~272_combout ),
	.cout(\led_processor_0|counter[3][19]~273 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][19]~272 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][19]~272 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N7
dffeas \led_processor_0|counter[3][19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][19]~272_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][19] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N8
cycloneive_lcell_comb \led_processor_0|counter[3][20]~274 (
// Equation(s):
// \led_processor_0|counter[3][20]~274_combout  = (\led_processor_0|counter[3][20]~q  & (\led_processor_0|counter[3][19]~273  $ (GND))) # (!\led_processor_0|counter[3][20]~q  & (!\led_processor_0|counter[3][19]~273  & VCC))
// \led_processor_0|counter[3][20]~275  = CARRY((\led_processor_0|counter[3][20]~q  & !\led_processor_0|counter[3][19]~273 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][19]~273 ),
	.combout(\led_processor_0|counter[3][20]~274_combout ),
	.cout(\led_processor_0|counter[3][20]~275 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][20]~274 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][20]~274 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N9
dffeas \led_processor_0|counter[3][20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][20]~274_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][20] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N10
cycloneive_lcell_comb \led_processor_0|counter[3][21]~276 (
// Equation(s):
// \led_processor_0|counter[3][21]~276_combout  = (\led_processor_0|counter[3][21]~q  & (!\led_processor_0|counter[3][20]~275 )) # (!\led_processor_0|counter[3][21]~q  & ((\led_processor_0|counter[3][20]~275 ) # (GND)))
// \led_processor_0|counter[3][21]~277  = CARRY((!\led_processor_0|counter[3][20]~275 ) # (!\led_processor_0|counter[3][21]~q ))

	.dataa(\led_processor_0|counter[3][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][20]~275 ),
	.combout(\led_processor_0|counter[3][21]~276_combout ),
	.cout(\led_processor_0|counter[3][21]~277 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][21]~276 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][21]~276 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N11
dffeas \led_processor_0|counter[3][21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][21]~276_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][21] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N12
cycloneive_lcell_comb \led_processor_0|counter[3][22]~278 (
// Equation(s):
// \led_processor_0|counter[3][22]~278_combout  = (\led_processor_0|counter[3][22]~q  & (\led_processor_0|counter[3][21]~277  $ (GND))) # (!\led_processor_0|counter[3][22]~q  & (!\led_processor_0|counter[3][21]~277  & VCC))
// \led_processor_0|counter[3][22]~279  = CARRY((\led_processor_0|counter[3][22]~q  & !\led_processor_0|counter[3][21]~277 ))

	.dataa(\led_processor_0|counter[3][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][21]~277 ),
	.combout(\led_processor_0|counter[3][22]~278_combout ),
	.cout(\led_processor_0|counter[3][22]~279 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][22]~278 .lut_mask = 16'hA50A;
defparam \led_processor_0|counter[3][22]~278 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N13
dffeas \led_processor_0|counter[3][22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][22]~278_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][22] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N14
cycloneive_lcell_comb \led_processor_0|counter[3][23]~280 (
// Equation(s):
// \led_processor_0|counter[3][23]~280_combout  = (\led_processor_0|counter[3][23]~q  & (!\led_processor_0|counter[3][22]~279 )) # (!\led_processor_0|counter[3][23]~q  & ((\led_processor_0|counter[3][22]~279 ) # (GND)))
// \led_processor_0|counter[3][23]~281  = CARRY((!\led_processor_0|counter[3][22]~279 ) # (!\led_processor_0|counter[3][23]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][22]~279 ),
	.combout(\led_processor_0|counter[3][23]~280_combout ),
	.cout(\led_processor_0|counter[3][23]~281 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][23]~280 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][23]~280 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N15
dffeas \led_processor_0|counter[3][23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][23]~280_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][23] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N16
cycloneive_lcell_comb \led_processor_0|counter[3][24]~282 (
// Equation(s):
// \led_processor_0|counter[3][24]~282_combout  = (\led_processor_0|counter[3][24]~q  & (\led_processor_0|counter[3][23]~281  $ (GND))) # (!\led_processor_0|counter[3][24]~q  & (!\led_processor_0|counter[3][23]~281  & VCC))
// \led_processor_0|counter[3][24]~283  = CARRY((\led_processor_0|counter[3][24]~q  & !\led_processor_0|counter[3][23]~281 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][23]~281 ),
	.combout(\led_processor_0|counter[3][24]~282_combout ),
	.cout(\led_processor_0|counter[3][24]~283 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~282 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][24]~282 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N17
dffeas \led_processor_0|counter[3][24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][24]~282_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][24] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N18
cycloneive_lcell_comb \led_processor_0|counter[3][25]~284 (
// Equation(s):
// \led_processor_0|counter[3][25]~284_combout  = (\led_processor_0|counter[3][25]~q  & (!\led_processor_0|counter[3][24]~283 )) # (!\led_processor_0|counter[3][25]~q  & ((\led_processor_0|counter[3][24]~283 ) # (GND)))
// \led_processor_0|counter[3][25]~285  = CARRY((!\led_processor_0|counter[3][24]~283 ) # (!\led_processor_0|counter[3][25]~q ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][24]~283 ),
	.combout(\led_processor_0|counter[3][25]~284_combout ),
	.cout(\led_processor_0|counter[3][25]~285 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][25]~284 .lut_mask = 16'h3C3F;
defparam \led_processor_0|counter[3][25]~284 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N19
dffeas \led_processor_0|counter[3][25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][25]~284_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][25] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N20
cycloneive_lcell_comb \led_processor_0|counter[3][26]~286 (
// Equation(s):
// \led_processor_0|counter[3][26]~286_combout  = (\led_processor_0|counter[3][26]~q  & (\led_processor_0|counter[3][25]~285  $ (GND))) # (!\led_processor_0|counter[3][26]~q  & (!\led_processor_0|counter[3][25]~285  & VCC))
// \led_processor_0|counter[3][26]~287  = CARRY((\led_processor_0|counter[3][26]~q  & !\led_processor_0|counter[3][25]~285 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][25]~285 ),
	.combout(\led_processor_0|counter[3][26]~286_combout ),
	.cout(\led_processor_0|counter[3][26]~287 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][26]~286 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][26]~286 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N21
dffeas \led_processor_0|counter[3][26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][26]~286_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][26] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N12
cycloneive_lcell_comb \led_processor_0|counter[3][24]~164 (
// Equation(s):
// \led_processor_0|counter[3][24]~164_combout  = (!\led_processor_0|counter[3][26]~q  & (!\led_processor_0|counter[3][25]~q  & (!\led_processor_0|counter[3][24]~q  & \led_processor_0|state [3])))

	.dataa(\led_processor_0|counter[3][26]~q ),
	.datab(\led_processor_0|counter[3][25]~q ),
	.datac(\led_processor_0|counter[3][24]~q ),
	.datad(\led_processor_0|state [3]),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~164 .lut_mask = 16'h0100;
defparam \led_processor_0|counter[3][24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N22
cycloneive_lcell_comb \led_processor_0|counter[3][27]~288 (
// Equation(s):
// \led_processor_0|counter[3][27]~288_combout  = (\led_processor_0|counter[3][27]~q  & (!\led_processor_0|counter[3][26]~287 )) # (!\led_processor_0|counter[3][27]~q  & ((\led_processor_0|counter[3][26]~287 ) # (GND)))
// \led_processor_0|counter[3][27]~289  = CARRY((!\led_processor_0|counter[3][26]~287 ) # (!\led_processor_0|counter[3][27]~q ))

	.dataa(\led_processor_0|counter[3][27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][26]~287 ),
	.combout(\led_processor_0|counter[3][27]~288_combout ),
	.cout(\led_processor_0|counter[3][27]~289 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][27]~288 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][27]~288 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N23
dffeas \led_processor_0|counter[3][27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][27]~288_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][27] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N24
cycloneive_lcell_comb \led_processor_0|counter[3][28]~290 (
// Equation(s):
// \led_processor_0|counter[3][28]~290_combout  = (\led_processor_0|counter[3][28]~q  & (\led_processor_0|counter[3][27]~289  $ (GND))) # (!\led_processor_0|counter[3][28]~q  & (!\led_processor_0|counter[3][27]~289  & VCC))
// \led_processor_0|counter[3][28]~291  = CARRY((\led_processor_0|counter[3][28]~q  & !\led_processor_0|counter[3][27]~289 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][27]~289 ),
	.combout(\led_processor_0|counter[3][28]~290_combout ),
	.cout(\led_processor_0|counter[3][28]~291 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][28]~290 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][28]~290 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N25
dffeas \led_processor_0|counter[3][28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][28]~290_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][28] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N26
cycloneive_lcell_comb \led_processor_0|counter[3][29]~292 (
// Equation(s):
// \led_processor_0|counter[3][29]~292_combout  = (\led_processor_0|counter[3][29]~q  & (!\led_processor_0|counter[3][28]~291 )) # (!\led_processor_0|counter[3][29]~q  & ((\led_processor_0|counter[3][28]~291 ) # (GND)))
// \led_processor_0|counter[3][29]~293  = CARRY((!\led_processor_0|counter[3][28]~291 ) # (!\led_processor_0|counter[3][29]~q ))

	.dataa(\led_processor_0|counter[3][29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][28]~291 ),
	.combout(\led_processor_0|counter[3][29]~292_combout ),
	.cout(\led_processor_0|counter[3][29]~293 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][29]~292 .lut_mask = 16'h5A5F;
defparam \led_processor_0|counter[3][29]~292 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N27
dffeas \led_processor_0|counter[3][29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][29]~292_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][29] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N28
cycloneive_lcell_comb \led_processor_0|counter[3][30]~294 (
// Equation(s):
// \led_processor_0|counter[3][30]~294_combout  = (\led_processor_0|counter[3][30]~q  & (\led_processor_0|counter[3][29]~293  $ (GND))) # (!\led_processor_0|counter[3][30]~q  & (!\led_processor_0|counter[3][29]~293  & VCC))
// \led_processor_0|counter[3][30]~295  = CARRY((\led_processor_0|counter[3][30]~q  & !\led_processor_0|counter[3][29]~293 ))

	.dataa(gnd),
	.datab(\led_processor_0|counter[3][30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_processor_0|counter[3][29]~293 ),
	.combout(\led_processor_0|counter[3][30]~294_combout ),
	.cout(\led_processor_0|counter[3][30]~295 ));
// synopsys translate_off
defparam \led_processor_0|counter[3][30]~294 .lut_mask = 16'hC30C;
defparam \led_processor_0|counter[3][30]~294 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N29
dffeas \led_processor_0|counter[3][30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][30]~294_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][30] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N30
cycloneive_lcell_comb \led_processor_0|counter[3][31]~296 (
// Equation(s):
// \led_processor_0|counter[3][31]~296_combout  = \led_processor_0|counter[3][31]~q  $ (\led_processor_0|counter[3][30]~295 )

	.dataa(\led_processor_0|counter[3][31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_processor_0|counter[3][30]~295 ),
	.combout(\led_processor_0|counter[3][31]~296_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][31]~296 .lut_mask = 16'h5A5A;
defparam \led_processor_0|counter[3][31]~296 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y39_N31
dffeas \led_processor_0|counter[3][31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|counter[3][31]~296_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\led_processor_0|counter[3][24]~168_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|counter[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|counter[3][31] .is_wysiwyg = "true";
defparam \led_processor_0|counter[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N20
cycloneive_lcell_comb \led_processor_0|counter[3][24]~165 (
// Equation(s):
// \led_processor_0|counter[3][24]~165_combout  = (!\led_processor_0|counter[3][30]~q  & (!\led_processor_0|counter[3][27]~q  & (!\led_processor_0|counter[3][29]~q  & !\led_processor_0|counter[3][28]~q )))

	.dataa(\led_processor_0|counter[3][30]~q ),
	.datab(\led_processor_0|counter[3][27]~q ),
	.datac(\led_processor_0|counter[3][29]~q ),
	.datad(\led_processor_0|counter[3][28]~q ),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~165 .lut_mask = 16'h0001;
defparam \led_processor_0|counter[3][24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N6
cycloneive_lcell_comb \led_processor_0|LessThan6~1 (
// Equation(s):
// \led_processor_0|LessThan6~1_combout  = (!\led_processor_0|counter[3][17]~q  & (!\led_processor_0|counter[3][22]~q  & (!\led_processor_0|counter[3][16]~q  & !\led_processor_0|counter[3][21]~q )))

	.dataa(\led_processor_0|counter[3][17]~q ),
	.datab(\led_processor_0|counter[3][22]~q ),
	.datac(\led_processor_0|counter[3][16]~q ),
	.datad(\led_processor_0|counter[3][21]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan6~1 .lut_mask = 16'h0001;
defparam \led_processor_0|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N4
cycloneive_lcell_comb \led_processor_0|LessThan6~2 (
// Equation(s):
// \led_processor_0|LessThan6~2_combout  = (((!\led_processor_0|counter[3][7]~q  & !\led_processor_0|counter[3][8]~q )) # (!\led_processor_0|counter[3][10]~q )) # (!\led_processor_0|counter[3][9]~q )

	.dataa(\led_processor_0|counter[3][7]~q ),
	.datab(\led_processor_0|counter[3][9]~q ),
	.datac(\led_processor_0|counter[3][8]~q ),
	.datad(\led_processor_0|counter[3][10]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan6~2 .lut_mask = 16'h37FF;
defparam \led_processor_0|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N30
cycloneive_lcell_comb \led_processor_0|LessThan6~3 (
// Equation(s):
// \led_processor_0|LessThan6~3_combout  = (!\led_processor_0|counter[3][13]~q  & (!\led_processor_0|counter[3][14]~q  & (\led_processor_0|LessThan6~2_combout  & !\led_processor_0|counter[3][11]~q )))

	.dataa(\led_processor_0|counter[3][13]~q ),
	.datab(\led_processor_0|counter[3][14]~q ),
	.datac(\led_processor_0|LessThan6~2_combout ),
	.datad(\led_processor_0|counter[3][11]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan6~3 .lut_mask = 16'h0010;
defparam \led_processor_0|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N28
cycloneive_lcell_comb \led_processor_0|LessThan6~4 (
// Equation(s):
// \led_processor_0|LessThan6~4_combout  = ((!\led_processor_0|counter[3][14]~q  & (!\led_processor_0|counter[3][13]~q  & !\led_processor_0|counter[3][12]~q ))) # (!\led_processor_0|counter[3][15]~q )

	.dataa(\led_processor_0|counter[3][15]~q ),
	.datab(\led_processor_0|counter[3][14]~q ),
	.datac(\led_processor_0|counter[3][13]~q ),
	.datad(\led_processor_0|counter[3][12]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan6~4 .lut_mask = 16'h5557;
defparam \led_processor_0|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N8
cycloneive_lcell_comb \led_processor_0|counter[3][24]~166 (
// Equation(s):
// \led_processor_0|counter[3][24]~166_combout  = (\led_processor_0|LessThan6~1_combout  & (!\led_processor_0|counter[3][18]~q  & ((\led_processor_0|LessThan6~3_combout ) # (\led_processor_0|LessThan6~4_combout ))))

	.dataa(\led_processor_0|LessThan6~1_combout ),
	.datab(\led_processor_0|counter[3][18]~q ),
	.datac(\led_processor_0|LessThan6~3_combout ),
	.datad(\led_processor_0|LessThan6~4_combout ),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~166 .lut_mask = 16'h2220;
defparam \led_processor_0|counter[3][24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N10
cycloneive_lcell_comb \led_processor_0|LessThan6~0 (
// Equation(s):
// \led_processor_0|LessThan6~0_combout  = (!\led_processor_0|counter[3][22]~q  & (!\led_processor_0|counter[3][21]~q  & ((!\led_processor_0|counter[3][19]~q ) # (!\led_processor_0|counter[3][20]~q ))))

	.dataa(\led_processor_0|counter[3][20]~q ),
	.datab(\led_processor_0|counter[3][22]~q ),
	.datac(\led_processor_0|counter[3][19]~q ),
	.datad(\led_processor_0|counter[3][21]~q ),
	.cin(gnd),
	.combout(\led_processor_0|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|LessThan6~0 .lut_mask = 16'h0013;
defparam \led_processor_0|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N22
cycloneive_lcell_comb \led_processor_0|counter[3][24]~167 (
// Equation(s):
// \led_processor_0|counter[3][24]~167_combout  = (\led_processor_0|counter[3][24]~165_combout  & (((\led_processor_0|counter[3][24]~166_combout ) # (\led_processor_0|LessThan6~0_combout )) # (!\led_processor_0|counter[3][23]~q )))

	.dataa(\led_processor_0|counter[3][23]~q ),
	.datab(\led_processor_0|counter[3][24]~165_combout ),
	.datac(\led_processor_0|counter[3][24]~166_combout ),
	.datad(\led_processor_0|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~167 .lut_mask = 16'hCCC4;
defparam \led_processor_0|counter[3][24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N0
cycloneive_lcell_comb \led_processor_0|counter[3][24]~168 (
// Equation(s):
// \led_processor_0|counter[3][24]~168_combout  = (\led_processor_0|counter[3][24]~164_combout  & (!\led_processor_0|counter[3][24]~167_combout  & ((!\led_processor_0|state [3]) # (!\led_processor_0|counter[3][31]~q )))) # 
// (!\led_processor_0|counter[3][24]~164_combout  & (((!\led_processor_0|state [3])) # (!\led_processor_0|counter[3][31]~q )))

	.dataa(\led_processor_0|counter[3][24]~164_combout ),
	.datab(\led_processor_0|counter[3][31]~q ),
	.datac(\led_processor_0|counter[3][24]~167_combout ),
	.datad(\led_processor_0|state [3]),
	.cin(gnd),
	.combout(\led_processor_0|counter[3][24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|counter[3][24]~168 .lut_mask = 16'h135F;
defparam \led_processor_0|counter[3][24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N18
cycloneive_lcell_comb \led_processor_0|state~1 (
// Equation(s):
// \led_processor_0|state~1_combout  = ((led_start[3] & !\led_processor_0|state [3])) # (!\led_processor_0|counter[3][24]~168_combout )

	.dataa(led_start[3]),
	.datab(gnd),
	.datac(\led_processor_0|state [3]),
	.datad(\led_processor_0|counter[3][24]~168_combout ),
	.cin(gnd),
	.combout(\led_processor_0|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|state~1 .lut_mask = 16'h0AFF;
defparam \led_processor_0|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N19
dffeas \led_processor_0|state[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|state~1_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|state[3] .is_wysiwyg = "true";
defparam \led_processor_0|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N4
cycloneive_lcell_comb \led_processor_0|led_out[3]~feeder (
// Equation(s):
// \led_processor_0|led_out[3]~feeder_combout  = \led_processor_0|state [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_processor_0|state [3]),
	.cin(gnd),
	.combout(\led_processor_0|led_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_processor_0|led_out[3]~feeder .lut_mask = 16'hFF00;
defparam \led_processor_0|led_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N5
dffeas \led_processor_0|led_out[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\led_processor_0|led_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\startup_reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_processor_0|led_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_processor_0|led_out[3] .is_wysiwyg = "true";
defparam \led_processor_0|led_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y27_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFF8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'h8F80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hC808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hCC18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hBCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hF400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hEEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hBAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hC444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h3F31;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h8D88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h3F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h8D88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hDFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h8E90;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hE61A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h222E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h5316;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h3A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h1442;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hA3A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h5400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hCDCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hEE20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h2220;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 16'hDFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .lut_mask = 16'hFCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34 .lut_mask = 16'h44CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF5F5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hDFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|trigger_in_reg~feeder (
// Equation(s):
// \auto_signaltap_0|trigger_in_reg~feeder_combout  = \dbg_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dbg_reset~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|trigger_in_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|trigger_in_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|trigger_in_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \auto_signaltap_0|trigger_in_reg (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|trigger_in_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|trigger_in_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|trigger_in_reg .is_wysiwyg = "true";
defparam \auto_signaltap_0|trigger_in_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|trigger_in_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|trigger_in_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datac(\auto_signaltap_0|trigger_in_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 .lut_mask = 16'h3C3C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'h88CE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hA010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~43_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 .lut_mask = 16'h3C3C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 .lut_mask = 16'h4800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h1011;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 16'h44FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 .lut_mask = 16'h2300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .lut_mask = 16'h2300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .lut_mask = 16'h5450;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 .lut_mask = 16'hFCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hFC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout  = \dbg_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dbg_reset~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h0C0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h0B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h2202;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hFF04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hC3D2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hC800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 16'hAAC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 16'h0D08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h6620;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF2F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w[2] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w[2] .lut_mask = 16'h4400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = \dbg_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dbg_reset~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h3000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .lut_mask = 16'hFFFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hAEAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y23_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w[2] (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w[2] .lut_mask = 16'h0030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w[2] (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w[2] .lut_mask = 16'h3000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'hCCE2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w[2] (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w[2] .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y24_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hF838;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N8
cycloneive_lcell_comb \jc_ctrl_0|int_dds_pll_cs~_wirecell (
// Equation(s):
// \jc_ctrl_0|int_dds_pll_cs~_wirecell_combout  = !\jc_ctrl_0|int_dds_pll_cs~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|int_dds_pll_cs~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|int_dds_pll_cs~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|int_dds_pll_cs~_wirecell .lut_mask = 16'h0F0F;
defparam \jc_ctrl_0|int_dds_pll_cs~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \jc_ctrl_0|int_dds_pll_cs~_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|int_dds_pll_cs~_wirecell_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y23_N25
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y23_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'hFC22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hBBC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h000A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout  = \int_dds_pll_sdo~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\int_dds_pll_sdo~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N5
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y19_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11 .lut_mask = 16'hF388;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout  = \jc_start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N11
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y24_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y19_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hB800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y22_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'h00E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hFFEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[5]~11_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \jc_ctrl_0|spi_jc|MOSI~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|spi_jc|MOSI~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N13
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9 .lut_mask = 16'hB8CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \jc_ctrl_0|spi_jc|SCK~_wirecell (
// Equation(s):
// \jc_ctrl_0|spi_jc|SCK~_wirecell_combout  = !\jc_ctrl_0|spi_jc|SCK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|spi_jc|SCK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jc_ctrl_0|spi_jc|SCK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \jc_ctrl_0|spi_jc|SCK~_wirecell .lut_mask = 16'h0F0F;
defparam \jc_ctrl_0|spi_jc|SCK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \jc_ctrl_0|spi_jc|SCK~_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jc_ctrl_0|spi_jc|SCK~_wirecell_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6 .lut_mask = 16'hFC22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7 .lut_mask = 16'hEA62;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \jc_ctrl_0|int_dds_pll_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\jc_ctrl_0|int_dds_pll_reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N17
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode268w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y22_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode255w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4 .lut_mask = 16'hEE30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y22_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode276w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode284w [2]),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c24:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5 .lut_mask = 16'hE4AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[1]~3_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .lut_mask = 16'h040C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5 .lut_mask = 16'h65CF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h48C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2 .lut_mask = 16'hFFEF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3 .lut_mask = 16'h3F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 16'h0CC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h48C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'hEE30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'hB8CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'hFA44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'hDDA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'hF388;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'hEE30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hE2CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'hFC22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'hBBC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'hEE30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'hE2CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .lut_mask = 16'hE6A2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|~VCC~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .lut_mask = 16'hF388;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .lut_mask = 16'hBA30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .lut_mask = 16'h5AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 16'hE2C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 16'h3000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 16'h0200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 .lut_mask = 16'h00F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .lut_mask = 16'h0550;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .lut_mask = 16'h8AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .lut_mask = 16'hD0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .lut_mask = 16'hD0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 16'hECA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .lut_mask = 16'hC8C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h10F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h04CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hB8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h3700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h5500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0111;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h30B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hB830;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 16'hACCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 16'h0400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .lut_mask = 16'hFFFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \int_dds_fb[0]~input (
	.i(int_dds_fb[0]),
	.ibar(gnd),
	.o(\int_dds_fb[0]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[0]~input .bus_hold = "false";
defparam \int_dds_fb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \int_dds_fb[1]~input (
	.i(int_dds_fb[1]),
	.ibar(gnd),
	.o(\int_dds_fb[1]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[1]~input .bus_hold = "false";
defparam \int_dds_fb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \int_dds_fb[2]~input (
	.i(int_dds_fb[2]),
	.ibar(gnd),
	.o(\int_dds_fb[2]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[2]~input .bus_hold = "false";
defparam \int_dds_fb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \int_dds_fb[3]~input (
	.i(int_dds_fb[3]),
	.ibar(gnd),
	.o(\int_dds_fb[3]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[3]~input .bus_hold = "false";
defparam \int_dds_fb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y36_N8
cycloneive_io_ibuf \dds_sync~input (
	.i(dds_sync),
	.ibar(\dds_sync(n) ),
	.o(\dds_sync~input_o ));
// synopsys translate_off
defparam \dds_sync~input .bus_hold = "false";
defparam \dds_sync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y53_N22
cycloneive_io_ibuf \int_dds_clk_in~input (
	.i(int_dds_clk_in),
	.ibar(\int_dds_clk_in(n) ),
	.o(\int_dds_clk_in~input_o ));
// synopsys translate_off
defparam \int_dds_clk_in~input .bus_hold = "false";
defparam \int_dds_clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \int_rio_in[0]~input (
	.i(int_rio_in[0]),
	.ibar(gnd),
	.o(\int_rio_in[0]~input_o ));
// synopsys translate_off
defparam \int_rio_in[0]~input .bus_hold = "false";
defparam \int_rio_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \int_rio_in[1]~input (
	.i(int_rio_in[1]),
	.ibar(gnd),
	.o(\int_rio_in[1]~input_o ));
// synopsys translate_off
defparam \int_rio_in[1]~input .bus_hold = "false";
defparam \int_rio_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N22
cycloneive_io_ibuf \int_rio_in[2]~input (
	.i(int_rio_in[2]),
	.ibar(gnd),
	.o(\int_rio_in[2]~input_o ));
// synopsys translate_off
defparam \int_rio_in[2]~input .bus_hold = "false";
defparam \int_rio_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneive_io_ibuf \int_rio_in[3]~input (
	.i(int_rio_in[3]),
	.ibar(gnd),
	.o(\int_rio_in[3]~input_o ));
// synopsys translate_off
defparam \int_rio_in[3]~input .bus_hold = "false";
defparam \int_rio_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N15
cycloneive_io_ibuf \int_rio_in[4]~input (
	.i(int_rio_in[4]),
	.ibar(gnd),
	.o(\int_rio_in[4]~input_o ));
// synopsys translate_off
defparam \int_rio_in[4]~input .bus_hold = "false";
defparam \int_rio_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N22
cycloneive_io_ibuf \int_rio_in[5]~input (
	.i(int_rio_in[5]),
	.ibar(gnd),
	.o(\int_rio_in[5]~input_o ));
// synopsys translate_off
defparam \int_rio_in[5]~input .bus_hold = "false";
defparam \int_rio_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \int_rio_in[6]~input (
	.i(int_rio_in[6]),
	.ibar(gnd),
	.o(\int_rio_in[6]~input_o ));
// synopsys translate_off
defparam \int_rio_in[6]~input .bus_hold = "false";
defparam \int_rio_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \int_rio_in[7]~input (
	.i(int_rio_in[7]),
	.ibar(gnd),
	.o(\int_rio_in[7]~input_o ));
// synopsys translate_off
defparam \int_rio_in[7]~input .bus_hold = "false";
defparam \int_rio_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \int_status_0~input (
	.i(int_status_0),
	.ibar(gnd),
	.o(\int_status_0~input_o ));
// synopsys translate_off
defparam \int_status_0~input .bus_hold = "false";
defparam \int_status_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \int_status_1~input (
	.i(int_status_1),
	.ibar(gnd),
	.o(\int_status_1~input_o ));
// synopsys translate_off
defparam \int_status_1~input .bus_hold = "false";
defparam \int_status_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y53_N1
cycloneive_io_ibuf \ext_rio_out[0]~input (
	.i(ext_rio_out[0]),
	.ibar(gnd),
	.o(\ext_rio_out[0]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[0]~input .bus_hold = "false";
defparam \ext_rio_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N8
cycloneive_io_ibuf \ext_rio_out[1]~input (
	.i(ext_rio_out[1]),
	.ibar(gnd),
	.o(\ext_rio_out[1]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[1]~input .bus_hold = "false";
defparam \ext_rio_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N15
cycloneive_io_ibuf \ext_rio_out[2]~input (
	.i(ext_rio_out[2]),
	.ibar(gnd),
	.o(\ext_rio_out[2]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[2]~input .bus_hold = "false";
defparam \ext_rio_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y53_N22
cycloneive_io_ibuf \ext_rio_out[3]~input (
	.i(ext_rio_out[3]),
	.ibar(gnd),
	.o(\ext_rio_out[3]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[3]~input .bus_hold = "false";
defparam \ext_rio_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y53_N8
cycloneive_io_ibuf \ext_rio_out[4]~input (
	.i(ext_rio_out[4]),
	.ibar(gnd),
	.o(\ext_rio_out[4]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[4]~input .bus_hold = "false";
defparam \ext_rio_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N1
cycloneive_io_ibuf \ext_rio_out[5]~input (
	.i(ext_rio_out[5]),
	.ibar(gnd),
	.o(\ext_rio_out[5]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[5]~input .bus_hold = "false";
defparam \ext_rio_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N22
cycloneive_io_ibuf \ext_rio_out[6]~input (
	.i(ext_rio_out[6]),
	.ibar(gnd),
	.o(\ext_rio_out[6]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[6]~input .bus_hold = "false";
defparam \ext_rio_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y53_N1
cycloneive_io_ibuf \ext_rio_out[7]~input (
	.i(ext_rio_out[7]),
	.ibar(gnd),
	.o(\ext_rio_out[7]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[7]~input .bus_hold = "false";
defparam \ext_rio_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N1
cycloneive_io_ibuf \i2c_scl~input (
	.i(i2c_scl),
	.ibar(gnd),
	.o(\i2c_scl~input_o ));
// synopsys translate_off
defparam \i2c_scl~input .bus_hold = "false";
defparam \i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cycloneive_io_ibuf \i2c_alert~input (
	.i(i2c_alert),
	.ibar(gnd),
	.o(\i2c_alert~input_o ));
// synopsys translate_off
defparam \i2c_alert~input .bus_hold = "false";
defparam \i2c_alert~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N15
cycloneive_io_ibuf \fpga_rx~input (
	.i(fpga_rx),
	.ibar(gnd),
	.o(\fpga_rx~input_o ));
// synopsys translate_off
defparam \fpga_rx~input .bus_hold = "false";
defparam \fpga_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y41_N1
cycloneive_io_ibuf \spi_mosi[0]~input (
	.i(spi_mosi[0]),
	.ibar(\spi_mosi[0](n) ),
	.o(\spi_mosi[0]~input_o ));
// synopsys translate_off
defparam \spi_mosi[0]~input .bus_hold = "false";
defparam \spi_mosi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y44_N15
cycloneive_io_ibuf \spi_mosi[1]~input (
	.i(spi_mosi[1]),
	.ibar(\spi_mosi[1](n) ),
	.o(\spi_mosi[1]~input_o ));
// synopsys translate_off
defparam \spi_mosi[1]~input .bus_hold = "false";
defparam \spi_mosi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y47_N15
cycloneive_io_ibuf \spi_mosi[2]~input (
	.i(spi_mosi[2]),
	.ibar(\spi_mosi[2](n) ),
	.o(\spi_mosi[2]~input_o ));
// synopsys translate_off
defparam \spi_mosi[2]~input .bus_hold = "false";
defparam \spi_mosi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y48_N15
cycloneive_io_ibuf \spi_mosi[3]~input (
	.i(spi_mosi[3]),
	.ibar(\spi_mosi[3](n) ),
	.o(\spi_mosi[3]~input_o ));
// synopsys translate_off
defparam \spi_mosi[3]~input .bus_hold = "false";
defparam \spi_mosi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y27_N1
cycloneive_io_ibuf \spi_sclk~input (
	.i(spi_sclk),
	.ibar(\spi_sclk(n) ),
	.o(\spi_sclk~input_o ));
// synopsys translate_off
defparam \spi_sclk~input .bus_hold = "false";
defparam \spi_sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y38_N22
cycloneive_io_ibuf \spi_cs~input (
	.i(spi_cs),
	.ibar(\spi_cs(n) ),
	.o(\spi_cs~input_o ));
// synopsys translate_off
defparam \spi_cs~input .bus_hold = "false";
defparam \spi_cs~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y53_N8
cycloneive_io_ibuf \in_clk_100MHz~input (
	.i(in_clk_100MHz),
	.ibar(\in_clk_100MHz(n) ),
	.o(\in_clk_100MHz~input_o ));
// synopsys translate_off
defparam \in_clk_100MHz~input .bus_hold = "false";
defparam \in_clk_100MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y16_N8
cycloneive_io_ibuf \reserve_lvds[0]~input (
	.i(reserve_lvds[0]),
	.ibar(\reserve_lvds[0](n) ),
	.o(\reserve_lvds[0]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[0]~input .bus_hold = "false";
defparam \reserve_lvds[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y14_N22
cycloneive_io_ibuf \reserve_lvds[1]~input (
	.i(reserve_lvds[1]),
	.ibar(\reserve_lvds[1](n) ),
	.o(\reserve_lvds[1]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[1]~input .bus_hold = "false";
defparam \reserve_lvds[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y11_N8
cycloneive_io_ibuf \reserve_lvds[2]~input (
	.i(reserve_lvds[2]),
	.ibar(\reserve_lvds[2](n) ),
	.o(\reserve_lvds[2]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[2]~input .bus_hold = "false";
defparam \reserve_lvds[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y8_N15
cycloneive_io_ibuf \reserve_lvds[3]~input (
	.i(reserve_lvds[3]),
	.ibar(\reserve_lvds[3](n) ),
	.o(\reserve_lvds[3]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[3]~input .bus_hold = "false";
defparam \reserve_lvds[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \reserve_2v5[0]~input (
	.i(reserve_2v5[0]),
	.ibar(gnd),
	.o(\reserve_2v5[0]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[0]~input .bus_hold = "false";
defparam \reserve_2v5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \reserve_2v5[1]~input (
	.i(reserve_2v5[1]),
	.ibar(gnd),
	.o(\reserve_2v5[1]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[1]~input .bus_hold = "false";
defparam \reserve_2v5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \reserve_2v5[2]~input (
	.i(reserve_2v5[2]),
	.ibar(gnd),
	.o(\reserve_2v5[2]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[2]~input .bus_hold = "false";
defparam \reserve_2v5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N22
cycloneive_io_ibuf \reserve_2v5[3]~input (
	.i(reserve_2v5[3]),
	.ibar(gnd),
	.o(\reserve_2v5[3]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[3]~input .bus_hold = "false";
defparam \reserve_2v5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \reserve_2v5[4]~input (
	.i(reserve_2v5[4]),
	.ibar(gnd),
	.o(\reserve_2v5[4]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[4]~input .bus_hold = "false";
defparam \reserve_2v5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \reserve_2v5[5]~input (
	.i(reserve_2v5[5]),
	.ibar(gnd),
	.o(\reserve_2v5[5]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[5]~input .bus_hold = "false";
defparam \reserve_2v5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cycloneive_io_ibuf \reserve_2v5[6]~input (
	.i(reserve_2v5[6]),
	.ibar(gnd),
	.o(\reserve_2v5[6]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[6]~input .bus_hold = "false";
defparam \reserve_2v5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N15
cycloneive_io_ibuf \reserve_2v5[7]~input (
	.i(reserve_2v5[7]),
	.ibar(gnd),
	.o(\reserve_2v5[7]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[7]~input .bus_hold = "false";
defparam \reserve_2v5[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
