;redcode
;assert 1
	SPL 0, <502
	CMP -201, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -2, @-20
	SUB 12, @10
	SUB -207, <-140
	CMP #12, @300
	SUB @121, 103
	SUB -207, <-140
	MOV #106, 12
	SUB 12, @10
	JMN 12, #10
	JMN 12, #10
	JMZ -7, @-20
	ADD -30, 9
	SUB @122, 103
	SUB @122, 103
	SUB #12, @200
	SUB <121, 103
	SUB @122, 103
	ADD -1, <-30
	SUB 12, @10
	JMN 12, #10
	SUB @121, 103
	MOV #106, 12
	CMP 60, 120
	SUB #6, @-56
	ADD 10, <20
	CMP <121, 103
	SPL 0, <2
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-140
	SUB @122, 103
	MOV #146, 12
	SUB #72, @200
	SUB -201, <-120
	ADD #6, -56
	ADD -1, <-20
	SPL <650, #42
	MOV #146, 12
	ADD #6, -56
	SUB -127, 100
	ADD 270, 60
	SLT 212, @10
	SLT 212, @10
	SPL 0, <502
	SPL 0, <502
	CMP -201, <-620
	MOV -1, <-20
	MOV -7, <-20
