/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_ubus_scb.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/23/10 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun 21 20:26:42 2010
 *                 MD5 Checksum         ca6a65ea070ab31476b927e4308136d1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_ubus_scb.h $
 * 
 * Hydra_Software_Devel/2   6/23/10 3:24p albertl
 * SW7125-1: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_UBUS_SCB_H__
#define BCHP_SUB_UBUS_SCB_H__

/***************************************************************************
 *SUB_UBUS_SCB - Bridge Control Registers
 ***************************************************************************/
#define BCHP_SUB_UBUS_SCB_CTL                    0x04880700 /* SCB Control Register */
#define BCHP_SUB_UBUS_SCB_DDR_XFER_SIZE          0x04880704 /* DDR SCB Transfer Size Register */
#define BCHP_SUB_UBUS_SCB_DATA_XFER_SIZE         0x04880708 /* Data SCB Transfer Size Register */
#define BCHP_SUB_UBUS_SCB_MIPS_XFER_SIZE         0x0488070c /* MIPS SCB Transfer Size Register */
#define BCHP_SUB_UBUS_SCB_BOOT_XFER_SIZE         0x04880710 /* SCB Transfer Size Register */
#define BCHP_SUB_UBUS_SCB_ERR1_MSK               0x04880714 /* SCB Error Mask Status Register 1 */
#define BCHP_SUB_UBUS_SCB_ERR1_STS               0x04880718 /* SCB Error Mask Status Register 1 */
#define BCHP_SUB_UBUS_SCB_ERR2_MSK               0x0488071c /* SCB Error Mask Status Register 2 */
#define BCHP_SUB_UBUS_SCB_ERR2_STS               0x04880720 /* SCB Error Mask Status Register 2 */
#define BCHP_SUB_UBUS_SCB_DIAG_CTL               0x04880724 /* SCB Diag Control Register */
#define BCHP_SUB_UBUS_SCB_DIAG                   0x04880728 /* SCB Diag Register */
#define BCHP_SUB_UBUS_SCB_DDR_REQIN_DIAG         0x04880730 /* SCB DDR Reqin Debug Register */
#define BCHP_SUB_UBUS_SCB_DDR_REQIN_ADDR         0x04880734 /* SCB DDR Reqin Address Register */
#define BCHP_SUB_UBUS_SCB_DATA_REQIN_DIAG        0x04880738 /* SCB DATA Reqin Debug Register */
#define BCHP_SUB_UBUS_SCB_DATA_REQIN_ADDR        0x0488073c /* SCB DATA Reqin Address Register */
#define BCHP_SUB_UBUS_SCB_MIPS_REQIN_DIAG        0x04880740 /* SCB MIPS Reqin Debug Register */
#define BCHP_SUB_UBUS_SCB_MIPS_REQIN_ADDR        0x04880744 /* SCB MIPS Reqin Address Register */
#define BCHP_SUB_UBUS_SCB_BOOT_REQIN_DIAG        0x04880748 /* SCB BOOT Reqin Debug Register */
#define BCHP_SUB_UBUS_SCB_BOOT_REQIN_ADDR        0x0488074c /* SCB BOOT Reqin Address Register */
#define BCHP_SUB_UBUS_SCB_RT_TX_CTL              0x04880750 /* SCB Real Time Transmit Control Register */
#define BCHP_SUB_UBUS_SCB_RT_RX_CTL              0x04880754 /* SCB Real Time Receive Control Register */
#define BCHP_SUB_UBUS_SCB_RT_CTL                 0x04880758 /* SCB Real Time Control Register */
#define BCHP_SUB_UBUS_SCB_MEM_CTL_0              0x0488075c /* Bridge Memory Control Register 0 */
#define BCHP_SUB_UBUS_SCB_MEM_CTL_1              0x04880760 /* Bridge Memory Control Register 1 */
#define BCHP_SUB_UBUS_SCB_REQ2ACK_CTL            0x04880770 /* SCB Request to Ack Control Register */
#define BCHP_SUB_UBUS_SCB_REQ2ACK_TIM_OUT        0x04880774 /* SCB Request to Ack Timeout Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_TX_REQ2ACK_TIM 0x048807d0 /* DDR SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_MAX_RT_TX_REQ2ACK_TIM 0x048807d4 /* DDR SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_TX_ACK2DON_TIM 0x048807d8 /* DDR SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_MAX_RT_TX_ACK2DON_TIM 0x048807dc /* DDR SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_TX_REQS     0x048807e0 /* DDR SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_RX_REQ2ACK_TIM 0x048807e4 /* DDR SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_MAX_RT_RX_REQ2ACK_TIM 0x048807e8 /* DDR SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_RX_ACK2DON_TIM 0x048807ec /* DDR SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_MAX_RT_RX_ACK2DON_TIM 0x048807f0 /* DDR SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DDR_TOT_RT_RX_REQS     0x048807f4 /* DDR SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_TX_REQ2ACK_TIM 0x048807f8 /* Data SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_MAX_RT_TX_REQ2ACK_TIM 0x048807fc /* Data SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_TX_ACK2DON_TIM 0x04880800 /* Data SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_MAX_RT_TX_ACK2DON_TIM 0x04880804 /* Data SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_TX_REQS    0x04880808 /* Data SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_RX_REQ2ACK_TIM 0x0488080c /* Data SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_MAX_RT_RX_REQ2ACK_TIM 0x04880810 /* Data SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_RX_ACK2DON_TIM 0x04880814 /* Data SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_MAX_RT_RX_ACK2DON_TIM 0x04880818 /* Data SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_DATA_TOT_RT_RX_REQS    0x0488081c /* Data SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_TX_REQ2ACK_TIM 0x04880820 /* MIPS SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_MAX_RT_TX_REQ2ACK_TIM 0x04880824 /* MIPS SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_TX_ACK2DON_TIM 0x04880828 /* MIPS SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_MAX_RT_TX_ACK2DON_TIM 0x0488082c /* MIPS SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_TX_REQS    0x04880830 /* MIPS SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_RX_REQ2ACK_TIM 0x04880834 /* MIPS SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_MAX_RT_RX_REQ2ACK_TIM 0x04880838 /* MIPS SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_RX_ACK2DON_TIM 0x0488083c /* MIPS SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_MAX_RT_RX_ACK2DON_TIM 0x04880840 /* MIPS SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_MIPS_TOT_RT_RX_REQS    0x04880844 /* MIPS SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_TX_REQ2ACK_TIM 0x04880848 /* Boot SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_MAX_RT_TX_REQ2ACK_TIM 0x0488084c /* Boot SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_TX_ACK2DON_TIM 0x04880850 /* Boot SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_MAX_RT_TX_ACK2DON_TIM 0x04880854 /* Boot SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_TX_REQS    0x04880858 /* Boot SCB Total Real Time Transmit Requests Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_RX_REQ2ACK_TIM 0x0488085c /* Boot SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_MAX_RT_RX_REQ2ACK_TIM 0x04880860 /* Boot SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_RX_ACK2DON_TIM 0x04880864 /* Boot SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_MAX_RT_RX_ACK2DON_TIM 0x04880868 /* Boot SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_SUB_UBUS_SCB_BOOT_TOT_RT_RX_REQS    0x0488086c /* Boot SCB Total Real Time Receive Requests Register */
#define BCHP_SUB_UBUS_SCB_FAILED_REQ_BD_CNT      0x04880870 /* Total failed requests for BD from the Host MIPS */

#endif /* #ifndef BCHP_SUB_UBUS_SCB_H__ */

/* End of File */
