
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./pll_50mhz.v
Parsing Verilog input from `./pll_50mhz.v' to AST representation.
Storing AST representation for module `$abstract\pll_50mhz'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./ICESugarProMinimal.v
Parsing Verilog input from `./ICESugarProMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1823)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1824)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1825)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1826)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1827)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1828)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1829)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1830)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1831)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1832)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1833)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1834)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1835)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1836)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1837)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1838)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1839)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1840)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1841)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1842)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1843)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1844)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1845)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1846)
Storing AST representation for module `$abstract\ICESugarProMinimal'.
Storing AST representation for module `$abstract\StreamFifoCC'.
Storing AST representation for module `$abstract\BmbDecoder_3'.
Storing AST representation for module `$abstract\BmbVgaCtrl'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\CtrlWithoutPhyBmb'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbUnburstify'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\BufferCC_9'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VgaToHdmiEcp5'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_8'.
Storing AST representation for module `$abstract\BufferCC_7'.
Storing AST representation for module `$abstract\BufferCC_6'.
Storing AST representation for module `$abstract\Core_1'.
Storing AST representation for module `$abstract\BufferCC_5'.
Storing AST representation for module `$abstract\Ecp5Sdrx2Phy'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\VgaCtrl'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\Core'.
Storing AST representation for module `$abstract\BmbAdapter'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\TmdsEncoder'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DmaMemoryCore'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\Backend'.
Storing AST representation for module `$abstract\Tasker'.
Storing AST representation for module `$abstract\Refresher'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_3'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_2'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_1'.
Storing AST representation for module `$abstract\BmbToCorePort'.
Storing AST representation for module `$abstract\BmbAlignedSpliter'.
Storing AST representation for module `$abstract\BmbAligner'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:57.5-57.18.
Warning: wire '\reset' is assigned in a block at ./top.v:62.7-62.20.
./top.v:57: Warning: Identifier `\reset' is implicitly declared.

5.4.1. Analyzing design hierarchy..
Top module:  \top

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ICESugarProMinimal'.
Generating RTLIL representation for module `\ICESugarProMinimal'.

5.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal

5.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoCC'.
Generating RTLIL representation for module `\StreamFifoCC'.

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_3'.
Generating RTLIL representation for module `\BmbDecoder_3'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbVgaCtrl'.
Generating RTLIL representation for module `\BmbVgaCtrl'.

5.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

5.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

5.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\CtrlWithoutPhyBmb'.
Generating RTLIL representation for module `\CtrlWithoutPhyBmb'.

5.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

5.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

5.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify'.
Generating RTLIL representation for module `\BmbUnburstify'.

5.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

5.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

5.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

5.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

5.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_9'.
Generating RTLIL representation for module `\BufferCC_9'.

5.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

5.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

5.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaToHdmiEcp5'.
Generating RTLIL representation for module `\VgaToHdmiEcp5'.

5.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_8'.
Generating RTLIL representation for module `\BufferCC_8'.

5.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_7'.
Generating RTLIL representation for module `\BufferCC_7'.

5.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_6'.
Generating RTLIL representation for module `\BufferCC_6'.

5.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Core_1'.
Generating RTLIL representation for module `\Core_1'.

5.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_5'.
Generating RTLIL representation for module `\BufferCC_5'.

5.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\Ecp5Sdrx2Phy'.
Generating RTLIL representation for module `\Ecp5Sdrx2Phy'.

5.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_50mhz'.
Generating RTLIL representation for module `\pll_50mhz'.

5.4.29. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VgaToHdmiEcp5
Used module:         \VexRiscv
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\DmaMemoryCore'.
Generating RTLIL representation for module `\DmaMemoryCore'.

5.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\TmdsEncoder'.
Generating RTLIL representation for module `\TmdsEncoder'.

5.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

5.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

5.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\Core'.
Generating RTLIL representation for module `\Core'.

5.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAdapter'.
Generating RTLIL representation for module `\BmbAdapter'.

5.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

5.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

5.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaCtrl'.
Generating RTLIL representation for module `\VgaCtrl'.

5.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

5.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

5.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

5.4.44. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:             \BmbAdapter
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

5.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

5.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_3'.
Generating RTLIL representation for module `\StreamFifoLowLatency_3'.

5.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_2'.
Generating RTLIL representation for module `\StreamFifoLowLatency_2'.

5.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_1'.
Generating RTLIL representation for module `\StreamFifoLowLatency_1'.

5.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbToCorePort'.
Generating RTLIL representation for module `\BmbToCorePort'.

5.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAlignedSpliter'.
Generating RTLIL representation for module `\BmbAlignedSpliter'.

5.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAligner'.
Generating RTLIL representation for module `\BmbAligner'.

5.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\Backend'.
Generating RTLIL representation for module `\Backend'.

5.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\Tasker'.
Generating RTLIL representation for module `\Tasker'.

5.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\Refresher'.
Generating RTLIL representation for module `\Refresher'.

5.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

5.4.57. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

5.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

5.4.60. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.61. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \StreamFifoCC
Used module:             \BufferCC_4
Used module:             \BufferCC_3
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_9
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_8
Used module:         \BufferCC_7
Used module:         \BufferCC_6
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_5
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz
Removing unused module `$abstract\top'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\BmbAligner'.
Removing unused module `$abstract\BmbAlignedSpliter'.
Removing unused module `$abstract\BmbToCorePort'.
Removing unused module `$abstract\StreamFifoLowLatency_1'.
Removing unused module `$abstract\StreamFifoLowLatency_2'.
Removing unused module `$abstract\StreamFifoLowLatency_3'.
Removing unused module `$abstract\Refresher'.
Removing unused module `$abstract\Tasker'.
Removing unused module `$abstract\Backend'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\DmaMemoryCore'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\TmdsEncoder'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\BmbAdapter'.
Removing unused module `$abstract\Core'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\VgaCtrl'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\Ecp5Sdrx2Phy'.
Removing unused module `$abstract\BufferCC_5'.
Removing unused module `$abstract\Core_1'.
Removing unused module `$abstract\BufferCC_6'.
Removing unused module `$abstract\BufferCC_7'.
Removing unused module `$abstract\BufferCC_8'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\VgaToHdmiEcp5'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\BufferCC_9'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbUnburstify'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\CtrlWithoutPhyBmb'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\BmbVgaCtrl'.
Removing unused module `$abstract\BmbDecoder_3'.
Removing unused module `$abstract\StreamFifoCC'.
Removing unused module `$abstract\ICESugarProMinimal'.
Removing unused module `$abstract\pll_50mhz'.
Removed 55 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:0$823'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$459'.
Cleaned up 2 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21079$3390 in module BufferCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21218$3389 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21197$3376 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21188$3373 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21181$3372 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21174$3370 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21165$3367 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21158$3366 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21151$3365 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21145$3358 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20045$3353 in module Refresher.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19905$3314 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19595$3252 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19576$3251 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19557$3250 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19518$3210 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19497$3202 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19481$3187 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19456$3164 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19435$3156 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19419$3141 in module Tasker.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19377$3112 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19363$3108 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19346$3105 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19329$3102 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19312$3099 in module Tasker.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19289$3098 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19270$3096 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19208$3040 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19176$3009 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19144$2978 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19112$2947 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19082$2936 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19075$2935 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19046$2934 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19017$2933 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18984$2932 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18978$2925 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18380$2916 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18354$2907 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18342$2906 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18307$2882 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18290$2878 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18273$2875 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18264$2874 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18254$2873 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18224$2871 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18205$2870 in module Backend.
Marked 8 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18181$2869 in module Backend.
Marked 12 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18147$2868 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18124$2867 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18102$2866 in module Backend.
Marked 9 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18075$2865 in module Backend.
Marked 13 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18038$2864 in module Backend.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18019$2863 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17994$2862 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:21018$2858 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20997$2846 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20984$2845 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20977$2844 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20970$2843 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20942$2822 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20928$2820 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20809$2813 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20792$2811 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20785$2810 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20755$2799 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20737$2793 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20616$2780 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20588$2768 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20492$2758 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20469$2745 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20460$2742 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20453$2741 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20446$2739 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20437$2736 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20430$2735 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20423$2734 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20417$2727 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20340$2724 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20318$2711 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20309$2708 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20302$2707 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20295$2705 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20286$2702 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20279$2701 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20272$2700 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20266$2693 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20192$2690 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20172$2677 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20163$2674 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20156$2673 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20149$2671 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20140$2668 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20133$2667 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20126$2666 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20120$2659 in module StreamFifoLowLatency_3.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17724$2649 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17698$2642 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17679$2640 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17668$2638 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17658$2635 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17529$2613 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17450$2600 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17428$2585 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17399$2583 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14320$2578 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14296$2577 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14402$2573 in module VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14748$2557 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14734$2556 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14727$2555 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14613$2552 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14594$2533 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14585$2530 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14578$2529 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14571$2527 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14562$2524 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14555$2523 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14548$2522 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14542$2515 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15538$2509 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15515$2502 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15486$2499 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15135$2481 in module Core.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15724$2478 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15662$2462 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15803$2459 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17001$2390 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16962$2366 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16941$2355 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16932$2354 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16925$2353 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16918$2352 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16911$2344 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16899$2335 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16742$2318 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16662$2302 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16652$2299 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16642$2292 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16621$2271 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16605$2267 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16591$2263 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16567$2260 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16555$2248 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16534$2245 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16518$2232 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16487$2227 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16468$2223 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16449$2209 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16417$2187 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16406$2184 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16392$2181 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16382$2180 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16372$2179 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16362$2178 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16347$2177 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16340$2176 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16333$2173 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16323$2170 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16313$2169 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16303$2168 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16290$2167 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16283$2166 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16276$2165 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16269$2164 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16262$2163 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16244$2156 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16237$2155 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16222$2126 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16204$2113 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17265$2101 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17243$2099 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17235$2098 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17201$2085 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17193$2084 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17185$2082 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17177$2081 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17159$2078 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17147$2069 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14274$2067 in module Ecp5Sdrx2Phy.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13425$2057 in module BufferCC_5.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13183$2044 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13164$2041 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13150$2040 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13136$2039 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13122$2038 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13112$2037 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13066$1994 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13004$1956 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12995$1951 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12983$1939 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12976$1929 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12969$1928 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12960$1927 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12943$1916 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12934$1915 in module Core_1.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12920$1914 in module Core_1.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12904$1912 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12893$1911 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12884$1910 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12868$1909 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12844$1897 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12823$1893 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12477$1872 in module BufferCC_6.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12453$1871 in module BufferCC_7.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12429$1870 in module BufferCC_8.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12348$1866 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11753$1817 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11743$1807 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11735$1806 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11728$1805 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11719$1804 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11710$1803 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11701$1802 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11681$1792 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11534$1652 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11522$1650 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11507$1649 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11490$1637 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11478$1629 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11471$1626 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11453$1620 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11446$1619 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11437$1618 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11402$1617 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11385$1604 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11374$1603 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11367$1602 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11360$1601 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11348$1597 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11318$1575 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11311$1574 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11301$1573 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11291$1572 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11273$1566 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11217$1558 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11182$1556 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11164$1555 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11147$1552 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11093$1525 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11065$1524 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11034$1502 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11025$1499 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11016$1498 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10992$1493 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10978$1492 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10895$1484 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10878$1483 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10813$1480 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10799$1479 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10785$1475 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10778$1474 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10771$1473 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10764$1471 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10703$1444 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10623$1433 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10604$1432 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10594$1431 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10584$1428 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10576$1425 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10551$1416 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10518$1398 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10508$1397 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10501$1394 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10491$1393 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10394$1372 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10341$1329 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10324$1328 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10183$1305 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10159$1293 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10146$1288 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10131$1284 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10120$1280 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10110$1279 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10101$1273 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10093$1271 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10080$1265 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10066$1263 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10056$1258 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10044$1255 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10029$1248 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10022$1247 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10015$1246 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10008$1245 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9992$1244 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9982$1243 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9975$1242 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9965$1241 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9955$1240 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9931$1239 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9911$1238 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9904$1237 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9894$1236 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9886$1235 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9879$1234 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9871$1233 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9861$1232 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9846$1231 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9837$1230 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9827$1229 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9817$1228 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9805$1227 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9795$1226 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9784$1225 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9771$1224 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9757$1223 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9745$1222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9738$1221 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9730$1220 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9723$1219 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9716$1218 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9709$1217 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9677$1216 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9669$1205 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9662$1204 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9624$1203 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9581$1202 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9551$1201 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9539$1200 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8791$1176 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8774$1175 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8757$1174 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8647$1167 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6808$931 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6790$930 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6736$913 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6563$909 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6537$907 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6476$896 in module BufferCC_9.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6377$889 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6201$884 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6188$872 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6180$871 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6173$870 in module BmbDecoder_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6160$869 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6152$865 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6132$843 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6116$841 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6099$837 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6082$833 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6044$828 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5887$817 in module BmbOnChipRam.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5861$778 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5774$762 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5756$761 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5749$760 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5734$754 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5726$752 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5718$748 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5709$746 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5701$745 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5693$744 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5681$743 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5673$742 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5662$741 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5498$729 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5481$709 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5473$708 in module BmbDecoder_2.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5460$707 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5449$697 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5429$673 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5414$671 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5398$667 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5382$663 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5366$659 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5350$655 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5334$651 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5318$647 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5257$638 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4987$627 in module BmbClint.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4961$618 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4937$606 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4767$589 in module CtrlWithoutPhyBmb.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4754$588 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4728$576 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4374$570 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4302$550 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4278$538 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4065$527 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4050$526 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4036$525 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4022$524 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4006$519 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3992$518 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3976$513 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3968$512 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3961$511 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3945$510 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3912$507 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3888$495 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3656$488 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3575$485 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3545$467 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3538$466 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3503$457 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3493$455 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3480$454 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3456$442 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3441$438 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3210$436 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3196$434 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3153$402 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3129$393 in module StreamFifoCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2834$381 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2826$380 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2704$370 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2695$367 in module ICESugarProMinimal.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2677$364 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2670$363 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2663$362 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2650$361 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2637$360 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2603$352 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2579$340 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2569$336 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2399$330 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2357$326 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2339$324 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2226$308 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2208$306 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2146$294 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2123$291 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2093$290 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2073$286 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2063$285 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2054$283 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2047$282 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2039$280 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2032$279 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2024$277 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2017$276 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2008$275 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2001$274 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1994$273 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1987$272 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1980$271 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1973$270 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1966$269 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1959$268 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1952$267 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1945$266 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1938$265 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1931$264 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1924$263 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1917$262 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1910$261 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1903$260 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1896$259 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1889$258 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1882$257 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1875$256 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1868$255 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1861$254 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1854$253 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1847$252 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:54$224 in module top.
Removed a total of 0 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 89 redundant assignments.
Promoted 1120 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18686$3348'.
  Set init value: \banks_3_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18682$3347'.
  Set init value: \banks_3_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18678$3346'.
  Set init value: \banks_3_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18674$3345'.
  Set init value: \banks_3_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18670$3344'.
  Set init value: \banks_3_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18657$3343'.
  Set init value: \banks_2_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18653$3342'.
  Set init value: \banks_2_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18649$3341'.
  Set init value: \banks_2_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18645$3340'.
  Set init value: \banks_2_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18641$3339'.
  Set init value: \banks_2_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18628$3338'.
  Set init value: \banks_1_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18624$3337'.
  Set init value: \banks_1_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18620$3336'.
  Set init value: \banks_1_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18616$3335'.
  Set init value: \banks_1_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18612$3334'.
  Set init value: \banks_1_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18599$3333'.
  Set init value: \banks_0_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18595$3332'.
  Set init value: \banks_0_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18591$3331'.
  Set init value: \banks_0_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18587$3330'.
  Set init value: \banks_0_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18583$3329'.
  Set init value: \banks_0_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18574$3328'.
  Set init value: \RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18571$3327'.
  Set init value: \RTW_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18567$3326'.
  Set init value: \WTR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18563$3325'.
  Set init value: \RRD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18559$3324'.
  Set init value: \RFC_value = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14898$2498'.
  Set init value: \config_phase_write = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14897$2497'.
  Set init value: \config_phase_read = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14896$2496'.
  Set init value: \config_phase_precharge = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14895$2495'.
  Set init value: \config_phase_active = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14894$2494'.
  Set init value: \config_noActive = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14893$2493'.
  Set init value: \config_autoRefresh = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14892$2492'.
  Set init value: \config_REF = 16'0000000000000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14891$2491'.
  Set init value: \config_RFC = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14890$2490'.
  Set init value: \config_RTW = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14889$2489'.
  Set init value: \config_RRD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14888$2488'.
  Set init value: \config_RTP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14887$2487'.
  Set init value: \config_WTR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14886$2486'.
  Set init value: \config_RCD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14885$2485'.
  Set init value: \config_WR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14884$2484'.
  Set init value: \config_RP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14883$2483'.
  Set init value: \config_RAS = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14882$2482'.
  Set init value: \config_readLatency = 2'00
Found init rule in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2460'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2454'.
  Set init value: \dc_bias = 4'0000
Found init rule in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2104'.
  Set init value: \read_ports_0_priority_value = 2'00
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:8076$1869'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:8075$1868'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$973'.
  Set init value: \shift_ld = 1'0
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$972'.
  Set init value: \ctr_mod5 = 3'000
Found init rule in `\JtagBridge.$proc$./ICESugarProMinimal.v:6624$952'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$602'.
  Set init value: \_zz_io_config_WR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$601'.
  Set init value: \_zz_io_config_WTR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$600'.
  Set init value: \_zz_io_config_RTP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$599'.
  Set init value: \_zz_io_config_RTW = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$598'.
  Set init value: \_zz_io_config_RCD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$597'.
  Set init value: \_zz_io_config_RRD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$596'.
  Set init value: \_zz_io_config_RFC = 7'0000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$595'.
  Set init value: \_zz_io_config_RP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$594'.
  Set init value: \_zz_io_config_RAS = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$593'.
  Set init value: \_zz_io_config_REF = 16'0000000000000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$592'.
  Set init value: \_zz_io_config_readLatency = 2'00
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$389'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$388'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \clocking_resetn in `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2057'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1872'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1871'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1870'.
Found async reset \system_cpu_debugReset in `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$896'.

5.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3390'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
     1/3: $0\popPtr_value[2:0]
     2/3: $0\pushPtr_value[2:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3376'.
     1/1: $1\popPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3373'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3372'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3370'.
     1/1: $1\pushPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3367'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3366'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3365'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3364
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3356_DATA[22:0]$3363
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:21147$3356_ADDR[2:0]$3362
Creating decoders for process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3355'.
Creating decoders for process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3353'.
     1/2: $0\value[15:0]
     2/2: $0\pending[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18686$3348'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18682$3347'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18678$3346'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18674$3345'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18670$3344'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18657$3343'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18653$3342'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18649$3341'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18645$3340'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18641$3339'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18628$3338'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18624$3337'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18620$3336'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18616$3335'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18612$3334'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18599$3333'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18595$3332'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18591$3331'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18587$3330'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18583$3329'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18574$3328'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18571$3327'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18567$3326'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18563$3325'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18559$3324'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:20004$3323'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
     1/24: $0\stations_0_afterBank[1:0] [1]
     2/24: $0\stations_0_afterBank[1:0] [0]
     3/24: $0\stations_0_afterAccess[1:0] [0]
     4/24: $0\stations_0_stronger[1:0] [0]
     5/24: $0\stations_1_afterBank[1:0] [0]
     6/24: $0\stations_1_afterAccess[1:0] [0]
     7/24: $0\stations_1_stronger[1:0] [0]
     8/24: $0\banks_3_active[0:0]
     9/24: $0\banks_2_active[0:0]
    10/24: $0\banks_1_active[0:0]
    11/24: $0\banks_0_active[0:0]
    12/24: $0\arbiter_refreshState[1:0]
    13/24: $0\stations_1_stronger[1:0] [1]
    14/24: $0\stations_1_afterAccess[1:0] [1]
    15/24: $0\writeTockens_0_counter[5:0]
    16/24: $0\stations_1_valid[0:0]
    17/24: $0\stations_0_stronger[1:0] [1]
    18/24: $0\stations_0_afterAccess[1:0] [1]
    19/24: $0\stations_1_afterBank[1:0] [1]
    20/24: $0\stations_0_valid[0:0]
    21/24: $0\inputsArbiter_output_rValid[0:0]
    22/24: $0\inputsArbiter_tocken[4:0]
    23/24: $0\inputsArbiter_state[0:0]
    24/24: $0\writeTockens_0_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
     1/60: $0\stations_1_status_allowRead[0:0]
     2/60: $0\stations_1_status_allowWrite[0:0]
     3/60: $0\stations_1_status_allowActive[0:0]
     4/60: $0\stations_1_status_allowPrecharge[0:0]
     5/60: $0\stations_0_status_allowRead[0:0]
     6/60: $0\stations_0_status_allowWrite[0:0]
     7/60: $0\stations_0_status_allowActive[0:0]
     8/60: $0\stations_0_status_allowPrecharge[0:0]
     9/60: $0\banks_3_RTP_value[3:0]
    10/60: $0\banks_3_RCD_value[3:0]
    11/60: $0\banks_3_RP_value[3:0]
    12/60: $0\banks_3_RAS_value[3:0]
    13/60: $0\banks_3_WR_value[3:0]
    14/60: $0\banks_2_RTP_value[3:0]
    15/60: $0\banks_2_RCD_value[3:0]
    16/60: $0\banks_2_RP_value[3:0]
    17/60: $0\banks_2_RAS_value[3:0]
    18/60: $0\banks_2_WR_value[3:0]
    19/60: $0\banks_1_RTP_value[3:0]
    20/60: $0\banks_1_RCD_value[3:0]
    21/60: $0\banks_1_RP_value[3:0]
    22/60: $0\banks_1_RAS_value[3:0]
    23/60: $0\banks_1_WR_value[3:0]
    24/60: $0\banks_0_RTP_value[3:0]
    25/60: $0\banks_0_RCD_value[3:0]
    26/60: $0\banks_0_RP_value[3:0]
    27/60: $0\banks_0_RAS_value[3:0]
    28/60: $0\banks_0_WR_value[3:0]
    29/60: $0\RP_value[3:0]
    30/60: $0\RTW_value[3:0]
    31/60: $0\WTR_value[3:0]
    32/60: $0\RRD_value[3:0]
    33/60: $0\RFC_value[6:0]
    34/60: $0\stations_1_frustration_counter[3:0]
    35/60: $0\stations_1_offsetLast[3:0]
    36/60: $0\stations_1_offset[3:0]
    37/60: $0\stations_1_context[20:0]
    38/60: $0\stations_1_write[0:0]
    39/60: $0\stations_1_address_row[12:0]
    40/60: $0\stations_1_address_bank[1:0]
    41/60: $0\stations_1_address_column[8:0]
    42/60: $0\stations_1_address_byte[0:0]
    43/60: $0\stations_1_status_bankHit[0:0]
    44/60: $0\stations_1_status_bankActive[0:0]
    45/60: $0\stations_0_frustration_counter[3:0]
    46/60: $0\stations_0_offsetLast[3:0]
    47/60: $0\stations_0_offset[3:0]
    48/60: $0\stations_0_context[20:0]
    49/60: $0\stations_0_write[0:0]
    50/60: $0\stations_0_address_row[12:0]
    51/60: $0\stations_0_address_bank[1:0]
    52/60: $0\stations_0_address_column[8:0]
    53/60: $0\stations_0_address_byte[0:0]
    54/60: $0\stations_0_status_bankHit[0:0]
    55/60: $0\stations_0_status_bankActive[0:0]
    56/60: $0\inputsArbiter_output_rData_length[3:0]
    57/60: $0\inputsArbiter_output_rData_burstLast[0:0]
    58/60: $0\inputsArbiter_output_rData_context[20:0]
    59/60: $0\inputsArbiter_output_rData_address[24:0]
    60/60: $0\inputsArbiter_output_rData_write[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19595$3252'.
     1/3: $3\io_output_refresh[0:0]
     2/3: $2\io_output_refresh[0:0]
     3/3: $1\io_output_refresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19576$3251'.
     1/3: $3\io_output_prechargeAll[0:0]
     2/3: $2\io_output_prechargeAll[0:0]
     3/3: $1\io_output_prechargeAll[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19557$3250'.
     1/3: $3\io_refresh_ready[0:0]
     2/3: $2\io_refresh_ready[0:0]
     3/3: $1\io_refresh_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19543$3236'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19518$3210'.
     1/2: $2\stations_1_frustration_increment[0:0]
     2/2: $1\stations_1_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19497$3202'.
     1/2: $2\stations_1_fire[0:0]
     2/2: $1\stations_1_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19481$3187'.
     1/2: $2\stations_1_inibated[0:0]
     2/2: $1\stations_1_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19456$3164'.
     1/2: $2\stations_0_frustration_increment[0:0]
     2/2: $1\stations_0_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19435$3156'.
     1/2: $2\stations_0_fire[0:0]
     2/2: $1\stations_0_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19419$3141'.
     1/2: $2\stations_0_inibated[0:0]
     2/2: $1\stations_0_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19377$3112'.
     1/6: $6\taskConstructor_s1_status_bankActive[0:0]
     2/6: $5\taskConstructor_s1_status_bankActive[0:0]
     3/6: $4\taskConstructor_s1_status_bankActive[0:0]
     4/6: $3\taskConstructor_s1_status_bankActive[0:0]
     5/6: $2\taskConstructor_s1_status_bankActive[0:0]
     6/6: $1\taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19363$3108'.
     1/4: $4\taskConstructor_s1_status_bankHit[0:0]
     2/4: $3\taskConstructor_s1_status_bankHit[0:0]
     3/4: $2\taskConstructor_s1_status_bankHit[0:0]
     4/4: $1\taskConstructor_s1_status_bankHit[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19346$3105'.
     1/5: $5\taskConstructor_s1_status_allowRead[0:0]
     2/5: $4\taskConstructor_s1_status_allowRead[0:0]
     3/5: $3\taskConstructor_s1_status_allowRead[0:0]
     4/5: $2\taskConstructor_s1_status_allowRead[0:0]
     5/5: $1\taskConstructor_s1_status_allowRead[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19329$3102'.
     1/5: $5\taskConstructor_s1_status_allowWrite[0:0]
     2/5: $4\taskConstructor_s1_status_allowWrite[0:0]
     3/5: $3\taskConstructor_s1_status_allowWrite[0:0]
     4/5: $2\taskConstructor_s1_status_allowWrite[0:0]
     5/5: $1\taskConstructor_s1_status_allowWrite[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19312$3099'.
     1/5: $5\taskConstructor_s1_status_allowActive[0:0]
     2/5: $4\taskConstructor_s1_status_allowActive[0:0]
     3/5: $3\taskConstructor_s1_status_allowActive[0:0]
     4/5: $2\taskConstructor_s1_status_allowActive[0:0]
     5/5: $1\taskConstructor_s1_status_allowActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19289$3098'.
     1/7: $7\taskConstructor_s1_status_allowPrecharge[0:0]
     2/7: $6\taskConstructor_s1_status_allowPrecharge[0:0]
     3/7: $5\taskConstructor_s1_status_allowPrecharge[0:0]
     4/7: $4\taskConstructor_s1_status_allowPrecharge[0:0]
     5/7: $3\taskConstructor_s1_status_allowPrecharge[0:0]
     6/7: $2\taskConstructor_s1_status_allowPrecharge[0:0]
     7/7: $1\taskConstructor_s1_status_allowPrecharge[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19270$3096'.
     1/1: $1\inputsArbiter_output_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19208$3040'.
     1/2: $2\banks_3_activeNext[0:0]
     2/2: $1\banks_3_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19176$3009'.
     1/2: $2\banks_2_activeNext[0:0]
     2/2: $1\banks_2_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19144$2978'.
     1/2: $2\banks_1_activeNext[0:0]
     2/2: $1\banks_1_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19112$2947'.
     1/2: $2\banks_0_activeNext[0:0]
     2/2: $1\banks_0_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19082$2936'.
     1/4: $4\readyForRefresh[0:0]
     2/4: $3\readyForRefresh[0:0]
     3/4: $2\readyForRefresh[0:0]
     4/4: $1\readyForRefresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19075$2935'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
     1/4: $1\_zz_when_Tasker_l97_2[0:0]
     2/4: $1\_zz_when_Tasker_l96_2[0:0]
     3/4: $1\_zz_when_Tasker_l95_2[0:0]
     4/4: $1\_zz_when_Tasker_l94_2[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
     1/4: $1\_zz_when_Tasker_l97_1[0:0]
     2/4: $1\_zz_when_Tasker_l96_1[0:0]
     3/4: $1\_zz_when_Tasker_l95_1[0:0]
     4/4: $1\_zz_when_Tasker_l94_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
     1/5: $1\_zz_when_Tasker_l97[0:0]
     2/5: $1\_zz_when_Tasker_l96[0:0]
     3/5: $1\_zz_when_Tasker_l95[0:0]
     4/5: $1\_zz_when_Tasker_l94[0:0]
     5/5: $1\_zz_taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
     1/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2931
     2/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_DATA[12:0]$2930
     3/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_ADDR[1:0]$2929
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
     1/1: $0\rspPipeline_debugData[31:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
     1/9: $0\rspPop_valid[0:0]
     2/9: $0\_zz_rspPipeline_readHistory_7[0:0]
     3/9: $0\_zz_rspPipeline_readHistory_6[0:0]
     4/9: $0\_zz_rspPipeline_readHistory_5[0:0]
     5/9: $0\_zz_rspPipeline_readHistory_4[0:0]
     6/9: $0\_zz_rspPipeline_readHistory_3[0:0]
     7/9: $0\_zz_rspPipeline_readHistory_2[0:0]
     8/9: $0\_zz_rspPipeline_readHistory_1[0:0]
     9/9: $0\_zz_writePipeline_writeHistory_1_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18354$2907'.
     1/2: $2\rspPipeline_input_payload_write[0:0]
     2/2: $1\rspPipeline_input_payload_write[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18342$2906'.
     1/2: $2\rspPipeline_input_valid[0:0]
     2/2: $1\rspPipeline_input_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18321$2890'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18307$2882'.
     1/1: $1\rspPipeline_beatCounter_willIncrement[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18290$2878'.
     1/1: $1\io_phy_readEnable[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18273$2875'.
     1/1: $1\io_phy_phases_1_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18264$2874'.
     1/1: $1\io_phy_phases_0_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18254$2873'.
     1/1: $1\io_writeDatas_0_ready[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18248$2872'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18224$2871'.
     1/6: $6\io_phy_phases_1_WEn[0:0]
     2/6: $5\io_phy_phases_1_WEn[0:0]
     3/6: $4\io_phy_phases_1_WEn[0:0]
     4/6: $3\io_phy_phases_1_WEn[0:0]
     5/6: $2\io_phy_phases_1_WEn[0:0]
     6/6: $1\io_phy_phases_1_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18205$2870'.
     1/6: $6\io_phy_phases_1_CASn[0:0]
     2/6: $5\io_phy_phases_1_CASn[0:0]
     3/6: $4\io_phy_phases_1_CASn[0:0]
     4/6: $3\io_phy_phases_1_CASn[0:0]
     5/6: $2\io_phy_phases_1_CASn[0:0]
     6/6: $1\io_phy_phases_1_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18181$2869'.
     1/8: $8\io_phy_phases_1_RASn[0:0]
     2/8: $7\io_phy_phases_1_RASn[0:0]
     3/8: $6\io_phy_phases_1_RASn[0:0]
     4/8: $5\io_phy_phases_1_RASn[0:0]
     5/8: $4\io_phy_phases_1_RASn[0:0]
     6/8: $3\io_phy_phases_1_RASn[0:0]
     7/8: $2\io_phy_phases_1_RASn[0:0]
     8/8: $1\io_phy_phases_1_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18147$2868'.
     1/12: $12\io_phy_phases_1_CSn[0:0]
     2/12: $11\io_phy_phases_1_CSn[0:0]
     3/12: $10\io_phy_phases_1_CSn[0:0]
     4/12: $9\io_phy_phases_1_CSn[0:0]
     5/12: $8\io_phy_phases_1_CSn[0:0]
     6/12: $7\io_phy_phases_1_CSn[0:0]
     7/12: $6\io_phy_phases_1_CSn[0:0]
     8/12: $5\io_phy_phases_1_CSn[0:0]
     9/12: $4\io_phy_phases_1_CSn[0:0]
    10/12: $3\io_phy_phases_1_CSn[0:0]
    11/12: $2\io_phy_phases_1_CSn[0:0]
    12/12: $1\io_phy_phases_1_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18124$2867'.
     1/7: $7\io_phy_phases_0_WEn[0:0]
     2/7: $6\io_phy_phases_0_WEn[0:0]
     3/7: $5\io_phy_phases_0_WEn[0:0]
     4/7: $4\io_phy_phases_0_WEn[0:0]
     5/7: $3\io_phy_phases_0_WEn[0:0]
     6/7: $2\io_phy_phases_0_WEn[0:0]
     7/7: $1\io_phy_phases_0_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18102$2866'.
     1/7: $7\io_phy_phases_0_CASn[0:0]
     2/7: $6\io_phy_phases_0_CASn[0:0]
     3/7: $5\io_phy_phases_0_CASn[0:0]
     4/7: $4\io_phy_phases_0_CASn[0:0]
     5/7: $3\io_phy_phases_0_CASn[0:0]
     6/7: $2\io_phy_phases_0_CASn[0:0]
     7/7: $1\io_phy_phases_0_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18075$2865'.
     1/9: $9\io_phy_phases_0_RASn[0:0]
     2/9: $8\io_phy_phases_0_RASn[0:0]
     3/9: $7\io_phy_phases_0_RASn[0:0]
     4/9: $6\io_phy_phases_0_RASn[0:0]
     5/9: $5\io_phy_phases_0_RASn[0:0]
     6/9: $4\io_phy_phases_0_RASn[0:0]
     7/9: $3\io_phy_phases_0_RASn[0:0]
     8/9: $2\io_phy_phases_0_RASn[0:0]
     9/9: $1\io_phy_phases_0_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18038$2864'.
     1/13: $13\io_phy_phases_0_CSn[0:0]
     2/13: $12\io_phy_phases_0_CSn[0:0]
     3/13: $11\io_phy_phases_0_CSn[0:0]
     4/13: $10\io_phy_phases_0_CSn[0:0]
     5/13: $9\io_phy_phases_0_CSn[0:0]
     6/13: $8\io_phy_phases_0_CSn[0:0]
     7/13: $7\io_phy_phases_0_CSn[0:0]
     8/13: $6\io_phy_phases_0_CSn[0:0]
     9/13: $5\io_phy_phases_0_CSn[0:0]
    10/13: $4\io_phy_phases_0_CSn[0:0]
    11/13: $3\io_phy_phases_0_CSn[0:0]
    12/13: $2\io_phy_phases_0_CSn[0:0]
    13/13: $1\io_phy_phases_0_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18019$2863'.
     1/5: $5\io_phy_BA[1:0]
     2/5: $4\io_phy_BA[1:0]
     3/5: $3\io_phy_BA[1:0]
     4/5: $2\io_phy_BA[1:0]
     5/5: $1\io_phy_BA[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17994$2862'.
     1/12: $6\io_phy_ADDR[12:0]
     2/12: $5\io_phy_ADDR[12:0] [12:11]
     3/12: $5\io_phy_ADDR[12:0] [9:0]
     4/12: $5\io_phy_ADDR[12:0] [10]
     5/12: $4\io_phy_ADDR[12:0] [12:11]
     6/12: $4\io_phy_ADDR[12:0] [9:0]
     7/12: $4\io_phy_ADDR[12:0] [10]
     8/12: $3\io_phy_ADDR[12:0]
     9/12: $2\io_phy_ADDR[12:0] [12:11]
    10/12: $2\io_phy_ADDR[12:0] [9:0]
    11/12: $2\io_phy_ADDR[12:0] [10]
    12/12: $1\io_phy_ADDR[10:10]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
     1/4: $0\io_input_rsp_payload_first[0:0]
     2/4: $0\logic_rspLogic_forRead_transferCounter[4:0]
     3/4: $0\logic_cmdLogic_forWrite_postPadding[0:0]
     4/4: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2846'.
     1/2: $2\io_input_rsp_payload_last[0:0]
     2/2: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2845'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2844'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2843'.
     1/1: $1\logic_rspLogic_drop[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2822'.
     1/2: $2\logic_cmdLogic_inputReadyOk[0:0]
     2/2: $1\logic_cmdLogic_inputReadyOk[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2820'.
     1/2: $2\io_output_cmd_payload_last[0:0]
     2/2: $1\io_output_cmd_payload_last[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
     1/3: $0\cmdLogic_firstSplit[0:0]
     2/3: $0\cmdLogic_splitCounter[1:0]
     3/3: $0\cmdLogic_beatCounter[3:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2811'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2810'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2799'.
     1/1: $1\_zz_io_output_cmd_payload_fragment_length[5:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2793'.
     1/1: $1\cmdLogic_addressBase[5:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2780'.
     1/2: $0\rspPendingCounter[5:0]
     2/2: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2768'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
     1/3: $0\popPtr_value[3:0]
     2/3: $0\pushPtr_value[3:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2745'.
     1/1: $1\popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2742'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2741'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2739'.
     1/1: $1\pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2736'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2735'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2734'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2733
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2725_DATA[51:0]$2732
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20419$2725_ADDR[3:0]$2731
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2711'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2708'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2707'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2705'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2702'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2701'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2700'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2699
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2691_DATA[53:0]$2698
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20268$2691_ADDR[4:0]$2697
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2677'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2674'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2673'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2671'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2668'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2667'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2666'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2665
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2657_DATA[35:0]$2664
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20122$2657_ADDR[4:0]$2663
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2653'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2642'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2640'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2638'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2635'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
     1/9: $2$lookahead\stateMachine_shifter$2612[7:0]$2626
     2/9: $2$bitselwrite$data$./ICESugarProMinimal.v:17556$2580[7:0]$2625
     3/9: $2$bitselwrite$mask$./ICESugarProMinimal.v:17556$2579[7:0]$2624
     4/9: $1$lookahead\stateMachine_shifter$2612[7:0]$2622
     5/9: $1$bitselwrite$data$./ICESugarProMinimal.v:17556$2580[7:0]$2621
     6/9: $1$bitselwrite$mask$./ICESugarProMinimal.v:17556$2579[7:0]$2620
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2585'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2583'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2578'.
     1/2: $0\buffers_1[7:0]
     2/2: $0\buffers_0[7:0]
Creating decoders for process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2577'.
     1/2: $0\buffers_1[7:0]
     2/2: $0\buffers_0[7:0]
Creating decoders for process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2576'.
Creating decoders for process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
     1/6: $0\v_colorEn[0:0]
     2/6: $0\v_sync[0:0]
     3/6: $0\v_counter[11:0]
     4/6: $0\h_colorEn[0:0]
     5/6: $0\h_sync[0:0]
     6/6: $0\h_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2557'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2556'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2555'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2533'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2530'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2529'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2527'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2524'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2523'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2522'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
     1/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2521
     2/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_DATA[7:0]$2520
     3/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_ADDR[3:0]$2519
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2513'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
     1/12: $0\cmdAddress_rData_length[3:0]
     2/12: $0\cmdAddress_rData_burstLast[0:0]
     3/12: $0\cmdAddress_rData_context[20:0]
     4/12: $0\cmdAddress_rData_address[24:0]
     5/12: $0\cmdAddress_rData_write[0:0]
     6/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_context[20:0]
     7/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_mask[3:0]
     8/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_data[31:0]
     9/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_length[5:0]
    10/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_address[24:0]
    11/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_opcode[0:0]
    12/12: $0\inputLogic_spliter_io_output_cmd_rData_last[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
     1/3: $0\_zz_io_output_writeDataTocken[0:0]
     2/3: $0\cmdAddress_rValid[0:0]
     3/3: $0\inputLogic_spliter_io_output_cmd_rValid[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2502'.
     1/1: $1\cmdAddress_ready[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2499'.
     1/1: $1\inputLogic_spliter_io_output_cmd_ready[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14898$2498'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14897$2497'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14896$2496'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14895$2495'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14894$2494'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14893$2493'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14892$2492'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14891$2491'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14890$2490'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14889$2489'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14888$2488'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14887$2487'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14886$2486'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14885$2485'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14884$2484'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14883$2483'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14882$2482'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
     1/10: $0\tasker_1_io_output_stage_refresh[0:0]
     2/10: $0\tasker_1_io_output_stage_prechargeAll[0:0]
     3/10: $0\tasker_1_io_output_stage_ports_1_active[0:0]
     4/10: $0\tasker_1_io_output_stage_ports_1_precharge[0:0]
     5/10: $0\tasker_1_io_output_stage_ports_1_write[0:0]
     6/10: $0\tasker_1_io_output_stage_ports_1_read[0:0]
     7/10: $0\tasker_1_io_output_stage_ports_0_active[0:0]
     8/10: $0\tasker_1_io_output_stage_ports_0_precharge[0:0]
     9/10: $0\tasker_1_io_output_stage_ports_0_write[0:0]
    10/10: $0\tasker_1_io_output_stage_ports_0_read[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
     1/3: $0\maskLocked_2[0:0]
     2/3: $0\maskLocked_1[0:0]
     3/3: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2478'.
     1/1: $0\locked[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
     1/8: $1\_zz_io_output_payload_fragment_context[10:0]
     2/8: $1\_zz_io_output_payload_fragment_mask[3:0]
     3/8: $1\_zz_io_output_payload_fragment_data[31:0]
     4/8: $1\_zz_io_output_payload_fragment_length[5:0]
     5/8: $1\_zz_io_output_payload_fragment_address[31:0]
     6/8: $1\_zz_io_output_payload_fragment_opcode[0:0]
     7/8: $1\_zz_io_output_payload_fragment_source[1:0]
     8/8: $1\_zz_io_output_payload_last_1[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2460'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2459'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2454'.
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2451'.
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2366'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2355'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2354'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2353'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2352'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2350
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_DATA[21:0]$2349
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_ADDR[6:0]$2348
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2342'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
     1/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2341
     2/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_DATA[31:0]$2340
     3/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_ADDR[9:0]$2339
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16662$2302'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16652$2299'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16642$2292'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16621$2271'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16605$2267'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16591$2263'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16567$2260'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16555$2248'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16534$2245'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16518$2232'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16487$2227'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16468$2223'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16449$2209'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16417$2187'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16406$2184'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16392$2181'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16382$2180'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16372$2179'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16362$2178'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16347$2177'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16340$2176'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16333$2173'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16323$2170'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16313$2169'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16303$2168'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16290$2167'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16283$2166'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2165'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16269$2164'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16262$2163'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16244$2156'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16237$2155'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
     1/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2154
     2/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_DATA[7:0]$2153
     3/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_ADDR[9:0]$2152
     4/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2150
     5/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_DATA[7:0]$2149
     6/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_ADDR[9:0]$2148
     7/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2146
     8/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_DATA[7:0]$2145
     9/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_ADDR[9:0]$2144
    10/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2142
    11/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_DATA[7:0]$2141
    12/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_ADDR[9:0]$2140
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16210$2120'.
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2119
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_DATA[21:0]$2118
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_ADDR[6:0]$2117
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2104'.
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
     1/4: $0\read_ports_0_priority_value[1:0]
     2/4: $0\read_ports_0_buffer_bufferIn_rData_context[2:0]
     3/4: $0\read_ports_0_buffer_bufferIn_rData_mask[3:0]
     4/4: $0\read_ports_0_buffer_bufferIn_rData_data[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
     1/3: $0\read_ports_0_buffer_s1_valid[0:0]
     2/3: $0\write_arbiter_0_doIt_regNext[0:0]
     3/3: $0\read_ports_0_buffer_bufferIn_rValid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2099'.
     1/1: $1\_zz_banks_0_readOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2098'.
     1/1: $1\_zz_banks_0_readOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2085'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_3[3:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2084'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_2[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2082'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2081'.
     1/1: $1\_zz_banks_0_writeOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2078'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2076'.
     1/1: $0\_zz_banks_0_ram_port1[35:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
     1/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2075
     2/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_DATA[35:0]$2074
     3/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_ADDR[6:0]$2073
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2067'.
     1/1: $0\io_ctrl_writeEnable_delay_1[0:0]
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2066'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2064'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2063'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2062'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2061'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2060'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2059'.
Creating decoders for process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2057'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
     1/19: $0\channels_0_fifo_push_available[7:0]
     2/19: $0\channels_0_fifo_pop_withoutOverride_exposed[9:0]
     3/19: $0\channels_0_fifo_pop_ptr[7:0]
     4/19: $0\channels_0_fifo_push_ptr[7:0]
     5/19: $0\channels_0_pop_b2s_veryLastEndPacket[0:0]
     6/19: $0\channels_0_pop_b2s_veryLastPtr[7:0]
     7/19: $0\channels_0_pop_b2s_veryLastValid[0:0]
     8/19: $0\channels_0_pop_b2s_last[0:0]
     9/19: $0\channels_0_pop_memory[0:0]
    10/19: $0\channels_0_push_m2b_bytesLeft[25:0]
    11/19: $0\channels_0_push_m2b_address[31:0]
    12/19: $0\channels_0_push_memory[0:0]
    13/19: $0\channels_0_selfRestart[0:0]
    14/19: $0\channels_0_bytes[25:0]
    15/19: $0\channels_0_channelStop[0:0]
    16/19: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    17/19: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    18/19: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    19/19: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
     1/20: $0\channels_0_push_m2b_memPending[3:0]
     2/20: $0\channels_0_ctrl_kick[0:0]
     3/20: $0\m2b_rsp_first[0:0]
     4/20: $0\m2b_cmd_s1_valid[0:0]
     5/20: $0\m2b_cmd_s0_priority_counter[1:0]
     6/20: $0\m2b_cmd_s0_priority_roundRobins_3[0:0]
     7/20: $0\m2b_cmd_s0_priority_roundRobins_2[0:0]
     8/20: $0\m2b_cmd_s0_priority_roundRobins_1[0:0]
     9/20: $0\m2b_cmd_s0_priority_roundRobins_0[0:0]
    10/20: $0\m2b_cmd_s0_valid[0:0]
    11/20: $0\channels_0_interrupts_onChannelCompletion_valid[0:0]
    12/20: $0\channels_0_interrupts_onChannelCompletion_enable[0:0]
    13/20: $0\channels_0_interrupts_completion_valid[0:0]
    14/20: $0\channels_0_interrupts_completion_enable[0:0]
    15/20: $0\channels_0_push_m2b_loadDone[0:0]
    16/20: $0\channels_0_weight[1:0]
    17/20: $0\channels_0_priority[1:0]
    18/20: $0\channels_0_descriptorValid[0:0]
    19/20: $0\channels_0_channelValid[0:0]
    20/20: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13164$2041'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13150$2040'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13136$2039'.
     1/2: $2\when_BusSlaveFactory_l366_1[0:0]
     2/2: $1\when_BusSlaveFactory_l366_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13122$2038'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13112$2037'.
     1/2: $2\io_interrupts[0:0]
     2/2: $1\io_interrupts[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13092$2002'.
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13066$1994'.
     1/1: $1\io_read_cmd_valid[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:13004$1956'.
     1/2: $2\_zz_when_DmaSg_l555[0:0]
     2/2: $1\_zz_when_DmaSg_l555[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12995$1951'.
     1/1: $1\channels_0_readyForChannelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12983$1939'.
     1/2: $2\channels_0_pop_b2s_veryLastTrigger[0:0]
     2/2: $1\channels_0_pop_b2s_veryLastTrigger[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12976$1929'.
     1/1: $1\channels_0_push_m2b_loadRequest[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12969$1928'.
     1/1: $1\channels_0_push_m2b_memPendingDecr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12960$1927'.
     1/2: $2\channels_0_push_m2b_memPendingIncr[0:0]
     2/2: $1\channels_0_push_m2b_memPendingIncr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12943$1916'.
     1/3: $3\channels_0_fifo_push_availableDecr[7:0]
     2/3: $2\channels_0_fifo_push_availableDecr[7:0]
     3/3: $1\channels_0_fifo_push_availableDecr[7:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12934$1915'.
     1/1: $1\channels_0_readyToStop[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12920$1914'.
     1/4: $4\channels_0_descriptorCompletion[0:0]
     2/4: $3\channels_0_descriptorCompletion[0:0]
     3/4: $2\channels_0_descriptorCompletion[0:0]
     4/4: $1\channels_0_descriptorCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12904$1912'.
     1/5: $5\channels_0_descriptorStart[0:0]
     2/5: $4\channels_0_descriptorStart[0:0]
     3/5: $3\channels_0_descriptorStart[0:0]
     4/5: $2\channels_0_descriptorStart[0:0]
     5/5: $1\channels_0_descriptorStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12893$1911'.
     1/3: $3\channels_0_channelCompletion[0:0]
     2/3: $2\channels_0_channelCompletion[0:0]
     3/3: $1\channels_0_channelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12884$1910'.
     1/2: $2\channels_0_channelStart[0:0]
     2/2: $1\channels_0_channelStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12868$1909'.
     1/2: $1\ctrl_rsp_payload_fragment_data[0:0]
     2/2: $2\ctrl_rsp_payload_fragment_data[2:2]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12844$1897'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12823$1893'.
     1/1: $1\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3[0:0]
Creating decoders for process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1872'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1871'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1870'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8076$1869'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8075$1868'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
     1/38: $0\execute_CsrPlugin_wfiWake[0:0]
     2/38: $0\CsrPlugin_hadException[0:0]
     3/38: $0\CsrPlugin_interrupt_valid[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1807'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1806'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1805'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1804'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1803'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1802'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1792'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1652'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1650'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1649'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1637'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1629'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1626'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1620'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1619'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1618'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1617'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1604'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1603'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1602'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1601'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1597'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1575'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1574'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1573'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1572'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1566'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11247$1562'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1561'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1558'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11194$1557'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1556'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1555'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1552'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1525'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1524'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11060$1522'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1502'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1499'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1498'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1493'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1492'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10940$1491'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1488'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1484'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1483'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10855$1482'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10831$1481'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1480'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1479'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1475'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1474'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1473'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1471'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1444'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10683$1443'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10654$1440'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10644$1437'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1433'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1432'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1431'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1428'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1425'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1416'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1398'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1397'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1394'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1393'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10473$1384'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10449$1380'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10434$1379'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10409$1373'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1372'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10359$1330'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1329'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1328'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10308$1326'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10293$1325'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1324'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10267$1323'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10252$1322'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10240$1321'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1305'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1293'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1288'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1284'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1280'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1279'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1273'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1271'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1265'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1263'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1258'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1255'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1248'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1247'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1246'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1245'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1244'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1243'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1242'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1241'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1240'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1239'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1238'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1237'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1236'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1235'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1234'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1233'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1232'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1231'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1230'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1229'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1228'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1227'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1226'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1225'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1224'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1223'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1222'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1221'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1220'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1219'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1218'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1217'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1216'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1205'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1204'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1203'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1202'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1201'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1200'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1176'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1175'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1174'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1173
     2/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_DATA[31:0]$1172
     3/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_ADDR[4:0]$1171
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$973'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$972'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$957'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$954'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6624$952'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6887$951'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$931'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$930'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$913'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$909'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$896'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$889'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
     1/7: $0\logic_rspNoHit_source[1:0]
     2/7: $0\logic_rspNoHit_counter[4:0]
     3/7: $0\logic_rspNoHit_context[10:0]
     4/7: $0\logic_rspNoHit_singleBeatRsp[0:0]
     5/7: $0\logic_rspHits_2[0:0]
     6/7: $0\logic_rspHits_1[0:0]
     7/7: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$884'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$872'.
     1/1: $1\io_input_rsp_payload_fragment_context[10:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$871'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$870'.
     1/1: $1\io_input_rsp_payload_fragment_source[1:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$869'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$865'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$843'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$841'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$837'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$833'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
     1/5: $1\_zz_io_input_rsp_payload_fragment_context[10:0]
     2/5: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/5: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/5: $1\_zz_io_input_rsp_payload_fragment_source[1:0]
     5/5: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$818'.
     1/1: $0\io_bus_cmd_payload_fragment_context_regNextWhen[14:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$817'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
     1/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$810
     2/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_DATA[7:0]$809
     3/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_ADDR[13:0]$808
     4/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$805
     5/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_DATA[7:0]$804
     6/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_ADDR[13:0]$803
     7/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$800
     8/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_DATA[7:0]$799
     9/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_ADDR[13:0]$798
    10/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$795
    11/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_DATA[7:0]$794
    12/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_ADDR[13:0]$793
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
     1/4: $0\_zz_ramsymbol_read_3[7:0]
     2/4: $0\_zz_ramsymbol_read_2[7:0]
     3/4: $0\_zz_ramsymbol_read_1[7:0]
     4/4: $0\_zz_ramsymbol_read[7:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$772'.
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
     1/6: $0\buffer_address[31:0] [31:12]
     2/6: $0\buffer_address[31:0] [11:0]
     3/6: $0\buffer_context[10:0]
     4/6: $0\buffer_beat[4:0]
     5/6: $0\buffer_source[1:0]
     6/6: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$762'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$761'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$760'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$754'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$752'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$748'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$746'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$745'.
     1/1: $1\cmdContext_source[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$744'.
     1/1: $1\cmdContext_context[10:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$743'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$742'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$741'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
     1/25: $0\logic_rspNoHit_counter[0:0]
     2/25: $0\logic_rspNoHit_context[14:0]
     3/25: $0\logic_rspNoHit_singleBeatRsp[0:0]
     4/25: $0\logic_rspHits_6[0:0]
     5/25: $0\logic_rspHits_5[0:0]
     6/25: $0\logic_rspHits_4[0:0]
     7/25: $0\logic_rspHits_3[0:0]
     8/25: $0\logic_rspHits_2[0:0]
     9/25: $0\logic_rspHits_1[0:0]
    10/25: $0\logic_rspHits_0[0:0]
    11/25: $0\logic_noHitS1[0:0]
    12/25: $0\logic_hitsS1_6[0:0]
    13/25: $0\logic_hitsS1_5[0:0]
    14/25: $0\logic_hitsS1_4[0:0]
    15/25: $0\logic_hitsS1_3[0:0]
    16/25: $0\logic_hitsS1_2[0:0]
    17/25: $0\logic_hitsS1_1[0:0]
    18/25: $0\logic_hitsS1_0[0:0]
    19/25: $0\io_input_cmd_rData_fragment_context[14:0]
    20/25: $0\io_input_cmd_rData_fragment_mask[3:0]
    21/25: $0\io_input_cmd_rData_fragment_data[31:0]
    22/25: $0\io_input_cmd_rData_fragment_length[1:0]
    23/25: $0\io_input_cmd_rData_fragment_address[23:0]
    24/25: $0\io_input_cmd_rData_fragment_opcode[0:0]
    25/25: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$709'.
     1/1: $1\io_input_rsp_payload_fragment_context[14:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$708'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$707'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$697'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$673'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$671'.
     1/1: $1\io_outputs_6_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$667'.
     1/1: $1\io_outputs_5_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$663'.
     1/1: $1\io_outputs_4_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$659'.
     1/1: $1\io_outputs_3_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$655'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$651'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$647'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[14:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_4[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
     1/6: $0\logic_harts_0_cmp[63:0] [63:32]
     2/6: $0\logic_harts_0_cmp[63:0] [31:0]
     3/6: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     4/6: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     5/6: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     6/6: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
     1/3: $0\logic_time[63:0]
     2/3: $0\logic_harts_0_softwareInterrupt[0:0]
     3/3: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4961$618'.
     1/3: $3\factory_rsp_payload_fragment_data[31:0]
     2/3: $2\factory_rsp_payload_fragment_data[31:0]
     3/3: $1\factory_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4937$606'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$602'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$601'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$600'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$599'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$598'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$597'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$596'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$595'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$594'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$593'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$592'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
     1/25: $0\_zz_io_soft_cmd_payload_BA[1:0]
     2/25: $0\_zz_io_soft_cmd_payload_ADDR[12:0]
     3/25: $0\_zz_io_soft_cmd_payload_WEn[0:0]
     4/25: $0\_zz_io_soft_cmd_payload_CASn[0:0]
     5/25: $0\_zz_io_soft_cmd_payload_RASn[0:0]
     6/25: $0\_zz_io_soft_cmd_payload_CSn[0:0]
     7/25: $0\_zz_io_config_WR[3:0]
     8/25: $0\_zz_io_config_WTR[3:0]
     9/25: $0\_zz_io_config_RTP[3:0]
    10/25: $0\_zz_io_config_RTW[3:0]
    11/25: $0\_zz_io_config_RCD[3:0]
    12/25: $0\_zz_io_config_RRD[3:0]
    13/25: $0\_zz_io_config_RFC[6:0]
    14/25: $0\_zz_io_config_RP[3:0]
    15/25: $0\_zz_io_config_RAS[3:0]
    16/25: $0\_zz_io_config_REF[15:0]
    17/25: $0\_zz_io_config_readLatency[1:0]
    18/25: $0\_zz_io_config_phase_precharge[0:0]
    19/25: $0\_zz_io_config_phase_active[0:0]
    20/25: $0\_zz_io_config_phase_read[0:0]
    21/25: $0\_zz_io_config_phase_write[0:0]
    22/25: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    23/25: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    24/25: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    25/25: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
     1/5: $0\_zz_io_soft_cmd_valid_1[0:0]
     2/5: $0\_zz_io_soft_CKE[0:0]
     3/5: $0\_zz_io_config_noActive[0:0]
     4/5: $0\_zz_io_config_autoRefresh[0:0]
     5/5: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$588'.
     1/2: $2\_zz_io_soft_cmd_valid[0:0]
     2/2: $1\_zz_io_soft_cmd_valid[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$576'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4373$569'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4371$568'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4369$567'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4367$566'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4365$565'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4352$552'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4341$551'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$550'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$538'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$526'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$525'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$524'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$519'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$518'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$513'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$512'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$511'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$510'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$509'.
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$507'.
     1/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [5:2]
     2/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [1]
     4/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     5/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [0]
     6/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     7/9: $3\busCtrl_rsp_payload_fragment_data[28:24]
     8/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     9/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$495'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$489'.
     1/1: $0\_zz_when_VgaCtrl_l230[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
     1/4: $0\_zz_vga_input_ready_2[0:0]
     2/4: $0\vga_adapted_payload_first[0:0]
     3/4: $0\_zz_vga_adapted_translated_thrown_ready[0:0]
     4/4: $0\when_Stream_l408[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
     1/12: $0\_zz_io_timings_v_colorEnd[11:0]
     2/12: $0\_zz_io_timings_v_colorStart[11:0]
     3/12: $0\_zz_io_timings_v_syncEnd[11:0]
     4/12: $0\_zz_io_timings_v_syncStart[11:0]
     5/12: $0\_zz_io_timings_h_colorEnd[11:0]
     6/12: $0\_zz_io_timings_h_colorStart[11:0]
     7/12: $0\_zz_io_timings_h_syncEnd[11:0]
     8/12: $0\_zz_io_timings_h_syncStart[11:0]
     9/12: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    10/12: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
     1/4: $0\_zz_io_timings_v_polarity[0:0]
     2/4: $0\_zz_io_timings_h_polarity[0:0]
     3/4: $0\run[0:0]
     4/4: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$467'.
     1/1: $1\vga_adapted_translated_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$466'.
     1/1: $1\vga_adapted_translated_thrown_valid[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$459'.
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$457'.
     1/1: $1\_zz_vga_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$455'.
     1/1: $1\io_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$454'.
     1/1: $1\ctrl_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$442'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$438'.
     1/1: $1\_zz_vga_resized_payload_fragment_1[15:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$436'.
     1/2: $0\popCC_popPtrGray[7:0]
     2/2: $0\popCC_popPtr[7:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$434'.
     1/2: $0\pushCC_pushPtrGray[7:0]
     2/2: $0\pushCC_pushPtr[7:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$402'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$400'.
     1/1: $0\_zz_ram_port1[36:0]
Creating decoders for process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$399
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$390_DATA[36:0]$398
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:3131$390_ADDR[6:0]$397
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$389'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$388'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
     1/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_context[14:0]
     2/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31:0]
     3/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0:0]
     4/73: $0\_zz_system_plic_logic_bmb_rsp_payload_last[0:0]
     5/73: $0\_zz_io_read_rsp_payload_fragment_context[10:0]
     6/73: $0\_zz_io_read_rsp_payload_fragment_data[31:0]
     7/73: $0\_zz_io_read_rsp_payload_fragment_opcode[0:0]
     8/73: $0\_zz_io_read_rsp_payload_last[0:0]
     9/73: $0\system_dma_logic_io_read_cmd_rData_fragment_context[10:0]
    10/73: $0\system_dma_logic_io_read_cmd_rData_fragment_length[5:0]
    11/73: $0\system_dma_logic_io_read_cmd_rData_fragment_address[31:0]
    12/73: $0\system_dma_logic_io_read_cmd_rData_fragment_opcode[0:0]
    13/73: $0\system_dma_logic_io_read_cmd_rData_last[0:0]
    14/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context[10:0]
    15/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[31:0]
    16/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode[0:0]
    17/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source[1:0]
    18/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last[0:0]
    19/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context[10:0]
    20/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask[3:0]
    21/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data[31:0]
    22/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length[5:0]
    23/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address[24:0]
    24/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode[0:0]
    25/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source[1:0]
    26/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last[0:0]
    27/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context[10:0]
    28/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask[3:0]
    29/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data[31:0]
    30/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length[5:0]
    31/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[24:0]
    32/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode[0:0]
    33/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source[1:0]
    34/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last[0:0]
    35/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[14:0]
    36/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
    37/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
    38/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
    39/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[14:0]
    40/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
    41/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
    42/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
    43/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    44/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    45/73: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    46/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_context[10:0]
    47/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_data[31:0]
    48/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode[0:0]
    49/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_source[1:0]
    50/73: $0\_zz_system_dBus32_bmb_rsp_payload_last[0:0]
    51/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context[10:0]
    52/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask[3:0]
    53/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data[31:0]
    54/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length[5:0]
    55/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address[31:0]
    56/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode[0:0]
    57/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source[1:0]
    58/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_last[0:0]
    59/73: $0\system_dBus32_bmb_cmd_rData_fragment_context[10:0]
    60/73: $0\system_dBus32_bmb_cmd_rData_fragment_mask[3:0]
    61/73: $0\system_dBus32_bmb_cmd_rData_fragment_data[31:0]
    62/73: $0\system_dBus32_bmb_cmd_rData_fragment_length[5:0]
    63/73: $0\system_dBus32_bmb_cmd_rData_fragment_address[31:0]
    64/73: $0\system_dBus32_bmb_cmd_rData_fragment_opcode[0:0]
    65/73: $0\system_dBus32_bmb_cmd_rData_fragment_source[1:0]
    66/73: $0\system_dBus32_bmb_cmd_rData_last[0:0]
    67/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0:0]
    68/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3:0]
    69/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31:0]
    70/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4:0]
    71/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31:0]
    72/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0:0]
    73/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
     1/18: $0\system_plic_logic_bridge_coherencyStall_value[0:0]
     2/18: $0\_zz_system_cpu_externalInterrupt_plic_target_ie_0[0:0]
     3/18: $0\_zz_system_cpu_externalInterrupt_plic_target_threshold[1:0]
     4/18: $0\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority[1:0]
     5/18: $0\_zz_system_plic_logic_bmb_rsp_valid_2[0:0]
     6/18: $0\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion[0:0]
     7/18: $0\system_dma_vga_channel_interrupt_plic_gateway_ip[0:0]
     8/18: $0\_zz_when_Stream_l342_1[0:0]
     9/18: $0\system_dma_logic_io_read_cmd_rValid[0:0]
    10/18: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1[0:0]
    11/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid[0:0]
    12/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid[0:0]
    13/18: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
    14/18: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
    15/18: $0\_zz_system_dBus32_bmb_rsp_valid_1[0:0]
    16/18: $0\system_dBus32_bmb_cmd_s2mPipe_rValid[0:0]
    17/18: $0\system_dBus32_bmb_cmd_rValid[0:0]
    18/18: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$380'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$379'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$377'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$375'.
     1/1: $0\vgaCd_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$373'.
     1/1: $0\hdmiCd_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$371'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$370'.
     1/2: $2\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
     2/2: $1\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$367'.
     1/1: $1\system_plic_logic_bridge_coherencyStall_valueNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$364'.
     1/4: $4\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     2/4: $3\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     3/4: $2\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     4/4: $1\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$363'.
     1/1: $1\system_plic_logic_bridge_completion_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$362'.
     1/1: $1\system_plic_logic_bridge_completion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$361'.
     1/2: $2\system_plic_logic_bridge_claim_payload[3:0]
     2/2: $1\system_plic_logic_bridge_claim_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$360'.
     1/2: $2\system_plic_logic_bridge_claim_valid[0:0]
     2/2: $1\system_plic_logic_bridge_claim_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$352'.
     1/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [3:2]
     2/3: $2\system_plic_logic_bus_rsp_payload_fragment_data[12:12]
     3/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [1:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$340'.
     1/1: $1\_zz_system_plic_logic_bus_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$336'.
     1/1: $1\system_plic_logic_bus_readHaltTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$330'.
     1/1: $1\_zz_io_input_rsp_ready_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$326'.
     1/1: $1\_zz_io_bmb_0_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$324'.
     1/1: $1\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$308'.
     1/1: $1\_zz_io_input_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$306'.
     1/1: $1\system_dBus32_bmb_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$294'.
     1/1: $1\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$291'.
     1/1: $1\system_cpu_logic_cpu_dBus_rsp_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$290'.
     1/1: $1\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$286'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$285'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$283'.
     1/1: $1\vgaCd_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$282'.
     1/1: $1\vgaCd_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$280'.
     1/1: $1\hdmiCd_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$279'.
     1/1: $1\hdmiCd_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$277'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$276'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$275'.
     1/1: $1\_zz_system_phyA_sdram_DQ_15[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$274'.
     1/1: $1\_zz_system_phyA_sdram_DQ_14[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$273'.
     1/1: $1\_zz_system_phyA_sdram_DQ_13[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$272'.
     1/1: $1\_zz_system_phyA_sdram_DQ_12[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$271'.
     1/1: $1\_zz_system_phyA_sdram_DQ_11[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$270'.
     1/1: $1\_zz_system_phyA_sdram_DQ_10[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$269'.
     1/1: $1\_zz_system_phyA_sdram_DQ_9[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$268'.
     1/1: $1\_zz_system_phyA_sdram_DQ_8[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$267'.
     1/1: $1\_zz_system_phyA_sdram_DQ_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$266'.
     1/1: $1\_zz_system_phyA_sdram_DQ_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$265'.
     1/1: $1\_zz_system_phyA_sdram_DQ_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$264'.
     1/1: $1\_zz_system_phyA_sdram_DQ_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$263'.
     1/1: $1\_zz_system_phyA_sdram_DQ_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$262'.
     1/1: $1\_zz_system_phyA_sdram_DQ_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$261'.
     1/1: $1\_zz_system_phyA_sdram_DQ_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$260'.
     1/1: $1\_zz_system_phyA_sdram_DQ[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$259'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$258'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$257'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$256'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$255'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$254'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$253'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$252'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:54$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

5.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3376'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3373'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3372'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3370'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3367'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3366'.
No latch inferred for signal `\StreamFifoLowLatency.\_zz_1' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3365'.
No latch inferred for signal `\Tasker.\io_output_refresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:19595$3252'.
No latch inferred for signal `\Tasker.\io_output_prechargeAll' from process `\Tasker.$proc$./ICESugarProMinimal.v:19576$3251'.
No latch inferred for signal `\Tasker.\io_refresh_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:19557$3250'.
No latch inferred for signal `\Tasker.\arbiter_selOH' from process `\Tasker.$proc$./ICESugarProMinimal.v:19543$3236'.
No latch inferred for signal `\Tasker.\stations_1_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19518$3210'.
No latch inferred for signal `\Tasker.\stations_1_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19497$3202'.
No latch inferred for signal `\Tasker.\stations_1_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19481$3187'.
No latch inferred for signal `\Tasker.\stations_0_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19456$3164'.
No latch inferred for signal `\Tasker.\stations_0_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19435$3156'.
No latch inferred for signal `\Tasker.\stations_0_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19419$3141'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:19377$3112'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankHit' from process `\Tasker.$proc$./ICESugarProMinimal.v:19363$3108'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowRead' from process `\Tasker.$proc$./ICESugarProMinimal.v:19346$3105'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowWrite' from process `\Tasker.$proc$./ICESugarProMinimal.v:19329$3102'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:19312$3099'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowPrecharge' from process `\Tasker.$proc$./ICESugarProMinimal.v:19289$3098'.
No latch inferred for signal `\Tasker.\inputsArbiter_output_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:19270$3096'.
No latch inferred for signal `\Tasker.\banks_3_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19208$3040'.
No latch inferred for signal `\Tasker.\banks_2_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19176$3009'.
No latch inferred for signal `\Tasker.\banks_1_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19144$2978'.
No latch inferred for signal `\Tasker.\banks_0_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:19112$2947'.
No latch inferred for signal `\Tasker.\readyForRefresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:19082$2936'.
No latch inferred for signal `\Tasker.\_zz_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19075$2935'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
No latch inferred for signal `\Tasker.\_zz_taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97' from process `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
No latch inferred for signal `\Backend.\rspPipeline_input_payload_write' from process `\Backend.$proc$./ICESugarProMinimal.v:18354$2907'.
No latch inferred for signal `\Backend.\rspPipeline_input_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:18342$2906'.
No latch inferred for signal `\Backend.\rspPipeline_output_payload_fragment_data' from process `\Backend.$proc$./ICESugarProMinimal.v:18321$2890'.
No latch inferred for signal `\Backend.\rspPipeline_beatCounter_willIncrement' from process `\Backend.$proc$./ICESugarProMinimal.v:18307$2882'.
No latch inferred for signal `\Backend.\io_phy_readEnable' from process `\Backend.$proc$./ICESugarProMinimal.v:18290$2878'.
No latch inferred for signal `\Backend.\io_phy_phases_1_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:18273$2875'.
No latch inferred for signal `\Backend.\io_phy_phases_0_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:18264$2874'.
No latch inferred for signal `\Backend.\io_writeDatas_0_ready' from process `\Backend.$proc$./ICESugarProMinimal.v:18254$2873'.
No latch inferred for signal `\Backend.\writePipeline_history_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:18248$2872'.
No latch inferred for signal `\Backend.\io_phy_phases_1_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:18224$2871'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18205$2870'.
No latch inferred for signal `\Backend.\io_phy_phases_1_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18181$2869'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:18147$2868'.
No latch inferred for signal `\Backend.\io_phy_phases_0_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:18124$2867'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18102$2866'.
No latch inferred for signal `\Backend.\io_phy_phases_0_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:18075$2865'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:18038$2864'.
No latch inferred for signal `\Backend.\io_phy_BA' from process `\Backend.$proc$./ICESugarProMinimal.v:18019$2863'.
No latch inferred for signal `\Backend.\io_phy_ADDR' from process `\Backend.$proc$./ICESugarProMinimal.v:17994$2862'.
No latch inferred for signal `\BmbAligner.\io_input_rsp_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2846'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_ready' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2845'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_thrown_valid' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2844'.
No latch inferred for signal `\BmbAligner.\logic_rspLogic_drop' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2843'.
No latch inferred for signal `\BmbAligner.\logic_cmdLogic_inputReadyOk' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2822'.
No latch inferred for signal `\BmbAligner.\io_output_cmd_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2820'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_ready' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2811'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_thrown_valid' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2810'.
No latch inferred for signal `\BmbAlignedSpliter.\_zz_io_output_cmd_payload_fragment_length' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2799'.
No latch inferred for signal `\BmbAlignedSpliter.\cmdLogic_addressBase' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2793'.
No latch inferred for signal `\BmbToCorePort.\io_input_cmd_ready' from process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2768'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2745'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2742'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2741'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2739'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2736'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2735'.
No latch inferred for signal `\StreamFifoLowLatency_1.\_zz_1' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2734'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2711'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2708'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2707'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2705'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2702'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2701'.
No latch inferred for signal `\StreamFifoLowLatency_2.\_zz_1' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2700'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2677'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2674'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2673'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2671'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2668'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2667'.
No latch inferred for signal `\StreamFifoLowLatency_3.\_zz_1' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2666'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2642'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2640'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2638'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2635'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2585'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2583'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2556'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2555'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2533'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2530'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2529'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2527'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2524'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2523'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2522'.
No latch inferred for signal `\BmbAdapter.\cmdAddress_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2502'.
No latch inferred for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2499'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_last_1' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_source' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_opcode' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_address' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_length' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_data' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_mask' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_context' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2366'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2355'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2354'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2353'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2352'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./ICESugarProMinimal.v:16662$2302'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./ICESugarProMinimal.v:16652$2299'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16642$2292'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./ICESugarProMinimal.v:16621$2271'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./ICESugarProMinimal.v:16605$2267'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16591$2263'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16567$2260'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./ICESugarProMinimal.v:16555$2248'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./ICESugarProMinimal.v:16534$2245'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./ICESugarProMinimal.v:16518$2232'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16487$2227'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16468$2223'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./ICESugarProMinimal.v:16449$2209'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16417$2187'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16406$2184'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16392$2181'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16382$2180'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16372$2179'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:16362$2178'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16347$2177'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16340$2176'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./ICESugarProMinimal.v:16333$2173'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16323$2170'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16313$2169'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:16303$2168'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16290$2167'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:16283$2166'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2165'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:16269$2164'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16262$2163'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./ICESugarProMinimal.v:16244$2156'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./ICESugarProMinimal.v:16237$2155'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$./ICESugarProMinimal.v:16210$2120'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2099'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2098'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_3' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2085'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_2' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2084'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2082'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2081'.
No latch inferred for signal `\DmaMemoryCore.\_zz_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2078'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_1' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2064'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_0' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2063'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQw_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2062'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DM_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2061'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\BA_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2060'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\ADDR_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2059'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:13164$2041'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335' from process `\Core_1.$proc$./ICESugarProMinimal.v:13150$2040'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:13136$2039'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366' from process `\Core_1.$proc$./ICESugarProMinimal.v:13122$2038'.
No latch inferred for signal `\Core_1.\io_interrupts' from process `\Core_1.$proc$./ICESugarProMinimal.v:13112$2037'.
No latch inferred for signal `\Core_1.\memory_core_io_writes_0_cmd_payload_mask' from process `\Core_1.$proc$./ICESugarProMinimal.v:13092$2002'.
No latch inferred for signal `\Core_1.\io_read_cmd_valid' from process `\Core_1.$proc$./ICESugarProMinimal.v:13066$1994'.
No latch inferred for signal `\Core_1.\_zz_when_DmaSg_l555' from process `\Core_1.$proc$./ICESugarProMinimal.v:13004$1956'.
No latch inferred for signal `\Core_1.\channels_0_readyForChannelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12995$1951'.
No latch inferred for signal `\Core_1.\channels_0_pop_b2s_veryLastTrigger' from process `\Core_1.$proc$./ICESugarProMinimal.v:12983$1939'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_loadRequest' from process `\Core_1.$proc$./ICESugarProMinimal.v:12976$1929'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12969$1928'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingIncr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12960$1927'.
No latch inferred for signal `\Core_1.\channels_0_fifo_push_availableDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12943$1916'.
No latch inferred for signal `\Core_1.\channels_0_readyToStop' from process `\Core_1.$proc$./ICESugarProMinimal.v:12934$1915'.
No latch inferred for signal `\Core_1.\channels_0_descriptorCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12920$1914'.
No latch inferred for signal `\Core_1.\channels_0_descriptorStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12904$1912'.
No latch inferred for signal `\Core_1.\channels_0_channelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12893$1911'.
No latch inferred for signal `\Core_1.\channels_0_channelStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12884$1910'.
No latch inferred for signal `\Core_1.\ctrl_rsp_payload_fragment_data' from process `\Core_1.$proc$./ICESugarProMinimal.v:12868$1909'.
No latch inferred for signal `\Core_1.\_zz_ctrl_rsp_ready' from process `\Core_1.$proc$./ICESugarProMinimal.v:12844$1897'.
No latch inferred for signal `\Core_1.\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3' from process `\Core_1.$proc$./ICESugarProMinimal.v:12823$1893'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1807'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1806'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1805'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1804'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1803'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1802'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1792'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1652'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1650'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1649'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1637'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1629'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1626'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1620'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1619'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1618'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1617'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1604'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1603'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1602'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1601'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1597'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1575'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1574'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1573'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1572'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1566'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11247$1562'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1561'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1558'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11194$1557'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1556'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1555'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1552'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1525'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1524'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11060$1522'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1502'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1499'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1498'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1493'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1492'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10940$1491'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1488'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1484'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1483'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10855$1482'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10831$1481'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1480'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1479'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1475'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1474'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1473'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1471'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1444'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10683$1443'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10654$1440'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10644$1437'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1433'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1432'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1431'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1428'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1425'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1416'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1398'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1397'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1394'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1393'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10473$1384'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10449$1380'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10434$1379'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10409$1373'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1372'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10359$1330'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1329'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1328'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10308$1326'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10293$1325'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1324'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10267$1323'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10252$1322'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10240$1321'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1305'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1293'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1288'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1284'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1280'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1279'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1273'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1271'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1265'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1263'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1258'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1255'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1248'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1247'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1246'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1245'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1244'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1243'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1242'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1241'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1240'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1239'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1238'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1237'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1236'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1235'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1234'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1233'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1232'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1231'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1230'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1229'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1228'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1227'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1226'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1225'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1224'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1223'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1222'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1221'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1220'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1219'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1218'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1217'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1216'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1205'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1204'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1203'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1202'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1201'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1200'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1176'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1175'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1174'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dn' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$957'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dp' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$954'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$931'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$930'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$913'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$889'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$872'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$871'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$870'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$869'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$865'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$843'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_2_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$841'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$837'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$833'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
No latch inferred for signal `\BmbOnChipRam.\_zz_ram_port0' from process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$772'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$761'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_thrown_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$760'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_drop' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$754'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_last' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$752'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$748'.
No latch inferred for signal `\BmbUnburstify.\io_input_cmd_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$746'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_source' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$745'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_context' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$744'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$743'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$742'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$741'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$709'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$708'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$707'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$697'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$673'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_6_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$671'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_5_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$667'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_4_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$663'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_3_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$659'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$655'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$651'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$647'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_4' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4961$618'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4937$606'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$588'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_mapper_rsp_ready' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$576'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4373$569'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4371$568'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4369$567'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4367$566'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4365$565'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4352$552'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4341$551'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$550'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$538'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$526'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$525'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$524'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$519'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$518'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$513'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$512'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$511'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$510'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$509'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$507'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$495'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$467'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_thrown_valid' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$466'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$459'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$457'.
No latch inferred for signal `\BmbVgaCtrl.\io_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$455'.
No latch inferred for signal `\BmbVgaCtrl.\ctrl_rsp_payload_fragment_data' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$454'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_ctrl_rsp_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$442'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_resized_payload_fragment_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$438'.
No latch inferred for signal `\StreamFifoCC.\_zz_1' from process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$402'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$370'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_valueNext' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$367'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_willIncrement' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$364'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$363'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$362'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$361'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$360'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_rsp_payload_fragment_data' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$352'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bus_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$340'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_readHaltTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$336'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$330'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_bmb_0_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$326'.
No latch inferred for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$324'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$308'.
No latch inferred for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$306'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$294'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_rsp_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$291'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$290'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$286'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$285'.
No latch inferred for signal `\ICESugarProMinimal.\vgaCd_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$283'.
No latch inferred for signal `\ICESugarProMinimal.\vgaCd_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$282'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$280'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$279'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$277'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$276'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_15' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$275'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_14' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$274'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_13' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$273'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_12' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$272'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_11' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$271'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_10' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$270'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_9' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$269'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_8' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$268'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$267'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$266'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$265'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$264'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$263'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$262'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$261'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$260'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$259'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$258'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$257'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$256'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$255'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$254'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$253'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$252'.

5.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3390'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3390'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\pushPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\popPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3356_ADDR' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3356_DATA' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3355'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3355'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\Refresher.\value' using process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3353'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\Refresher.\pending' using process `\Refresher.$proc$./ICESugarProMinimal.v:20045$3353'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\Tasker.\allowPrechargeAll_regNext' using process `\Tasker.$proc$./ICESugarProMinimal.v:20004$3323'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_ready' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_state' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_tocken' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rValid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\Tasker.\arbiter_refreshState' using process `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\Tasker.\RFC_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\Tasker.\RRD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\Tasker.\WTR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\Tasker.\RTW_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\Tasker.\RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_address' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_burstLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_length' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_ADDR' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_DATA' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN' using process `\Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\Backend.\rspPipeline_debugData' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_last' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_data' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_context' using process `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\Backend.\_zz_writePipeline_writeHistory_1_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_1' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_2' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_3' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_4' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_5' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_6' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_7' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\Backend.\rspPop_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_cmd_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_cmdLogic_forWrite_postPadding' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_rspLogic_forRead_transferCounter' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_rsp_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_beatCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_splitCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_firstSplit' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\BmbToCorePort.\rspPendingCounter' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2780'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\BmbToCorePort.\io_input_cmd_payload_first' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2780'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\pushPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\popPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\risingOccupancy' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2725_ADDR' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2725_DATA' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\pushPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\popPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\risingOccupancy' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2691_ADDR' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2691_DATA' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\pushPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\popPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\risingOccupancy' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2657_ADDR' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2657_DATA' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2653'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2653'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./ICESugarProMinimal.v:17556$2579' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./ICESugarProMinimal.v:17556$2580' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$2612' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2578'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2578'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2577'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2577'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2576'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2576'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2557'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2557'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_ADDR' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_DATA' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2513'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_last' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_opcode' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_data' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_mask' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_write' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_burstLast' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\BmbAdapter.\io_refresh_regNext' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\BmbAdapter.\_zz_io_output_writeDataTocken' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_read' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_write' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_active' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_read' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_write' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_active' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_prechargeAll' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_refresh' using process `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\Core.\config_readLatency' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\Core.\config_RAS' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\Core.\config_RP' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\Core.\config_WR' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\Core.\config_RCD' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\Core.\config_WTR' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\Core.\config_RTP' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\Core.\config_RRD' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\Core.\config_RTW' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\Core.\config_RFC' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\Core.\config_REF' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\Core.\config_autoRefresh' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\Core.\config_noActive' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\Core.\config_phase_active' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\Core.\config_phase_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\Core.\config_phase_read' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\Core.\config_phase_write' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_last' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_context' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_last' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_context' using process `\Core.$proc$./ICESugarProMinimal.v:15103$2480'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_2' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2478'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2459'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\TmdsEncoder.\io_TMDS' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2451'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\TmdsEncoder.\dc_bias' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2451'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2342'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\io_writes_0_cmd_payload_context_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_address' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_data' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_mask' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_priority_value' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\write_arbiter_0_doIt_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_valid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rValid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\_zz_banks_0_ram_port1' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2076'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_ADDR' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_DATA' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\io_ctrl_writeEnable_delay_1' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2067'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\DQrBuffer' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2066'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnable' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2066'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnableReg' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2066'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\BufferCC_5.\buffers_0' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2057'.
  created $adff cell `$procdff$10320' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_5.\buffers_1' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2057'.
  created $adff cell `$procdff$10321' with positive edge clock and negative level reset.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelStop' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_bytes' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_selfRestart' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_available' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_withoutOverride_exposed' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastPtr' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastEndPacket' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptrIncr_value_regNext' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_length' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_lastBurst' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_valid_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_descriptorValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_priority' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_weight' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_ctrl_kick' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_loadDone' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_memPending' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_0' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_1' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_3' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_counter' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\Core_1.\m2b_rsp_first' using process `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\BufferCC_6.\buffers_0' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1872'.
  created $adff cell `$procdff$10366' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_6.\buffers_1' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1872'.
  created $adff cell `$procdff$10367' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_7.\buffers_0' using process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1871'.
  created $adff cell `$procdff$10368' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_7.\buffers_1' using process `\BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1871'.
  created $adff cell `$procdff$10369' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_8.\buffers_0' using process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1870'.
  created $adff cell `$procdff$10370' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_8.\buffers_1' using process `\BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1870'.
  created $adff cell `$procdff$10371' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_ADDR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\ctr_mod5' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_ld' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_R' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_G' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_B' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_C' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6887$951'.
  created $dff cell `$procdff$10533' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$909'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$909'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `\BufferCC_9.\buffers_0' using process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$896'.
  created $adff cell `$procdff$10550' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_9.\buffers_1' using process `\BufferCC_9.$proc$./ICESugarProMinimal.v:6476$896'.
  created $adff cell `$procdff$10551' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_2' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_counter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_source' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$884'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$884'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$818'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$817'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_1' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_2' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_3' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_opcode' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_source' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_address' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_context' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_beat' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_valid' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$762'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_counter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_cmp' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_timerInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_softwareInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_last' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_write' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_read' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_active' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_precharge' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_readLatency' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_REF' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RAS' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RFC' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RRD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RCD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTW' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WTR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CSn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_RASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_WEn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_ADDR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_BA' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_valid_2' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_autoRefresh' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_noActive' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid_1' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_CKE' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_run_regNext' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$489'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_when_VgaCtrl_l230' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$489'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_input_ready_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\when_Stream_l408' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_adapted_translated_thrown_ready' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_adapted_payload_first' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_last' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10695' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10696' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10697' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10698' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10699' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10700' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10701' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10702' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10703' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10704' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
  created $dff cell `$procdff$10705' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_valid_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
  created $dff cell `$procdff$10706' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\run' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
  created $dff cell `$procdff$10707' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
  created $dff cell `$procdff$10708' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
  created $dff cell `$procdff$10709' with positive edge clock.
Creating register for signal `\StreamFifoCC.\popCC_popPtr' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$436'.
  created $dff cell `$procdff$10710' with positive edge clock.
Creating register for signal `\StreamFifoCC.\popCC_popPtrGray' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$436'.
  created $dff cell `$procdff$10711' with positive edge clock.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtr' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$434'.
  created $dff cell `$procdff$10712' with positive edge clock.
Creating register for signal `\StreamFifoCC.\pushCC_pushPtrGray' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$434'.
  created $dff cell `$procdff$10713' with positive edge clock.
Creating register for signal `\StreamFifoCC.\_zz_ram_port1' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$400'.
  created $dff cell `$procdff$10714' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$390_ADDR' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
  created $dff cell `$procdff$10715' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$390_DATA' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
  created $dff cell `$procdff$10716' with positive edge clock.
Creating register for signal `\StreamFifoCC.$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN' using process `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
  created $dff cell `$procdff$10717' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10718' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10719' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10720' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10721' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10722' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10723' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10724' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10725' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10726' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10727' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10728' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10729' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10730' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10731' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10732' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10733' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10734' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10735' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10736' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10737' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10738' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10739' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10740' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10741' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10742' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10743' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10744' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10745' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10746' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10747' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10748' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10749' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10750' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_id' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_valid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_when_Stream_l342_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_ip' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_valid_2' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_value' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_threshold' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_ie_0' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$380'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_debugReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$379'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$377'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$377'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\vgaCd_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$375'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\vgaCd_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$375'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$373'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$373'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$371'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$371'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10823' with positive edge clock.

5.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./ICESugarProMinimal.v:21079$3390'.
Removing empty process `BufferCC.$proc$./ICESugarProMinimal.v:21079$3390'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21218$3389'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3376'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21197$3376'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3373'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21188$3373'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3372'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21181$3372'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3370'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21174$3370'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3367'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21165$3367'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3366'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21158$3366'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3365'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21151$3365'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:21145$3358'.
Removing empty process `BufferCC_1.$proc$./ICESugarProMinimal.v:21060$3355'.
Found and cleaned up 5 empty switches in `\Refresher.$proc$./ICESugarProMinimal.v:20045$3353'.
Removing empty process `Refresher.$proc$./ICESugarProMinimal.v:20045$3353'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18686$3348'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18682$3347'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18678$3346'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18674$3345'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18670$3344'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18657$3343'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18653$3342'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18649$3341'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18645$3340'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18641$3339'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18628$3338'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18624$3337'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18620$3336'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18616$3335'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18612$3334'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18599$3333'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18595$3332'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18591$3331'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18587$3330'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18583$3329'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18574$3328'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18571$3327'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18567$3326'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18563$3325'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18559$3324'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:20004$3323'.
Found and cleaned up 19 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19905$3314'.
Found and cleaned up 66 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19627$3266'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19595$3252'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19595$3252'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19576$3251'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19576$3251'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19557$3250'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19557$3250'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19543$3236'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19518$3210'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19518$3210'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19497$3202'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19497$3202'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19481$3187'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19481$3187'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19456$3164'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19456$3164'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19435$3156'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19435$3156'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19419$3141'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19419$3141'.
Found and cleaned up 6 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19377$3112'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19377$3112'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19363$3108'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19363$3108'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19346$3105'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19346$3105'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19329$3102'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19329$3102'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19312$3099'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19312$3099'.
Found and cleaned up 7 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19289$3098'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19289$3098'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19270$3096'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19270$3096'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19208$3040'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19208$3040'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19176$3009'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19176$3009'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19144$2978'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19144$2978'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19112$2947'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19112$2947'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19082$2936'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19082$2936'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19075$2935'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19075$2935'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19046$2934'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19017$2933'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18984$2932'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18978$2925'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18413$2917'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18380$2916'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18354$2907'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18354$2907'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18342$2906'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18342$2906'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18321$2890'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18307$2882'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18307$2882'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18290$2878'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18290$2878'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18273$2875'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18273$2875'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18264$2874'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18264$2874'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18254$2873'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18254$2873'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18248$2872'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18224$2871'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18224$2871'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18205$2870'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18205$2870'.
Found and cleaned up 8 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18181$2869'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18181$2869'.
Found and cleaned up 12 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18147$2868'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18147$2868'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18124$2867'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18124$2867'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18102$2866'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18102$2866'.
Found and cleaned up 9 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18075$2865'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18075$2865'.
Found and cleaned up 13 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18038$2864'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18038$2864'.
Found and cleaned up 5 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:18019$2863'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18019$2863'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17994$2862'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17994$2862'.
Found and cleaned up 7 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:21018$2858'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20997$2846'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20997$2846'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20984$2845'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20984$2845'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20977$2844'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20977$2844'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20970$2843'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20970$2843'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20942$2822'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20942$2822'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20928$2820'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20928$2820'.
Found and cleaned up 5 empty switches in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20809$2813'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2811'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20792$2811'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2810'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20785$2810'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2799'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20755$2799'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2793'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20737$2793'.
Found and cleaned up 2 empty switches in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2780'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20616$2780'.
Found and cleaned up 1 empty switch in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2768'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20588$2768'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20492$2758'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2745'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20469$2745'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2742'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20460$2742'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2741'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20453$2741'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2739'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20446$2739'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2736'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20437$2736'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2735'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20430$2735'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2734'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20423$2734'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20417$2727'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20340$2724'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2711'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20318$2711'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2708'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20309$2708'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2707'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20302$2707'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2705'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20295$2705'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2702'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20286$2702'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2701'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20279$2701'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2700'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20272$2700'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:20266$2693'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20192$2690'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2677'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20172$2677'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2674'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20163$2674'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2673'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20156$2673'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2671'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20149$2671'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2668'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20140$2668'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2667'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20133$2667'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2666'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20126$2666'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:20120$2659'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2653'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17770$2653'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17724$2649'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2642'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17698$2642'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2640'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17679$2640'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2638'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17668$2638'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2635'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17658$2635'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17529$2613'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17450$2600'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2585'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17428$2585'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2583'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17399$2583'.
Found and cleaned up 1 empty switch in `\BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2578'.
Removing empty process `BufferCC_3.$proc$./ICESugarProMinimal.v:14320$2578'.
Found and cleaned up 1 empty switch in `\BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2577'.
Removing empty process `BufferCC_4.$proc$./ICESugarProMinimal.v:14296$2577'.
Removing empty process `BufferCC_2.$proc$./ICESugarProMinimal.v:14474$2576'.
Found and cleaned up 15 empty switches in `\VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
Removing empty process `VgaCtrl.$proc$./ICESugarProMinimal.v:14402$2573'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./ICESugarProMinimal.v:14748$2557'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14748$2557'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14734$2556'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14734$2556'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14727$2555'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14727$2555'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14613$2552'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14594$2533'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14594$2533'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14585$2530'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14585$2530'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14578$2529'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14578$2529'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14571$2527'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14571$2527'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14562$2524'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14562$2524'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14555$2523'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14555$2523'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14548$2522'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14548$2522'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14542$2515'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14536$2513'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14536$2513'.
Found and cleaned up 2 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15564$2510'.
Found and cleaned up 3 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15538$2509'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2502'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15515$2502'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2499'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15486$2499'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14898$2498'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14897$2497'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14896$2496'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14895$2495'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14894$2494'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14893$2493'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14892$2492'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14891$2491'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14890$2490'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14889$2489'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14888$2488'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14887$2487'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14886$2486'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14885$2485'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14884$2484'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14883$2483'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14882$2482'.
Found and cleaned up 1 empty switch in `\Core.$proc$./ICESugarProMinimal.v:15135$2481'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:15135$2481'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:15103$2480'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15737$2479'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2478'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15724$2478'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15662$2462'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15762$2460'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2459'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15803$2459'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15795$2458'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15787$2456'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15878$2454'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15967$2451'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:17039$2392'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:17001$2390'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16962$2366'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16962$2366'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16941$2355'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16941$2355'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16932$2354'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16932$2354'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16925$2353'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16925$2353'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16918$2352'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16918$2352'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16911$2344'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16905$2342'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16905$2342'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16899$2335'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16742$2318'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16676$2310'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16662$2302'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16662$2302'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16652$2299'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16652$2299'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16642$2292'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16642$2292'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16621$2271'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16621$2271'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16605$2267'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16605$2267'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16591$2263'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16591$2263'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16567$2260'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16567$2260'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16555$2248'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16555$2248'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16534$2245'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16534$2245'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16518$2232'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16518$2232'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16487$2227'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16487$2227'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16468$2223'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16468$2223'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16449$2209'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16449$2209'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16417$2187'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16417$2187'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16406$2184'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16406$2184'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16392$2181'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16392$2181'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16382$2180'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16382$2180'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16372$2179'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16372$2179'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16362$2178'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16362$2178'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16347$2177'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16347$2177'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16340$2176'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16340$2176'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16333$2173'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16333$2173'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16323$2170'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16323$2170'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16313$2169'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16313$2169'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16303$2168'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16303$2168'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16290$2167'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16290$2167'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16283$2166'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16283$2166'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16276$2165'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16276$2165'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16269$2164'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16269$2164'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16262$2163'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16262$2163'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16244$2156'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16244$2156'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16237$2155'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16237$2155'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16222$2126'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16213$2121'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16210$2120'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16204$2113'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17133$2104'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17282$2102'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17265$2101'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2099'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17243$2099'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2098'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17235$2098'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2085'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17201$2085'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2084'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17193$2084'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2082'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17185$2082'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2081'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17177$2081'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2078'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17159$2078'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2076'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17153$2076'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:17147$2069'.
Found and cleaned up 1 empty switch in `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2067'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14274$2067'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14268$2066'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14227$2064'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14208$2063'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14156$2062'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14144$2061'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14102$2060'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:14058$2059'.
Removing empty process `BufferCC_5.$proc$./ICESugarProMinimal.v:13425$2057'.
Found and cleaned up 25 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13313$2048'.
Found and cleaned up 34 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13183$2044'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13164$2041'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13164$2041'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13150$2040'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13150$2040'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13136$2039'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13136$2039'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13122$2038'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13122$2038'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13112$2037'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13112$2037'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13092$2002'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:13066$1994'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13066$1994'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:13004$1956'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:13004$1956'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12995$1951'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12995$1951'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12983$1939'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12983$1939'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12976$1929'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12976$1929'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12969$1928'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12969$1928'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12960$1927'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12960$1927'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12943$1916'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12943$1916'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12934$1915'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12934$1915'.
Found and cleaned up 4 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12920$1914'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12920$1914'.
Found and cleaned up 5 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12904$1912'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12904$1912'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12893$1911'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12893$1911'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12884$1910'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12884$1910'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12868$1909'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12868$1909'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12844$1897'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12844$1897'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12823$1893'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12823$1893'.
Removing empty process `BufferCC_6.$proc$./ICESugarProMinimal.v:12477$1872'.
Removing empty process `BufferCC_7.$proc$./ICESugarProMinimal.v:12453$1871'.
Removing empty process `BufferCC_8.$proc$./ICESugarProMinimal.v:12429$1870'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8076$1869'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8075$1868'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12348$1866'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12331$1863'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12014$1836'.
Found and cleaned up 59 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11753$1817'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11743$1807'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11743$1807'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11735$1806'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11735$1806'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11728$1805'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11728$1805'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11719$1804'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11719$1804'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11710$1803'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11710$1803'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11701$1802'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11701$1802'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11681$1792'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11681$1792'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11534$1652'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11534$1652'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11522$1650'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11522$1650'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11507$1649'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11507$1649'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11490$1637'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11490$1637'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11478$1629'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11478$1629'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11471$1626'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11471$1626'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1620'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11453$1620'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11446$1619'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11446$1619'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11437$1618'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11437$1618'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11402$1617'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11402$1617'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11385$1604'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11385$1604'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11374$1603'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11374$1603'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11367$1602'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11367$1602'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11360$1601'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11360$1601'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11348$1597'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11348$1597'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11318$1575'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11318$1575'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11311$1574'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11311$1574'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11301$1573'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11301$1573'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11291$1572'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11291$1572'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11273$1566'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11273$1566'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11247$1562'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11232$1561'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1558'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11217$1558'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11194$1557'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11182$1556'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11182$1556'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11164$1555'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11164$1555'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1552'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11147$1552'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11093$1525'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11093$1525'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11065$1524'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11065$1524'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11060$1522'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11034$1502'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11034$1502'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11025$1499'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11025$1499'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11016$1498'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11016$1498'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10992$1493'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10992$1493'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10978$1492'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10978$1492'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10940$1491'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10904$1488'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10895$1484'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10895$1484'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10878$1483'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10878$1483'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10855$1482'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10831$1481'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10813$1480'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10813$1480'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10799$1479'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10799$1479'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10785$1475'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10785$1475'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10778$1474'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10778$1474'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10771$1473'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10771$1473'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10764$1471'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10764$1471'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10703$1444'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10703$1444'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10683$1443'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10654$1440'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10644$1437'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10623$1433'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10623$1433'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10604$1432'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10604$1432'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10594$1431'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10594$1431'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10584$1428'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10584$1428'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10576$1425'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10576$1425'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10551$1416'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10551$1416'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10518$1398'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10518$1398'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10508$1397'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10508$1397'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10501$1394'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10501$1394'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10491$1393'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10491$1393'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10473$1384'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10449$1380'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10434$1379'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10409$1373'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10394$1372'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10394$1372'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10359$1330'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10341$1329'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10341$1329'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10324$1328'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10324$1328'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10308$1326'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10293$1325'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10286$1324'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10267$1323'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10252$1322'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10240$1321'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1305'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10183$1305'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1293'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10159$1293'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10146$1288'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10146$1288'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10131$1284'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10131$1284'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10120$1280'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10120$1280'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10110$1279'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10110$1279'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10101$1273'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10101$1273'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10093$1271'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10093$1271'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10080$1265'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10080$1265'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10066$1263'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10066$1263'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10056$1258'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10056$1258'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10044$1255'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10044$1255'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10029$1248'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10029$1248'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10022$1247'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10022$1247'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10015$1246'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10015$1246'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10008$1245'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10008$1245'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9992$1244'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9992$1244'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9982$1243'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9982$1243'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9975$1242'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9975$1242'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9965$1241'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9965$1241'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9955$1240'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9955$1240'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9931$1239'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9931$1239'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9911$1238'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9911$1238'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9904$1237'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9904$1237'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9894$1236'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9894$1236'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9886$1235'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9886$1235'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9879$1234'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9879$1234'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9871$1233'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9871$1233'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9861$1232'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9861$1232'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9846$1231'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9846$1231'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9837$1230'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9837$1230'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9827$1229'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9827$1229'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9817$1228'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9817$1228'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9805$1227'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9805$1227'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9795$1226'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9795$1226'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9784$1225'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9784$1225'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9771$1224'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9771$1224'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9757$1223'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9757$1223'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9745$1222'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9745$1222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9738$1221'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9738$1221'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9730$1220'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9730$1220'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9723$1219'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9723$1219'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9716$1218'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9716$1218'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9709$1217'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9709$1217'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9677$1216'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9677$1216'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9669$1205'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9669$1205'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9662$1204'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9662$1204'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9624$1203'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9624$1203'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1202'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9581$1202'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9551$1201'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9551$1201'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9539$1200'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9539$1200'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1176'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8791$1176'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8774$1175'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8774$1175'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8757$1174'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8757$1174'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8647$1167'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6950$973'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6949$972'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7079$964'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7066$957'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:7051$954'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6624$952'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6887$951'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6845$941'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6834$940'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6808$931'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6808$931'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6790$930'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6790$930'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./ICESugarProMinimal.v:6736$913'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6736$913'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6563$909'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6563$909'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6537$907'.
Removing empty process `BufferCC_9.$proc$./ICESugarProMinimal.v:6476$896'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./ICESugarProMinimal.v:6377$889'.
Removing empty process `BmbArbiter.$proc$./ICESugarProMinimal.v:6377$889'.
Found and cleaned up 7 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6216$886'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$884'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6201$884'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$872'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6188$872'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$871'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6180$871'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$870'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6173$870'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$869'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6160$869'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$865'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6152$865'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$843'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6132$843'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$841'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6116$841'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$837'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6099$837'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$833'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6082$833'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:6044$828'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$818'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5897$818'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$817'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5887$817'.
Found and cleaned up 4 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5861$778'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5852$773'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5849$772'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5789$765'.
Found and cleaned up 4 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$762'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5774$762'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$761'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5756$761'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$760'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5749$760'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$754'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5734$754'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$752'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5726$752'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$748'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5718$748'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$746'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5709$746'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$745'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5701$745'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$744'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5693$744'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$743'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5681$743'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$742'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5673$742'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$741'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5662$741'.
Found and cleaned up 9 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5520$731'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5498$729'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$709'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5481$709'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$708'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5473$708'.
Found and cleaned up 3 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$707'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5460$707'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$697'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5449$697'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$673'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5429$673'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$671'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5414$671'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$667'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5398$667'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$663'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5382$663'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$659'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5366$659'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$655'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5350$655'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$651'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5334$651'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$647'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5318$647'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5257$638'.
Found and cleaned up 5 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:5009$630'.
Found and cleaned up 4 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4987$627'.
Found and cleaned up 3 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4961$618'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4961$618'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./ICESugarProMinimal.v:4937$606'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4937$606'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4579$602'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4578$601'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4577$600'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4576$599'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4575$598'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4574$597'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4573$596'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4572$595'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4571$594'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4570$593'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4569$592'.
Found and cleaned up 11 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4797$591'.
Found and cleaned up 5 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4767$589'.
Found and cleaned up 2 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$588'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4754$588'.
Found and cleaned up 1 empty switch in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$576'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4728$576'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4408$572'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4374$570'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4373$569'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4371$568'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4369$567'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4367$566'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4365$565'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4352$552'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4341$551'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4302$550'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4302$550'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4278$538'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4278$538'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4125$529'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4065$527'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$526'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4050$526'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$525'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4036$525'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$524'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4022$524'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$519'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:4006$519'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$518'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3992$518'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$513'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3976$513'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$512'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3968$512'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$511'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3961$511'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$510'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3945$510'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3941$509'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$507'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3912$507'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$495'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3888$495'.
Found and cleaned up 2 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$489'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3682$489'.
Found and cleaned up 6 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3656$488'.
Found and cleaned up 10 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3603$487'.
Found and cleaned up 5 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3575$485'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$467'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3545$467'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$466'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3538$466'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3511$459'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$457'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3503$457'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$455'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3493$455'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$454'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3480$454'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$442'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3456$442'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$438'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3441$438'.
Found and cleaned up 3 empty switches in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$436'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3210$436'.
Found and cleaned up 3 empty switches in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$434'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3196$434'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$402'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3153$402'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$400'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3135$400'.
Found and cleaned up 1 empty switch in `\StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
Removing empty process `StreamFifoCC.$proc$./ICESugarProMinimal.v:3129$393'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:430$389'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:428$388'.
Found and cleaned up 12 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2951$384'.
Found and cleaned up 27 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2834$381'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$380'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2826$380'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2822$379'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$377'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2812$377'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$375'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2802$375'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$373'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2792$373'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$371'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2782$371'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$370'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2704$370'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$367'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2695$367'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$364'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2677$364'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$363'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2670$363'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$362'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2663$362'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$361'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2650$361'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$360'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2637$360'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$352'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2603$352'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$340'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$340'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$336'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2569$336'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$330'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2399$330'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$326'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2357$326'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$324'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2339$324'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$308'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2226$308'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$306'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2208$306'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$294'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2146$294'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$291'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2123$291'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$290'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2093$290'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$286'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$286'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$285'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2063$285'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$283'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2054$283'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$282'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2047$282'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$280'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2039$280'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$279'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2032$279'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$277'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2024$277'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$276'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2017$276'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$275'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2008$275'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$274'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2001$274'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$273'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1994$273'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$272'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1987$272'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$271'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1980$271'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$270'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1973$270'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$269'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$269'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$268'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$268'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$267'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1952$267'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$266'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1945$266'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$265'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1938$265'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$264'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1931$264'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$263'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1924$263'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$262'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1917$262'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$261'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1910$261'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$260'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1903$260'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$259'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1896$259'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$258'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1889$258'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$257'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1882$257'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$256'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1875$256'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$255'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1868$255'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$254'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1861$254'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$253'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1854$253'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$252'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1847$252'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:54$224'.
Removing empty process `top.$proc$./top.v:54$224'.
Cleaned up 1415 empty switches.

5.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module StreamFifoLowLatency.
Optimizing module BufferCC_1.
Optimizing module Refresher.
<suppressed ~2 debug messages>
Optimizing module Tasker.
<suppressed ~67 debug messages>
Optimizing module Backend.
<suppressed ~13 debug messages>
Optimizing module BmbAligner.
<suppressed ~21 debug messages>
Optimizing module BmbAlignedSpliter.
<suppressed ~9 debug messages>
Optimizing module BmbToCorePort.
<suppressed ~4 debug messages>
Optimizing module StreamFifoLowLatency_1.
Optimizing module StreamFifoLowLatency_2.
Optimizing module StreamFifoLowLatency_3.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module BufferCC_3.
Optimizing module BufferCC_4.
Optimizing module BufferCC_2.
Optimizing module VgaCtrl.
<suppressed ~1 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module BmbAdapter.
<suppressed ~2 debug messages>
Optimizing module Core.
Optimizing module StreamArbiter.
<suppressed ~8 debug messages>
Optimizing module FlowCCByToggle.
Optimizing module TmdsEncoder.
<suppressed ~6 debug messages>
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module DmaMemoryCore.
<suppressed ~9 debug messages>
Optimizing module pll_50mhz.
Optimizing module Ecp5Sdrx2Phy.
Optimizing module BufferCC_5.
Optimizing module Core_1.
<suppressed ~54 debug messages>
Optimizing module BufferCC_6.
Optimizing module BufferCC_7.
Optimizing module BufferCC_8.
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module VgaToHdmiEcp5.
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module BufferCC_9.
Optimizing module BmbDecoder.
Optimizing module BmbArbiter.
<suppressed ~2 debug messages>
Optimizing module BmbDecoder_1.
<suppressed ~12 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~4 debug messages>
Optimizing module BmbUnburstify.
<suppressed ~12 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~20 debug messages>
Optimizing module BmbClint.
<suppressed ~11 debug messages>
Optimizing module CtrlWithoutPhyBmb.
<suppressed ~11 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module BmbVgaCtrl.
<suppressed ~15 debug messages>
Optimizing module BmbDecoder_3.
Optimizing module StreamFifoCC.
<suppressed ~3 debug messages>
Optimizing module ICESugarProMinimal.
<suppressed ~60 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module BufferCC_1.
Deleting now unused module Refresher.
Deleting now unused module Tasker.
Deleting now unused module Backend.
Deleting now unused module BmbAligner.
Deleting now unused module BmbAlignedSpliter.
Deleting now unused module BmbToCorePort.
Deleting now unused module StreamFifoLowLatency_1.
Deleting now unused module StreamFifoLowLatency_2.
Deleting now unused module StreamFifoLowLatency_3.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module BufferCC_3.
Deleting now unused module BufferCC_4.
Deleting now unused module BufferCC_2.
Deleting now unused module VgaCtrl.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module BmbAdapter.
Deleting now unused module Core.
Deleting now unused module StreamArbiter.
Deleting now unused module FlowCCByToggle.
Deleting now unused module TmdsEncoder.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module DmaMemoryCore.
Deleting now unused module pll_50mhz.
Deleting now unused module Ecp5Sdrx2Phy.
Deleting now unused module BufferCC_5.
Deleting now unused module Core_1.
Deleting now unused module BufferCC_6.
Deleting now unused module BufferCC_7.
Deleting now unused module BufferCC_8.
Deleting now unused module VexRiscv.
Deleting now unused module VgaToHdmiEcp5.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module BufferCC_9.
Deleting now unused module BmbDecoder.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbUnburstify.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module CtrlWithoutPhyBmb.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module BmbVgaCtrl.
Deleting now unused module BmbDecoder_3.
Deleting now unused module StreamFifoCC.
Deleting now unused module ICESugarProMinimal.
<suppressed ~58 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~136 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 639 unused cells and 7343 unused wires.
<suppressed ~1086 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1392 debug messages>
Removed a total of 464 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8326: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8324: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5442: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5564: \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0] }
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8506: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8504: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8506: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8504: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6293: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6291: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6289: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6382: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6380: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9657: \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9834: \u_saxon._zz_when_Stream_l342_1 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8642.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8648.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7341.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7343.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7349.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7374.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7382.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7400.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7501.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7527.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7529.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7535.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7545.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7547.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7553.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7571.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7584.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7586.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7592.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7602.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7604.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7610.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7628.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7646.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7697.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7703.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7709.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7724.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7730.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7736.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7745.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7876.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7912.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7960.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7972.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7984.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8005.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8084.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8094.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8096.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8102.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8112.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8114.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8120.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8132.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8138.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8147.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8157.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8159.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8165.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8175.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8177.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8183.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8195.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8201.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8210.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5499.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5656.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5660.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5669.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5675.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5686.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5690.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5699.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5705.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5716.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5720.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5729.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5735.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5749.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5752.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5756.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5764.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5767.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5771.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5779.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5783.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5792.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5798.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5819.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5821.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5825.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5833.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5837.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5852.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5863.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5867.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5876.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5882.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5896.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5899.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5903.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5911.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5915.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5923.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5927.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5936.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5942.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5957.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5959.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5963.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5971.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5975.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5984.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5990.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6013.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6046.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6091.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8391.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8397.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8541.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8553.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6219.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6479.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6488.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6497.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6506.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6533.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6548.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6558.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6560.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6566.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6579.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6581.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6587.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6601.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6603.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6605.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6612.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6614.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6620.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6633.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6635.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6641.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6650.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9763.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9799.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9808.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4320.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4329.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4347.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4356.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4365.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4374.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4383.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4392.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4401.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4419.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4428.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4437.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4446.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4454.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4466.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4475.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4484.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4496.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4505.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4514.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4535.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4544.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4553.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4565.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4574.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4583.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4592.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4601.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4609.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3895.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3897.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3903.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3914.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3916.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3923.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3933.
    dead port 2/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3933.
    dead port 3/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3933.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3937.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3963.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3987.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4002.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4008.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4017.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4023.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4032.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4041.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4050.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4059.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4071.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4080.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4092.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4101.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4113.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4119.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4128.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4134.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9193.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9202.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9211.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9220.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9229.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9253.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4987.
    dead port 2/2 on $mux $flatten\u_saxon.\jtagBridge_1.$procmux$8282.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5136.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5145.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5148.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5148.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5148.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5148.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5157.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5157.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5157.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5157.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5167.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5169.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5175.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4953.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4955.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4962.
Removed 229 multiplexer ports.
<suppressed ~1169 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7510: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7513_CMP $auto$opt_reduce.cc:134:opt_mux$10845 }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7574: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7631: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7656: $auto$opt_reduce.cc:134:opt_mux$10847
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7782: $auto$opt_reduce.cc:134:opt_mux$10849
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7786: { $auto$opt_reduce.cc:134:opt_mux$10851 $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10208$1312_Y }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8232:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8649$974_EN[31:0]$1170 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5511:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16913$2334_EN[21:0]$2347 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5522:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16901$2333_EN[31:0]$2338 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6103:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:16233$2109_EN[7:0]$2138 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6112:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:16230$2108_EN[7:0]$2135 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6121:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:16227$2107_EN[7:0]$2132 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6130:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:16224$2106_EN[7:0]$2129 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6147:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16206$2105_EN[21:0]$2116 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8347: $auto$opt_reduce.cc:134:opt_mux$10853
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5402: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5400_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5406: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5400_CMP
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6202:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0]
      New connections: $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [35:1] = { $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:17149$2068_EN[35:0]$2072 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9471:
      Old ports: A=37'0000000000000000000000000000000000000, B=37'1111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0]
      New connections: $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [36:1] = { $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$0$memwr$\ram$./ICESugarProMinimal.v:3131$390_EN[36:0]$396 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8445:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5872$771_EN[7:0]$790 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8454:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5869$770_EN[7:0]$787 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8463:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5866$769_EN[7:0]$784 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8472:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5863$768_EN[7:0]$781 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4799:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [51:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20419$2725_EN[51:0]$2730 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4842:
      Old ports: A=54'000000000000000000000000000000000000000000000000000000, B=54'111111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [53:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20268$2691_EN[53:0]$2696 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4885:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [35:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20122$2657_EN[35:0]$2662 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4457: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4612: { }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3456:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [22:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:21147$3356_EN[22:0]$3361 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9834: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3941: $auto$opt_reduce.cc:134:opt_mux$10855
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4250:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [12:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18980$2918_EN[12:0]$2928 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8252: { $flatten\u_saxon.\jtagBridge_1.$procmux$8255_CMP $auto$opt_reduce.cc:134:opt_mux$10857 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5301:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5178: { $auto$opt_reduce.cc:134:opt_mux$10859 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5301:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14544$2511_EN[7:0]$2518 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8347: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4444: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4449: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4599: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4604: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9843: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8514: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8514: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4435: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4440: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4590: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4595: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9837: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4696: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4740: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4426: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4431: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4581: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4586: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4417: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4422: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4572: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4577: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4408: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4413: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4563: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4568: { }
  Optimizing cells in module \top.
Performed a total of 63 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\u_saxon.\system_dma_logic.$procdff$10341 ($dff) from module top.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 779 unused wires.
<suppressed ~84 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$9704: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8289: { $flatten\u_saxon.\jtagBridge_1.$procmux$8303_CMP $auto$opt_reduce.cc:134:opt_mux$10865 $flatten\u_saxon.\jtagBridge_1.$procmux$8300_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8299_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8298_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8296_CMP $auto$opt_reduce.cc:134:opt_mux$10863 $flatten\u_saxon.\jtagBridge_1.$procmux$8293_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8292_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8291_CMP $auto$opt_reduce.cc:134:opt_mux$10861 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5029: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988_CMP $auto$opt_reduce.cc:134:opt_mux$10867 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4897: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4903_CMP $auto$opt_reduce.cc:134:opt_mux$10869 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10775 ($dff) from module top.

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8426: $auto$opt_reduce.cc:134:opt_mux$10871
  Optimizing cells in module \top.
Performed a total of 1 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.23. Rerunning OPT passes. (Maybe there is more to do..)

5.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1112 debug messages>

5.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.27. Executing OPT_DFF pass (perform DFF optimizations).

5.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.30. Finished OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10010
  root of input selection tree: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3539_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3542_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
  found state code: 2'00
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
  found state code: 2'11
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3539_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3542_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy }
  ctrl outputs: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3542_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3539_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] }
  transition:       2'00 5'0-0-- ->       2'00 5'10000
  transition:       2'00 5'0-1-- ->       2'01 5'10001
  transition:       2'00 5'1---- ->       2'00 5'10000
  transition:       2'10 5'0-0-- ->       2'10 5'00110
  transition:       2'10 5'0-10- ->       2'11 5'00111
  transition:       2'10 5'0-11- ->       2'10 5'00110
  transition:       2'10 5'1---- ->       2'00 5'00100
  transition:       2'01 5'0-0-- ->       2'01 5'01001
  transition:       2'01 5'001-- ->       2'01 5'01001
  transition:       2'01 5'011-- ->       2'10 5'01010
  transition:       2'01 5'1---- ->       2'00 5'01000
  transition:       2'11 5'0-0-- ->       2'11 5'00011
  transition:       2'11 5'0-1-0 ->       2'00 5'00000
  transition:       2'11 5'0-1-1 ->       2'11 5'00011
  transition:       2'11 5'1---- ->       2'00 5'00000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10132
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5023_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5051_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5023_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5051_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5051_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5023_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10116
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4903_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4906_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4943_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4903_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4906_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4943_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4943_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4906_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4903_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872' from module `\top'.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [1].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4943_CMP.

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872 (\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
    1: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
    2: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
    3: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
    4: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3539_CMP
    1: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3542_CMP
    2: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3543_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0-0--   ->     0 3'100
      1:     0 5'1----   ->     0 3'100
      2:     0 5'0-1--   ->     2 3'100
      3:     1 5'1----   ->     0 3'001
      4:     1 5'0-11-   ->     1 3'001
      5:     1 5'0-0--   ->     1 3'001
      6:     1 5'0-10-   ->     3 3'001
      7:     2 5'1----   ->     0 3'010
      8:     2 5'011--   ->     1 3'010
      9:     2 5'0-0--   ->     2 3'010
     10:     2 5'001--   ->     2 3'010
     11:     3 5'0-1-0   ->     0 3'000
     12:     3 5'1----   ->     0 3'000
     13:     3 5'0-1-1   ->     3 3'000
     14:     3 5'0-0--   ->     3 3'000

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4988_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5023_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5030_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5051_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4903_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4906_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10872' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10877' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10883' from module `\top'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5054.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5054.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5056.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5056.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5058.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5165.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5165.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5173.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5173.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5178.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4969.
Removed 11 multiplexer ports.
<suppressed ~1109 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10823 ($dff) from module top (D = $procmux$9962_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11055 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$10822 ($dff) from module top (D = $procmux$9968_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11057 ($sdff) from module top (D = $add$./top.v:60$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10145 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5195_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11063 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10144 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5204_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11069 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10143 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5215_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11075 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5213_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10142 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5222_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11081 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10141 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5231_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11087 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10140 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2574_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_counter, rval = 12'000000000000).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10709 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9399_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11094 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10708 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9406_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11098 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10707 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9414_Y, Q = \u_saxon.system_vga_logic.run, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11102 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic.run).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10706 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9419_Y, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11106 ($sdff) from module top (D = \u_saxon.system_vga_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10705 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10704 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10703 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10702 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10701 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10700 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10699 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10698 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10697 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10696 ($dff) from module top (D = { 31'0000000000000000000000000000000 \u_saxon.system_vga_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11133 ($dffe) from module top (D = \u_saxon.system_vga_logic.run, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10695 ($dff) from module top (D = 1'0, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11135 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10694 ($dff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11136 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10693 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9308_Y, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11137 ($sdff) from module top (D = \u_saxon.system_vga_logic.vga_adapted_payload_last, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10692 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9315_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11139 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9315_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10691 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9324_Y, Q = \u_saxon.system_vga_logic.when_Stream_l408, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10690 ($dff) from module top (D = \u_saxon.system_vga_logic._zz_vga_input_ready_1, Q = \u_saxon.system_vga_logic._zz_vga_input_ready_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10689 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9301_Y, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11145 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10151 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14622$2553_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10150 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5272_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11148 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10149 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10148 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10118 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./ICESugarProMinimal.v:17766$2652_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10117 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2639_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9981 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9980 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10133 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5063_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10131 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5114_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11167 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2611_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10130 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10129 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./ICESugarProMinimal.v:17468$2610_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10128 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5122_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11171 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10127 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5127_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11173 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10122 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./ICESugarProMinimal.v:0$2632_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10147 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10146 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558_Y [11:7] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:7] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10146 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252_Y [6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10151 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14622$2553_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10150 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5272_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11184 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10149 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10148 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10687 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9138_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10686 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9147_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10685 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9156_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11190 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9156_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10684 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9165_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11198 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9165_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10683 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9172_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11206 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10682 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9179_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11210 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10681 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9184_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11214 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10679 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10678 ($dff) from module top (D = { 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [28:24] 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [20:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_full \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ptrDif \u_saxon.system_uartA_logic._zz_busCtrl_rsp_payload_fragment_data [4:1] \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_pop_valid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [28:24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [20:17] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 10'0000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$11217 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_logic_ram_port0 [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10677 ($dff) from module top (D = 1'0, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11220 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10676 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11221 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9999 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_state).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11222 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9998 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3615_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11225 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9997 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3315_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9996 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11228 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9995 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11232 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9994 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11236 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9993 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11240 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10069 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10068 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10067 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10066 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10065 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10064 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10063 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19859$3312_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10061 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3632_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10060 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3646_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10059 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3660_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10057 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankHit[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankHit).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10056 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankActive[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankActive).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10054 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10053 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_0_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10052 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10051 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10050 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10049 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10048 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19859$3312_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10046 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3690_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10045 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3704_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10044 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3718_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10040 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10038 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10037 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10036 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10035 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3291_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10034 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3290_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10033 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3289_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10032 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3288_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10031 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3287_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10030 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3286_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10029 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3285_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10028 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3284_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10027 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3283_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10026 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3282_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10025 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3281_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10024 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3280_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10023 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3279_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10022 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3278_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10021 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3277_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10020 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3276_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10019 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3275_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10018 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3274_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10017 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3273_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10016 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3272_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10015 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3271_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10014 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3270_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RTW_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10013 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3269_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.WTR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10012 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3268_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RRD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10011 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3267_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_value, rval = 7'0000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10009 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3507_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10009 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3554_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11314 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3322_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11313 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3322_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10008 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3500_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10008 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3585_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11320 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3321_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11319 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3321_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10007 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3514_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10007 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3549_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11326 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3320_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11325 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3320_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10006 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3566_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11329 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3566_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10005 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3578_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10005 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3490_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11340 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19961$3319_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11339 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19961$3319_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10004 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3478_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10004 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3485_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11346 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19960$3318_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11345 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19960$3318_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10003 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3571_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10003 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3495_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11352 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19959$3317_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11351 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19959$3317_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10002 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3594_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11355 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3594_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$10001 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3599_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11363 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9991 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3471_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11369 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3471_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9990 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3464_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.value, rval = 16'0000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9984 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3427_Y, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11374 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushing, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9983 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9982 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10086 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPipeline_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10085 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_7, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10084 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10083 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10082 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10081 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10080 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$10079 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_0, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10181 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_refresh, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_refresh, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10180 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_prechargeAll, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_prechargeAll, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10179 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10178 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10177 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10176 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10175 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10174 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10173 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10172 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10110 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4856_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11396 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10109 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$10108 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10104 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4813_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11400 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10103 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$10102 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10098 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4770_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11404 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10097 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$10096 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10093 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4716_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11410 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10092 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4725_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11414 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2815_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$10091 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4734_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$11418 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4732_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$10095 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procmux$4756_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11420 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$10094 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2781_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$10089 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4670_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$11425 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2859_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$10088 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4677_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11429 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10171 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5338_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11431 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_valid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10170 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10169 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5343_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11434 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10167 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [51:48], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10165 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [46:26], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10164 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [25:1], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10163 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [0], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10162 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [6:2] \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_context_last }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10161 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask).
Adding SRST signal on $auto$opt_dff.cc:764:run$11441 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask, rval = 4'0000).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10160 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10159 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10158 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [24:12] \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10157 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10156 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_cmd_payload_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10651 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8942_Y, Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11448 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10650 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$2\_zz_io_soft_cmd_valid[0:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10649 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8950_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11457 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10648 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8958_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11461 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10647 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8963_Y, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11465 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10646 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_BA).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10645 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_ADDR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10644 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_WEn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10643 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10642 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_RASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10641 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CSn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10640 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_WR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10639 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [19:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_WTR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10638 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10637 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTW).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10636 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RCD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10635 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_RRD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10634 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [22:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_RFC).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10633 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10632 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RAS).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10631 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [15:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_REF).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10630 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_readLatency).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10629 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [24], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_precharge).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10628 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [16], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10627 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [8], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_read).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10626 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10625 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10624 ($dff) from module top (D = 0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11531 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10623 ($dff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11532 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10622 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11533 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10578 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./ICESugarProMinimal.v:5857$777_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10577 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./ICESugarProMinimal.v:5856$776_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10576 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./ICESugarProMinimal.v:5855$775_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10575 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./ICESugarProMinimal.v:5854$774_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10562 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.io_output_cmd_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_phyA_logic.$procdff$10316 ($dff) from module top (D = \u_saxon.system_phyA_logic.io_ctrl_writeEnable, Q = \u_saxon.system_phyA_logic.io_ctrl_writeEnable_delay_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10223 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10222 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_R.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_R.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10223 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10222 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_G.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$procdff$10223 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10532 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.shift_C [9:2], Q = \u_saxon.system_hdmiPhy_bridge.shift_C [7:0], rval = 8'11100000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10531 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_B [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10530 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_G [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10529 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_R [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10527 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge._zz_ctr_mod5, Q = \u_saxon.system_hdmiPhy_bridge.ctr_mod5, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10675 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9022_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11550 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10674 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9029_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11554 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10673 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9036_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11558 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10672 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9043_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11562 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10671 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9050_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11566 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10670 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9057_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11570 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10669 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9064_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11574 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10668 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9071_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11578 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10667 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9076_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11582 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10666 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10665 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10664 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10663 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10662 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10661 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10660 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10659 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10655 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10654 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11609 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10653 ($dff) from module top (D = 1'0, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11610 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10652 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11611 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\pushToPopGray_buffercc.$procdff$10137 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_0, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_1, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\pushToPopGray_buffercc.$procdff$10136 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushToPopGray_buffercc.buffers_0, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\popToPushGray_buffercc.$procdff$10135 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_1, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.\popToPushGray_buffercc.$procdff$10134 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10713 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9455_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11616 ($sdff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3202$435_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrGray).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10712 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9460_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtr, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11618 ($sdff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtrPlus, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.pushCC_pushPtr).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10711 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9445_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11620 ($sdff) from module top (D = $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3216$437_Y, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procdff$10710 ($dff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue._zz_io_pop_payload_data, Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtr, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11622 ($sdff) from module top (D = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrPlus [7], Q = \u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtr [7]).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10312 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$memrd$\banks_0_ram$./ICESugarProMinimal.v:17155$2077_DATA, Q = \u_saxon.system_dma_logic.memory_core._zz_banks_0_ram_port1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10311 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6171_Y, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11629 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10310 ($dff) from module top (D = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s0_valid, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10309 ($dff) from module top (D = \u_saxon._zz_when_Stream_l342_1, Q = \u_saxon.system_dma_logic.memory_core.write_arbiter_0_doIt_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10365 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6321_Y, Q = \u_saxon.system_dma_logic.m2b_rsp_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11633 ($sdff) from module top (D = \u_saxon._zz_io_read_rsp_payload_last, Q = \u_saxon.system_dma_logic.m2b_rsp_first).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10364 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6330_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10362 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6348_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11636 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10361 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6357_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11642 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10360 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6366_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11648 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10359 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6375_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11654 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10358 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6386_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10357 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6397_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10356 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6404_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11662 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10355 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6415_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10354 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6422_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11667 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10353 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2046_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_memPending, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10352 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6435_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_loadDone, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10351 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_channelStart, Q = \u_saxon.system_dma_logic.channels_0_ctrl_kick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10349 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6451_Y, Q = \u_saxon.system_dma_logic.channels_0_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11674 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_dma_logic.channels_0_priority).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10348 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6456_Y, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11680 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10347 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6463_Y, Q = \u_saxon.system_dma_logic.channels_0_channelValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11684 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_channelValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10346 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6470_Y, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11686 ($sdff) from module top (D = \u_saxon.system_dma_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10340 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_pop_b2s_last, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastEndPacket).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10339 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_fifo_push_ptrWithBase, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastPtr).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10337 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [13], Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_last).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10336 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_pop_memory).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10333 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_push_memory).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10331 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2050_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10330 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2049_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10329 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2055_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_available, rval = 8'01000000).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10328 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_dma_logic.channels_0_selfRestart).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10327 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [25:0], Q = \u_saxon.system_dma_logic.channels_0_bytes).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10325 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10324 ($dff) from module top (D = { 29'00000000000000000000000000000 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [2] 1'0 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11709 ($dffe) from module top (D = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [2], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10323 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11711 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10322 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11712 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10584 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8508_Y, Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10583 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10581 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10581 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10584 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8508_Y, Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10583 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10581 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10581 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10560 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8373_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11729 ($sdff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8373_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10559 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$885_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10558 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_source).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10556 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10555 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10554 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10553 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10552 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10214 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5390_Y, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11742 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10213 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_2, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10212 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10211 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_0, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10298 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./ICESugarProMinimal.v:16218$2125_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10297 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./ICESugarProMinimal.v:16217$2124_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10296 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./ICESugarProMinimal.v:16216$2123_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10295 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./ICESugarProMinimal.v:16215$2122_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10281 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10280 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayHits, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10279 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$ne$./ICESugarProMinimal.v:16731$2317_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10278 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10277 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10276 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read }, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10274 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10271 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11758 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10270 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11759 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10268 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11760 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10267 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11761 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10266 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11762 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10265 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$11763 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10264 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10262 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10261 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10260 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10259 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11769 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10258 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10256 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10255 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10254 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10247 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5538_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11774 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11775 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10246 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5543_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11778 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_or$./ICESugarProMinimal.v:16790$2332_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10245 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11780 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10244 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_valueNext, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10243 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5555_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11784 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10242 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_and$./ICESugarProMinimal.v:16768$2331_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10241 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5564_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11789 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2319_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10240 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5573_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11791 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5573_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10239 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5578_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11799 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10235 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./ICESugarProMinimal.v:16907$2343_DATA, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10231 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5448_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11802 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2391_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10230 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5453_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11806 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10229 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5462_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11808 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5462_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10228 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5471_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10227 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5478_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11813 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5478_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10225 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5442_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11817 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2393_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10224 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10523 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7069_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11820 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7069_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10521 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exception, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10520 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7084_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11833 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10519 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7093_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11841 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10518 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7102_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11849 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10517 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7024_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10516 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:11897$1833_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10515 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7040_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10514 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7046_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10513 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10512 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7111_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11870 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10511 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7118_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11874 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10510 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7125_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11878 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10509 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7140_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10508 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7155_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10507 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7170_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10506 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10505 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1503_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10498 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7215_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11891 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7215_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10497 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7220_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11897 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:11828$1823_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10496 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7231_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10495 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7240_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11902 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7240_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10494 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7247_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11906 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7247_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10493 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7254_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11912 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7254_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10490 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7268_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11916 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$opt_dff.cc:702:run$11916 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $auto$opt_dff.cc:702:run$11916 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11917 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10489 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7275_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11928 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7275_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10488 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7282_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11932 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7282_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10487 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7289_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11936 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7289_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10485 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12317$1862_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10484 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12314$1861_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10483 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12311$1860_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10482 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12308$1859_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10481 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12305$1858_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10480 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12302$1857_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10479 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_MUL_LOW, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10478 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11947 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10477 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_BRANCH_DO, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10476 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10475 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10474 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10473 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10472 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10471 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10470 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2_1, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10469 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10468 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10467 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10466 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10464 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_CSR_WRITE_OPCODE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10463 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10462 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10461 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10460 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10459 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10458 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10457 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10456 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_CSR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10455 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10454 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10453 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10452 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10451 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10450 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10449 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10448 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10447 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10446 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10445 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10444 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10443 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_MANAGMENT, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10442 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10441 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10440 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10439 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10438 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10437 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10436 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10435 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10434 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$11990 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10433 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10432 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10431 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10430 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10429 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10428 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10427 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10422 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10421 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10420 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10419 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10418 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10417 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10416 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10415 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6922_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$12010 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$12013 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$12013 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10414 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6930_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$12018 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [1:0], rval = 2'11).
Adding SRST signal on $auto$opt_dff.cc:764:run$12018 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6926_Y [2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$12018 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6928_Y [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [3], rval = 1'1).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$12021 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$12021 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10413 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10412 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10409 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10408 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_trapCause, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10407 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_not$./ICESugarProMinimal.v:12095$1856_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10400 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10399 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6976_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12046 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10398 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:12055$1851_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10397 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6772_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10397 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$12050 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$12049 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10396 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1842_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10395 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839_Y [32], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10395 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10394 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12065 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10392 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10391 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10386 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10383 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10379 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6681_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12074 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6675_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10378 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6686_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12080 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10377 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6701_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10376 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6714_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10375 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6723_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12084 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10374 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6744_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10373 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6757_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12089 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6751_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10372 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:12411$1867_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10621 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8733_Y, Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12096 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10620 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$629_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10619 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8738_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12101 ($sdff) from module top (D = \u_saxon.system_clint_logic.io_bus_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10617 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [31:0]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10617 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [63:32]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10616 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10615 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10614 ($dff) from module top (D = 1'0, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12111 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10613 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12112 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10612 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12113 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10611 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$730_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10610 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8625_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12120 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10608 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10607 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10606 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10605 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10604 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10603 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10602 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10601 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10600 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10599 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10598 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10597 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10596 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10595 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10594 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10593 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10592 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10591 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10589 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10588 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10587 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10586 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10585 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10549 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8319_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12145 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8317_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10548 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8330_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12153 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8328_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10547 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8339_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12157 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10546 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10545 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10221 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10220 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10219 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./ICESugarProMinimal.v:15789$2457_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10218 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10217 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10215 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10544 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10543 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12176 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10542 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8265_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$12177 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10541 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8242_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10538 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8248_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$12184 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10536 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10535 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8257_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$12191 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$10820 ($dff) from module top (D = $flatten\u_saxon.$procmux$9755_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12193 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$372_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10818 ($dff) from module top (D = $flatten\u_saxon.$procmux$9751_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12195 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$374_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10816 ($dff) from module top (D = $flatten\u_saxon.$procmux$9747_Y, Q = \u_saxon.vgaCd_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12197 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$376_Y, Q = \u_saxon.vgaCd_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10814 ($dff) from module top (D = $flatten\u_saxon.$procmux$9743_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12199 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$378_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10812 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10811 ($dff) from module top (D = $flatten\u_saxon.$procmux$9630_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12202 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0).
Adding SRST signal on $flatten\u_saxon.$procdff$10810 ($dff) from module top (D = $flatten\u_saxon.$procmux$9638_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12206 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold).
Adding SRST signal on $flatten\u_saxon.$procdff$10809 ($dff) from module top (D = \u_saxon.system_plic_logic_bridge_coherencyStall_valueNext, Q = \u_saxon.system_plic_logic_bridge_coherencyStall_value, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10808 ($dff) from module top (D = $flatten\u_saxon.$procmux$9647_Y, Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12211 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority).
Adding SRST signal on $flatten\u_saxon.$procdff$10807 ($dff) from module top (D = $flatten\u_saxon.$procmux$9652_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12215 ($sdff) from module top (D = $flatten\u_saxon.$logic_and$./ICESugarProMinimal.v:2908$383_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2).
Adding SRST signal on $flatten\u_saxon.$procdff$10806 ($dff) from module top (D = $flatten\u_saxon.$procmux$9661_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10805 ($dff) from module top (D = $flatten\u_saxon.$procmux$9670_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_ip, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10804 ($dff) from module top (D = \u_saxon.system_dma_read_decoder_io_input_rsp_valid, Q = \u_saxon._zz_when_Stream_l342_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10803 ($dff) from module top (D = $flatten\u_saxon.$procmux$9680_Y, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12222 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10802 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.io_input_rsp_valid, Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10801 ($dff) from module top (D = $flatten\u_saxon.$procmux$9692_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12225 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_valid, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10800 ($dff) from module top (D = $flatten\u_saxon.$procmux$9697_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12229 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10799 ($dff) from module top (D = $flatten\u_saxon.$procmux$9704_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10798 ($dff) from module top (D = $flatten\u_saxon.$procmux$9711_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12236 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10797 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.io_input_rsp_fire, Q = \u_saxon._zz_system_dBus32_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10796 ($dff) from module top (D = $flatten\u_saxon.$procmux$9723_Y, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12239 ($sdff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_valid, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10795 ($dff) from module top (D = $flatten\u_saxon.$procmux$9728_Y, Q = \u_saxon.system_dBus32_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12243 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10794 ($dff) from module top (D = $flatten\u_saxon.$procmux$9735_Y, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12245 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10791 ($dff) from module top (D = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, Q = \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_priority, rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10790 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10789 ($dff) from module top (D = { 19'0000000000000000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [12] 8'00000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [3:0] }, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data).
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$12249 ($dffe) from module top (D = \u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [3:2], rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10788 ($dff) from module top (D = 1'0, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12251 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10787 ($dff) from module top (D = 1'1, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12252 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10782 ($dff) from module top (D = { \u_saxon.system_dma_logic.m2b_cmd_s1_lastBurst \u_saxon.system_dma_logic.m2b_cmd_s1_length \u_saxon.system_dma_logic._zz_m2b_cmd_s1_addressNext [1:0] \u_saxon.system_dma_logic.m2b_cmd_s1_address [1:0] }, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10781 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_length, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10780 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_address, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10779 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12256 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10778 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12257 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10773 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$1\io_input_rsp_payload_last[0:0], Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10772 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10771 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10770 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10769 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10768 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10767 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10766 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10765 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_last, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10756 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10755 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10754 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode).
Adding SRST signal on $auto$opt_dff.cc:764:run$12269 ($dffe) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10752 ($dff) from module top (D = { \u_saxon.system_dBus32_bmb_unburstify.cmdContext_context \u_saxon.system_dBus32_bmb_unburstify.cmdContext_source \u_saxon.system_dBus32_bmb_unburstify.cmdContext_last \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode }, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10750 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10749 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length).
Adding SRST signal on $auto$opt_dff.cc:764:run$12273 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, rval = 2'11).
Adding EN signal on $flatten\u_saxon.$procdff$10748 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10747 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10746 ($dff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12279 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10743 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_dBus32_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10740 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10739 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10738 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10737 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10736 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10735 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10734 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10733 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_last, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10724 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_context, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10723 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10722 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10721 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10720 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10719 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10718 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12295 ($dffe) from module top.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 894 unused cells and 927 unused wires.
<suppressed ~923 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~63 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10630$1434.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10630$1434.
Removed 2 multiplexer ports.
<suppressed ~630 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$12033: { \u_saxon.system_cpu_logic_cpu.when_CsrPlugin_l1019 \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8697: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8705: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5418: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5400_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5426: { }
  Optimizing cells in module \top.
Performed a total of 5 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12144 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$12037 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [1:0], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11819 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11755 ($dffe) from module top.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 83 unused wires.
<suppressed ~1 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~628 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.30. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./ICESugarProMinimal.v:0$819 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./ICESugarProMinimal.v:0$820 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./ICESugarProMinimal.v:0$821 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./ICESugarProMinimal.v:0$822 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10913 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10922 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10926 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12147 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11025 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11021 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11034 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11038 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10905 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11043 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11257 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10997 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11202 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11194 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11264 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11333 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11359 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11723 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11924 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10894 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11051 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$11006 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$403 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$419 ($add).
Removed top 1 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3202$435 ($xor).
Removed top 1 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$xor$./ICESugarProMinimal.v:3216$437 ($xor).
Removed top 1 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9450 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9474 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$procmux$9477 ($mux).
Removed cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9313 ($mux).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9332_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9337_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9343_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9350_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9358_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9367_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9377_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9388_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9400_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2575 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2574 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9152 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9154 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9161 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9163 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9173_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9194_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2611 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2617 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2618 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./ICESugarProMinimal.v:0$2629 ($shl).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10967 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10956 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2639 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2654 ($add).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10952 ($eq).
Removed top 5 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5307 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5304 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5307 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5304 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$8983_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$9023_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8758_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8763_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8769_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8794_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8823_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8832_CMP0 ($eq).
Removed top 7 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8869_CMP0 ($eq).
Removed top 8 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8880_CMP0 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8892_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8943_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8973_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2672 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2678 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4888 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4891 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2706 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2712 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4845 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4848 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2740 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2746 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4802 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4805 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2760 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2763 ($add).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2763 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2767 ($lt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2781 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2783 ($sub).
Removed top 4 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2784 ($add).
Removed top 2 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2788 ($add).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2788 ($add).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2795 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$eq$./ICESugarProMinimal.v:20750$2797 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2814 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2815 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4747_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$or$./ICESugarProMinimal.v:20927$2819 ($or).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2859 ($add).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2759 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2759 ($add).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18364$2908 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18367$2909 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18373$2913 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18377$2915 ($sshl).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4291 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4305_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4627 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4654 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4657 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4663 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3462 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3459 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3377 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3371 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2920 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2921 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:19143$2976 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:19143$2977 ($eq).
Removed top 5 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3075 ($le).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3076 ($lt).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19446$3158 ($or).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19508$3204 ($or).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19550$3248 ($and).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3267 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3268 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3269 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3270 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3271 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3272 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3273 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3274 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3275 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3276 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3277 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3278 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3279 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3280 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3281 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3282 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3283 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3284 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3285 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3286 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3287 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3288 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3289 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3290 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3291 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3300 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3310 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3315 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19965$3320 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19966$3321 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19967$3322 ($and).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10935 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10931 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3562 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3564 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3590 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3592 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3794 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3810 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3812 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3820 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3824 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3840 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4149 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4155 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4161 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4167 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4227_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4253 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4256 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3354 ($sub).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3469 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2919 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4985$624 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4986$626 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$629 ($add).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$635 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$635 ($add).
Removed top 3 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5349$654 ($eq).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5381$662 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5397$666 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5413$670 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$730 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8618 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8684_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8685_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8686_CMP0 ($eq).
Removed top 2 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$12142 ($dffe).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$eq$./ICESugarProMinimal.v:5652$736 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$766 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8490 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8496 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8556 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$eq$./ICESugarProMinimal.v:5652$736 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$766 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8490 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8496 ($mux).
Removed top 8 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8556 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10988 ($eq).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8448 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8451 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8457 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8460 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8466 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8469 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8475 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8478 ($mux).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$827 ($add).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$827 ($add).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$eq$./ICESugarProMinimal.v:6081$832 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$885 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$888 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8371 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8419_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.$eq$./ICESugarProMinimal.v:6412$892 ($eq).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5406 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5402 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5399_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$908 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$8315 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$915 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6745$916 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6754$919 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$923 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$925 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6775$926 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$927 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6784$929 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6822$932 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6824$933 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6831$937 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6833$939 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8240 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8254_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8255_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8298_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8299_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8300_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8303_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8304_CMP0 ($eq).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7082$968 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7083$969 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7084$970 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$eq$./ICESugarProMinimal.v:15950$2418 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$lt$./ICESugarProMinimal.v:15950$2417 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2416 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$eq$./ICESugarProMinimal.v:15950$2418 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$lt$./ICESugarProMinimal.v:15950$2417 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2403 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2403 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2403 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$eq$./ICESugarProMinimal.v:15950$2418 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$lt$./ICESugarProMinimal.v:15950$2417 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2416 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2406 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2405 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2404 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2401 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2400 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2399 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2398 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397 ($add).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$976 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$976 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$976 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sshr$./ICESugarProMinimal.v:8426$980 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$984 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8443$986 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8444$987 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8453$993 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1001 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1001 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8478$1001 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8484$1003 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8486$1004 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8486$1005 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8487$1007 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1008 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8488$1009 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1010 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1012 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8488$1013 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8488$1014 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8490$1015 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8492$1016 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8492$1017 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8493$1019 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1020 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1022 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1024 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8494$1025 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8494$1026 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8498$1029 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8499$1031 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8500$1033 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8501$1034 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8513$1038 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8515$1039 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8515$1040 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8516$1041 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8516$1042 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8517$1043 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8517$1044 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8518$1045 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8518$1046 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8523$1051 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8523$1052 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8524$1053 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8524$1054 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8525$1056 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8525$1057 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8527$1062 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8529$1063 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8531$1064 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8531$1065 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8532$1067 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8533$1068 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8533$1069 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8534$1070 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8534$1071 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8535$1073 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8536$1074 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8542$1078 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8544$1079 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8544$1080 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8545$1081 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8545$1082 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8546$1083 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8546$1084 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8547$1085 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8547$1086 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8550$1091 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8557$1097 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8557$1098 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8558$1099 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8563$1103 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8565$1104 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8567$1105 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8575$1108 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8577$1109 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8577$1110 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8578$1111 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8578$1112 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8579$1113 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8581$1114 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8581$1115 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8582$1116 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8583$1117 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8584$1118 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8584$1119 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8585$1120 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8587$1121 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8587$1122 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8590$1124 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8597$1127 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8599$1128 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8604$1130 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8604$1131 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8605$1132 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8605$1133 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8606$1134 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8610$1137 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8612$1138 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8612$1139 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8619$1145 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8621$1146 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8621$1147 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8622$1148 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8622$1149 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8625$1152 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8626$1153 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8626$1154 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8627$1155 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8629$1157 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8633$1159 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8635$1160 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8637$1161 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8639$1163 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8640$1164 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1177 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1177 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1180 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1180 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9475$1181 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9475$1181 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9476$1182 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9476$1182 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9484$1189 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1206 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1207 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1208 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1209 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1210 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1211 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1212 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9676$1213 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9676$1214 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1272 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10205$1306 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1308 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1317 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1319 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10431$1375 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10736$1448 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10736$1449 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10737$1450 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10738$1452 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10738$1453 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10739$1454 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10739$1455 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10740$1456 ($and).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1460 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10741$1462 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1463 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10741$1465 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10741$1466 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10939$1489 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1503 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1512 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11397$1606 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11400$1608 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11400$1610 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1808 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1808 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1808 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1809 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1810 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1842 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12302$1857 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12305$1858 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12308$1859 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12311$1860 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12314$1861 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12317$1862 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6673 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6749 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6764 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6926 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6928 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6934 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6982 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6984 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7000 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7071 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7073_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7074_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7075_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7076 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7213 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7238 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7245 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7252 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7273 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7280 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7287 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7342_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7403 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7517_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11949 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7654_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7665_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7669_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7674_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7678_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7691_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7707 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7712 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7761 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7793_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7801_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7802_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7803_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7804_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7805_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7806_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7807_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7808_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7809_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7810_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7816 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7846 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7882 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8083_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8224_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8229_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8235 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8238 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12068 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$12000 ($dffe).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5528 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5525 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5517 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5514 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5476 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5460 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2393 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2391 ($add).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6153 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6150 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6136 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6133 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6127 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6124 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6118 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6115 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6109 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6106 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6085 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6073 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6070 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6067 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6061 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6055 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6052 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6034 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6028 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6025 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6022 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6016 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5571 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2319 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$eq$./ICESugarProMinimal.v:16731$2311 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2303 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1874 ($add).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1876 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1877 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1878 ($sub).
Removed top 20 bits (of 26) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1879 ($lt).
Removed top 20 bits (of 26) from mux cell top.$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:12772$1880 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1881 ($add).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1883 ($sub).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$or$./ICESugarProMinimal.v:12782$1884 ($or).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1885 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1885 ($add).
Removed top 4 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1886 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12954$1919 ($and).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12955$1923 ($and).
Removed top 4 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1935 ($lt).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1948 ($le).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:13052$1987 ($eq).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:13061$1993 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1995 ($add).
Removed top 25 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1996 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13093$2003 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13093$2006 ($lt).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13094$2010 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:13094$2013 ($lt).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13101$2033 ($sub).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13101$2033 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2046 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2049 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2050 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2053 ($sub).
Removed top 11 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6240_CMP0 ($eq).
Removed top 12 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6279_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6284_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6288_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6405_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6452_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6480_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6564 ($mux).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6569 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6668_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11715 ($ne).
Removed top 3 bits (of 5) from FF cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10302 ($dff).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6208 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6205 ($mux).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10318 ($dff).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10319 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9860_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9859_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9858_CMP0 ($eq).
Removed top 9 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9820_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.$procmux$9802 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9797 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9790 ($mux).
Removed top 16 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9648_CMP0 ($eq).
Removed top 8 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9631_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10975 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10980 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$378 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$376 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$374 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$372 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$le$./ICESugarProMinimal.v:2633$355 ($le).
Removed top 5 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2816 ($add).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2816 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$632 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$734 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$734 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$824 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2461 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$953 ($add).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11717 ($dffe).
Removed top 8 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11725 ($dffe).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1000 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1000 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11950 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12053$1838 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$12001 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9474$1180 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1837 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1837 ($not).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$915_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6754$919_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$923_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$925_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$927_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:12053$1837_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8478$1000_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11750$1808_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1308_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1317_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1319_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12053$1838_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0].
Removed top 3 bits (of 8) from wire top.$flatten\u_saxon.\system_dma_logic.$2\channels_0_fifo_push_availableDecr[7:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_B[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_G[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_R[9:0].
Removed top 5 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5252_Y.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 133 unused wires.
<suppressed ~6 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$memrd$\banksRow$./ICESugarProMinimal.v:18977$2924 ($memrd):
    Found 8 activation_patterns using ctrl signal { \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100 \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165
    Analyzing resource sharing with $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8646$1166: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8645$1165 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$f46cda77c4447f9623352c255c11db883b9ce5c2\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$c5681be76fb150217c9e113d21f0f84f1731ac3f\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$292b3e174da7f1628d8ec53abb896e9687bb21ee\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$44af11515492fdddea2029ca03591ca9c00c0954\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$71ef10230114fd19c8ef8513fd6400892cb5bc38\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$9e28c010286155c78acd718dd7eea792d3c04850\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$95cc903f66ace9a14a4cfd768767dedcebc73225\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$bf5c01fec04228362742188aac2e9181401f6f79\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ee54ddfad6548a55f732bd0987ab2641d09d033e\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~569 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$368 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$372 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$374 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$376 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$378 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$908 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$632 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$635 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$730 ($sub).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$733 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$629 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1272 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1383 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1503 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1563 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1842 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$976 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$989 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8450$990 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1177 ($add).
  creating $macc model for $add$./top.v:60$227 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1512 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$984 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2391 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2393 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2303 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2319 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2461 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$824 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$827 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$885 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$888 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$734 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$766 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$734 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$766 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1874 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1877 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1881 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1885 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1886 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1995 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2049 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2050 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1876 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1878 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1883 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1996 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2046 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2053 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2055 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$403 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$419 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$953 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2404 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2415 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2414 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2403 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2404 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2415 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2414 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2398 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2399 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2400 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2401 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2404 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2405 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2406 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2415 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2416 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2414 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2439 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2816 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2859 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2759 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2760 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2763 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2781 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2784 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2788 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2814 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2815 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2783 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2787 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2795 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2740 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2746 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2706 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2712 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2672 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2678 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3371 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3377 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3354 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2919 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2920 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3221 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3267 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3268 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3269 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3270 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3271 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3272 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3273 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3274 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3275 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3276 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3277 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3278 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3279 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3280 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3281 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3282 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3283 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3284 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3285 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3286 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3287 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3288 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3289 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3290 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3291 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3300 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3310 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2921 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3315 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$491 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2611 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2618 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2617 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2639 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2654 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548 ($sub).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$460 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2574 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2575 ($add).
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18964$2920 into $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3315.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20745$2795 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2783.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20577$2760 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2781.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15920$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15921$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15932$2404 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15933$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15938$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15910$2398 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15915$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15920$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15921$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15932$2404 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15933$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15927$2403 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15938$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15910$2398 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15915$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15920$2400 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15921$2401 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15932$2404 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15933$2405 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15938$2406 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15910$2398 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15915$2399 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12768$1877 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2055.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12766$1876 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2053.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12758$1874 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2046.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12780$1883 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1996.
  merging $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6036$824 into $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$885.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8417$976 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1177.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8450$990 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$989.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5247$632 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$730.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3278.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3277.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3276.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3275.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3274.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3273.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3272.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3271.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3270.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3269.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3268.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3267.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3221.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3279.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2919.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3354.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3377.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3371.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2678.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2672.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2712.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2706.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2746.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2740.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3280.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2787.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2815.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2814.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2788.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2784.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2763.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3281.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2759.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2859.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2816.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2439.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2414.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3286.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3285.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3284.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3283.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3282.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3288.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3287.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2439.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2414.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2921.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3300.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3291.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3310.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3290.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3289.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$491.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2439.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2414.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2416.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2415.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2611.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2617.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2618.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$953.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$419.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$403.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1878.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2654.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2050.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2049.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1995.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1886.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1885.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1881.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2639.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$766.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$734.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$766.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$734.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$888.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$827.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2461.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2319.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2303.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2393.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2391.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$984.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1512.
  creating $alu model for $macc $add$./top.v:60$227.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2574.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$460.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1842.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1563.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1503.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1383.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1272.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$629.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$733.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$635.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2575.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$908.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$378.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$376.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$374.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$372.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$368.
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13355$2055: $auto$alumacc.cc:365:replace_macc$12352
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13346$2053: $auto$alumacc.cc:365:replace_macc$12353
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15960$2437: $auto$alumacc.cc:365:replace_macc$12354
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20720$2783: $auto$alumacc.cc:365:replace_macc$12355
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13225$2046: $auto$alumacc.cc:365:replace_macc$12356
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13079$1996: $auto$alumacc.cc:365:replace_macc$12357
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15960$2437: $auto$alumacc.cc:365:replace_macc$12358
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19930$3315: $auto$alumacc.cc:365:replace_macc$12359
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5510$730: $auto$alumacc.cc:365:replace_macc$12360
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15909$2397: $auto$alumacc.cc:365:replace_macc$12361
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9470$1177: $auto$alumacc.cc:365:replace_macc$12362
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15960$2437: $auto$alumacc.cc:365:replace_macc$12363
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15909$2397: $auto$alumacc.cc:365:replace_macc$12364
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8449$989: $auto$alumacc.cc:365:replace_macc$12365
  creating $macc cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6206$885: $auto$alumacc.cc:365:replace_macc$12366
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20621$2781: $auto$alumacc.cc:365:replace_macc$12367
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15909$2397: $auto$alumacc.cc:365:replace_macc$12368
  creating $alu model for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2634$358 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:5016$631 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1948 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1879 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1935 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2854 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2767 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3075 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3076 ($lt): new $alu
  creating $alu model for $lt$./top.v:59$226 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:21016$2857 ($eq): merged with $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2854.
  creating $alu cell for $lt$./top.v:59$226: $auto$alumacc.cc:485:replace_alu$12379
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:19242$3076: $auto$alumacc.cc:485:replace_alu$12384
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:19241$3075: $auto$alumacc.cc:485:replace_alu$12395
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20587$2767: $auto$alumacc.cc:485:replace_alu$12404
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:21015$2854, $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:21016$2857: $auto$alumacc.cc:485:replace_alu$12409
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12977$1935: $auto$alumacc.cc:485:replace_alu$12416
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12772$1879: $auto$alumacc.cc:485:replace_alu$12421
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12993$1948: $auto$alumacc.cc:485:replace_alu$12426
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:5016$631: $auto$alumacc.cc:485:replace_alu$12439
  creating $alu cell for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2634$358: $auto$alumacc.cc:485:replace_alu$12452
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2696$368: $auto$alumacc.cc:485:replace_alu$12463
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2784$372: $auto$alumacc.cc:485:replace_alu$12466
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2794$374: $auto$alumacc.cc:485:replace_alu$12469
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2804$376: $auto$alumacc.cc:485:replace_alu$12472
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2814$378: $auto$alumacc.cc:485:replace_alu$12475
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6545$908: $auto$alumacc.cc:485:replace_alu$12478
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14435$2575: $auto$alumacc.cc:485:replace_alu$12481
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:5252$635: $auto$alumacc.cc:485:replace_alu$12484
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5562$733: $auto$alumacc.cc:485:replace_alu$12487
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4996$629: $auto$alumacc.cc:485:replace_alu$12490
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264: $auto$alumacc.cc:485:replace_alu$12493
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10100$1272: $auto$alumacc.cc:485:replace_alu$12496
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10471$1383: $auto$alumacc.cc:485:replace_alu$12499
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11012$1496: $auto$alumacc.cc:485:replace_alu$12502
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11038$1503: $auto$alumacc.cc:485:replace_alu$12505
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11269$1563: $auto$alumacc.cc:485:replace_alu$12508
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12053$1839: $auto$alumacc.cc:485:replace_alu$12511
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:12054$1842: $auto$alumacc.cc:485:replace_alu$12514
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3512$460: $auto$alumacc.cc:485:replace_alu$12517
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14412$2574: $auto$alumacc.cc:485:replace_alu$12520
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8468$998: $auto$alumacc.cc:485:replace_alu$12523
  creating $alu cell for $add$./top.v:60$227: $auto$alumacc.cc:485:replace_alu$12526
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:11052$1512: $auto$alumacc.cc:485:replace_alu$12529
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8431$984: $auto$alumacc.cc:485:replace_alu$12532
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8479$1002: $auto$alumacc.cc:485:replace_alu$12535
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17031$2391: $auto$alumacc.cc:485:replace_alu$12538
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:17044$2393: $auto$alumacc.cc:485:replace_alu$12541
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16663$2303: $auto$alumacc.cc:485:replace_alu$12544
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16765$2319: $auto$alumacc.cc:485:replace_alu$12547
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15661$2461: $auto$alumacc.cc:485:replace_alu$12550
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548: $auto$alumacc.cc:485:replace_alu$12553
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:6041$827: $auto$alumacc.cc:485:replace_alu$12556
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:6236$888: $auto$alumacc.cc:485:replace_alu$12559
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5646$734: $auto$alumacc.cc:485:replace_alu$12562
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5791$766: $auto$alumacc.cc:485:replace_alu$12565
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5646$734: $auto$alumacc.cc:485:replace_alu$12568
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5791$766: $auto$alumacc.cc:485:replace_alu$12571
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528: $auto$alumacc.cc:485:replace_alu$12574
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17672$2639: $auto$alumacc.cc:485:replace_alu$12577
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12776$1881: $auto$alumacc.cc:485:replace_alu$12580
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12782$1885: $auto$alumacc.cc:485:replace_alu$12583
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12783$1886: $auto$alumacc.cc:485:replace_alu$12586
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13078$1995: $auto$alumacc.cc:485:replace_alu$12589
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13320$2049: $auto$alumacc.cc:485:replace_alu$12592
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13324$2050: $auto$alumacc.cc:485:replace_alu$12595
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17772$2654: $auto$alumacc.cc:485:replace_alu$12598
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12769$1878: $auto$alumacc.cc:485:replace_alu$12601
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534: $auto$alumacc.cc:485:replace_alu$12604
  creating $alu cell for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3160$403: $auto$alumacc.cc:485:replace_alu$12607
  creating $alu cell for $flatten\u_saxon.\system_dma_logic_io_outputs_0_queue.$add$./ICESugarProMinimal.v:3174$419: $auto$alumacc.cc:485:replace_alu$12610
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6956$953: $auto$alumacc.cc:485:replace_alu$12613
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17537$2618: $auto$alumacc.cc:485:replace_alu$12616
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17531$2617: $auto$alumacc.cc:485:replace_alu$12619
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14572$2528: $auto$alumacc.cc:485:replace_alu$12622
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14595$2534: $auto$alumacc.cc:485:replace_alu$12625
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14610$2548: $auto$alumacc.cc:485:replace_alu$12628
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14754$2558: $auto$alumacc.cc:485:replace_alu$12631
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17474$2611: $auto$alumacc.cc:485:replace_alu$12634
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15946$2415: $auto$alumacc.cc:485:replace_alu$12637
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15949$2416: $auto$alumacc.cc:485:replace_alu$12640
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15945$2414: $auto$alumacc.cc:485:replace_alu$12643
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15962$2439: $auto$alumacc.cc:485:replace_alu$12646
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15904$2396: $auto$alumacc.cc:485:replace_alu$12649
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3819$491: $auto$alumacc.cc:485:replace_alu$12652
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19716$3289: $auto$alumacc.cc:485:replace_alu$12655
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19720$3290: $auto$alumacc.cc:485:replace_alu$12658
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19846$3310: $auto$alumacc.cc:485:replace_alu$12661
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19724$3291: $auto$alumacc.cc:485:replace_alu$12664
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19788$3300: $auto$alumacc.cc:485:replace_alu$12667
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18968$2921: $auto$alumacc.cc:485:replace_alu$12670
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15946$2415: $auto$alumacc.cc:485:replace_alu$12673
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15949$2416: $auto$alumacc.cc:485:replace_alu$12676
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15945$2414: $auto$alumacc.cc:485:replace_alu$12679
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15962$2439: $auto$alumacc.cc:485:replace_alu$12682
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19708$3287: $auto$alumacc.cc:485:replace_alu$12685
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19712$3288: $auto$alumacc.cc:485:replace_alu$12688
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19688$3282: $auto$alumacc.cc:485:replace_alu$12691
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19692$3283: $auto$alumacc.cc:485:replace_alu$12694
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19696$3284: $auto$alumacc.cc:485:replace_alu$12697
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19700$3285: $auto$alumacc.cc:485:replace_alu$12700
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19704$3286: $auto$alumacc.cc:485:replace_alu$12703
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15949$2416: $auto$alumacc.cc:485:replace_alu$12706
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15946$2415: $auto$alumacc.cc:485:replace_alu$12709
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15945$2414: $auto$alumacc.cc:485:replace_alu$12712
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15962$2439: $auto$alumacc.cc:485:replace_alu$12715
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20917$2816: $auto$alumacc.cc:485:replace_alu$12718
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:21035$2859: $auto$alumacc.cc:485:replace_alu$12721
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20574$2759: $auto$alumacc.cc:485:replace_alu$12724
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19684$3281: $auto$alumacc.cc:485:replace_alu$12727
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20582$2763: $auto$alumacc.cc:485:replace_alu$12730
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20721$2784: $auto$alumacc.cc:485:replace_alu$12733
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20731$2788: $auto$alumacc.cc:485:replace_alu$12736
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20819$2814: $auto$alumacc.cc:485:replace_alu$12739
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20821$2815: $auto$alumacc.cc:485:replace_alu$12742
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20730$2787: $auto$alumacc.cc:485:replace_alu$12745
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19680$3280: $auto$alumacc.cc:485:replace_alu$12748
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20447$2740: $auto$alumacc.cc:485:replace_alu$12751
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20470$2746: $auto$alumacc.cc:485:replace_alu$12754
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20296$2706: $auto$alumacc.cc:485:replace_alu$12757
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:20319$2712: $auto$alumacc.cc:485:replace_alu$12760
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20150$2672: $auto$alumacc.cc:485:replace_alu$12763
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:20173$2678: $auto$alumacc.cc:485:replace_alu$12766
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21175$3371: $auto$alumacc.cc:485:replace_alu$12769
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:21198$3377: $auto$alumacc.cc:485:replace_alu$12772
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:20050$3354: $auto$alumacc.cc:485:replace_alu$12775
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18921$2919: $auto$alumacc.cc:485:replace_alu$12778
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19676$3279: $auto$alumacc.cc:485:replace_alu$12781
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19535$3221: $auto$alumacc.cc:485:replace_alu$12784
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19628$3267: $auto$alumacc.cc:485:replace_alu$12787
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19632$3268: $auto$alumacc.cc:485:replace_alu$12790
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19636$3269: $auto$alumacc.cc:485:replace_alu$12793
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19640$3270: $auto$alumacc.cc:485:replace_alu$12796
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19644$3271: $auto$alumacc.cc:485:replace_alu$12799
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19648$3272: $auto$alumacc.cc:485:replace_alu$12802
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19652$3273: $auto$alumacc.cc:485:replace_alu$12805
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19656$3274: $auto$alumacc.cc:485:replace_alu$12808
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19660$3275: $auto$alumacc.cc:485:replace_alu$12811
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19664$3276: $auto$alumacc.cc:485:replace_alu$12814
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19668$3277: $auto$alumacc.cc:485:replace_alu$12817
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19672$3278: $auto$alumacc.cc:485:replace_alu$12820
  created 130 $alu and 17 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~587 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$12183 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 36 unused cells and 61 unused wires.
<suppressed ~51 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~572 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.16. Finished OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_dma_logic.memory_core.banks_0_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_dma_logic_io_outputs_0_queue.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': merged address FF to cell.

5.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 261 unused wires.
<suppressed ~30 debug messages>

5.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_dma_logic.memory_core.banks_0_ram:
  Properties: ports=2 bits=4608 rports=1 wports=1 dbits=36 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13824 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17280 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=25, cells=1, acells=1
    Selected rule 1.1 with efficiency 25.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_dma_logic.memory_core.banks_0_ram.0.0.0
Processing top.u_saxon.system_dma_logic_io_outputs_0_queue.ram:
  Properties: ports=2 bits=4736 rports=1 wports=1 dbits=37 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=35 bwaste=18304 waste=18304 efficiency=12
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=18304 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=17 bwaste=18304 waste=18304 efficiency=8
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=8 bwaste=18304 waste=18304 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=3 bwaste=16256 waste=16256 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=1 bwaste=16256 waste=16256 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=5, acells=1
    Efficiency for rule 4.1: efficiency=8, cells=3, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_13.clkout_vga.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <1 0 0>: u_saxon.system_dma_logic_io_outputs_0_queue.ram.1.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol0.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol0.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol0.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol0.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol1.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol1.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol1.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol1.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol2.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol3.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol3.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol3.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol3.7.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

5.28.2. Continuing TECHMAP pass.
Using template $paramod$1a6a20b9bb8a1cc3332b3eb3652b43e3a1c2f573\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5fc6d104bf0e02a10799f4919086deb2fe682c67\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eed52635a3d9cdb9e36f67ddfd97d3b22228e2d3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d1b845f1e9606c092cea61e2eced65cc8e79dedf\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$01ad043e83ad8e7014cd78ce3bb148e86ec26d2f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5975c4266d2b7437c9afc2d809e1099b848c6287\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c0e8305c04fa2c31de640c1493e76825ade496e3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b6b344f0f114a156c9d5acd2ecb9bbd5ce529d58\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6a23212387f5d72e63cfdd2356f02575e066941b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eb088293d44fac307e5d8023f683ba560889451b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$adc52b42824f569b39f5420cbbb9e03167dcf42e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4fde4a362ab2a55cd50d4a1b2b8fa8396bfb09ea\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9d42af233e81950fed1eb88b895f971684197ddc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$717b252dc93fbffff6d32573d52f3fd7d9d864e5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$40079c48f5d9cbe16816e012e2cd365c11547238\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$eea8f45d6b6119d8a10849e1bd7ca7a898ab70a3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4b034b05a2e42b44556efc99bfa5708b247e07ad\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f60944e6a8df98bf1a9b6099936cf25656713712\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cae71190b2659785c063c8342217c1073e313d9d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7d3d2137d1925d7a70fb005953eaf8529a114e5a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fde4d22796b36b5ee2b3edc641431d8584a70fa4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$be826878d892f263719861003f9c5589506b14a6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bfb3bd6e053a4741d18465cfc53ecc88c5473008\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e26511b51a0b70605bc5b1a4b9926eaeba2f5548\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8ffcafe85445e5e43329d8020f4ab9ad97d7b993\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2923b4d9dc0dd17e8a310f30b03f3961a47358c2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$10ea5f7481c811d5b5bd5a3ded2f03650b380c7e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e2722de41fc70cbf7a51e9a01e29294ffa915b1a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ea579992a9c4a3c76d2b039a7d08a798390f5f9c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$39c82033ba403c751bae6a71fef6a9c8ff12082f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$447fe93c9870f606640cd6b4e0dfe0d0da79b838\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f4e2353523e64cedf539e458ca8e4b71b33c644f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~838 debug messages>

5.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.12.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=96
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=96
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.1.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.1.0
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram: $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.5.0.0
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=12 dwaste=3 bwaste=60 waste=60 efficiency=20
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=20
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow: $\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.3.0.0
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~119 debug messages>

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1458 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~450 debug messages>
Removed a total of 150 cells.

5.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$13093 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$13086, Q = $auto$memory_bram.cc:995:replace_memory$13092, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]$q, rval = 3'000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$13122 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$13115, Q = $auto$memory_bram.cc:995:replace_memory$13121, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:764:run$12277 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$12190 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:764:run$11927 ($sdffe) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11341 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11315 ($sdffe) from module top.

5.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 1732 unused wires.
<suppressed ~44 debug messages>

5.31.5. Rerunning OPT passes. (Removed registers in this run.)

5.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$11728 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$11720 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [1:0], rval = 2'00).
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11689 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11689 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11445 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address [5:2], rval = 4'0000).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11278 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11278 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11278 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11278 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11252 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11252 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11252 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11252 ($dffe) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$13114 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$13085 ($dff) from module top.

5.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

5.31.10. Rerunning OPT passes. (Removed registers in this run.)

5.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
<suppressed ~2 debug messages>

5.31.15. Finished fast OPT passes.

5.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7773: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~546 debug messages>

5.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$14356: { $auto$opt_dff.cc:217:make_patterns_logic$11923 \u_saxon.system_cpu_logic_cpu.when_Fetcher_l158 $auto$opt_dff.cc:217:make_patterns_logic$14353 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:3050$386:
      Old ports: A=4'1100, B=4'0000, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2]
      New connections: { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [3] $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [1:0] } = { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$914:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$914_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$914_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6739$914_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6742$915:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$12297 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12297 [0]
      New connections: $auto$wreduce.cc:454:run$12297 [1] = $auto$wreduce.cc:454:run$12297 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6751$918_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$920:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$920_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$920_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6757$920_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$922:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$922_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$922_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6763$922_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6766$923:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$12299 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$12299 [2] $auto$wreduce.cc:454:run$12299 [0] }
      New connections: $auto$wreduce.cc:454:run$12299 [1] = $auto$wreduce.cc:454:run$12299 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6772$925:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$12300 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12300 [1]
      New connections: $auto$wreduce.cc:454:run$12300 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6778$927:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:454:run$12301 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12301 [2]
      New connections: $auto$wreduce.cc:454:run$12301 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7498:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7690:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7695:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7757:
      Old ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [31:8], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7846:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264_Y [11:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10067$1264_Y [11:2] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [28:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20:12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [23:21] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [11:3] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [1:0] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1308:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$12308 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12308 [5]
      New connections: $auto$wreduce.cc:454:run$12308 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311_Y
      New ports: A=2'01, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311_Y [4:3]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311_Y [2:0] = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314:
      Old ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:10208$1313_Y 5'00000 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:10208$1313_Y 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [6] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [4:1] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1319:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1318_Y 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$12310 [24:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1318_Y \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$12310 [24:15] $auto$wreduce.cc:454:run$12310 [11:7] $auto$wreduce.cc:454:run$12310 [4] $auto$wreduce.cc:454:run$12310 [2] }
      New connections: { $auto$wreduce.cc:454:run$12310 [14:12] $auto$wreduce.cc:454:run$12310 [6:5] $auto$wreduce.cc:454:run$12310 [3] $auto$wreduce.cc:454:run$12310 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$12310 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10471$1382_Y [0] } = { \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [0] } = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:12067$1854:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940_Y [1:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8434$985:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8443$986:
      Old ports: A=2'01, B=2'11, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8444$987:
      Old ports: A=2'00, B=2'10, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8446$988:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5999:
      Old ports: A=4'0001, B=8'00111111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [3] \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2054:
      Old ports: A={ 7'0000000 \u_saxon._zz_when_Stream_l342_1 }, B={ 3'000 \u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0] }, Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2054_Y
      New ports: A={ 4'0000 \u_saxon._zz_when_Stream_l342_1 }, B=\u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0], Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2054_Y [4:0]
      New connections: $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2054_Y [7:5] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6179:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6191:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:7085$971:
      Old ports: A={ 2'00 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=10'1111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0]
      New ports: A={ 1'0 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=9'111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8:0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [9] = $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2446:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2446_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15965$2446_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448:
      Old ports: A=10'0101010100, B=10'1010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449:
      Old ports: A=10'1101010100, B=10'0010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2446:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:1] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:1] = { \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2446:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2446_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2446_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15965$2446_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4746:
      Old ports: A={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2] 2'11 }, B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 8'11111111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] 2'11 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length
      New ports: A=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2], B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 4'1111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4751:
      Old ports: A=6'000000, B={ \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2] 2'00 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:0]
      New ports: A=4'0000, B=\u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4651:
      Old ports: A={ \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }, B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0]
      New ports: A=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10], B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [10], Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [10]
      New connections: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [9:0] } = { \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940_Y, B=4'1011, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942_Y
      New ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6940_Y [1:0] }, B=3'111, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942_Y [3] $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942_Y [1:0] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7498:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [19:11] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11223$1560_Y [4:1] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7504:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10226$1320:
      Old ports: A=$auto$wreduce.cc:454:run$12310 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$12311 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$12310 [24:15] $auto$wreduce.cc:454:run$12310 [11:7] $auto$wreduce.cc:454:run$12310 [2] $auto$wreduce.cc:454:run$12310 [4] $auto$wreduce.cc:454:run$12310 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$12311 [24:15] $auto$wreduce.cc:454:run$12311 [11:6] $auto$wreduce.cc:454:run$12311 [4] $auto$wreduce.cc:454:run$12311 [2] }
      New connections: { $auto$wreduce.cc:454:run$12311 [14:12] $auto$wreduce.cc:454:run$12311 [5] $auto$wreduce.cc:454:run$12311 [3] $auto$wreduce.cc:454:run$12311 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450:
      Old ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y, B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code
      New ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2449_Y [0] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [0] }, Y={ \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
      New connections: { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7796:
      Old ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] 2'11 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12308 [5] 5'10011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$12311 [24:0] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10205$1307_Y [2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1314_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10208$1311_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12308 [5] 3'100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$12311 [24:15] 3'000 $auto$wreduce.cc:454:run$12311 [11:6] 1'1 $auto$wreduce.cc:454:run$12311 [4] 1'0 $auto$wreduce.cc:454:run$12311 [2] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 46 changes.

5.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

5.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$12031 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6942_Y [3:2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

5.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

5.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.33.9. Rerunning OPT passes. (Maybe there is more to do..)

5.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~546 debug messages>

5.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7695:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2450:
      Old ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9:8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9] }, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9:7]
      New ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [8], B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9], Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9]
      New connections: \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:7] = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15966$2448_Y [9] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10792 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_saxon.$procdff$10792 ($dff) from module top.
Adding EN signal on $auto$opt_dff.cc:764:run$11909 ($sdffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7247_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11445 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11445 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11444 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11444 ($dffe) from module top.

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

5.33.16. Rerunning OPT passes. (Maybe there is more to do..)

5.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~547 debug messages>

5.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:2635$359:
      Old ports: A={ \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2] 2'00 }, B=4'0000, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim
      New ports: A=\u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2], B=2'00, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2]
      New connections: \u_saxon.system_cpu_externalInterrupt_plic_target_claim [1:0] = 2'00
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.$procmux$9823: { $flatten\u_saxon.$procmux$9648_CMP $flatten\u_saxon.$procmux$9639_CMP }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.20. Executing OPT_DFF pass (perform DFF optimizations).

5.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.23. Rerunning OPT passes. (Maybe there is more to do..)

5.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~547 debug messages>

5.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.27. Executing OPT_DFF pass (perform DFF optimizations).

5.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.30. Finished OPT passes. (There is nothing left to do.)

5.34. Executing TECHMAP pass (map to technology primitives).

5.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \u_saxon.system_dma_logic.channels_0_fifo_push_available (8 bits, unsigned)
  sub { 3'000 $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13355$2054_Y [4:0] } (8 bits, unsigned)
  add bits \u_saxon.system_dma_logic.channels_0_fifo_pop_ptrIncr_value_regNext [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

5.34.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1176 debug messages>

5.34.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$11f257a9ab79be4bf863300c162e99962e84550a\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [10] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [8] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [9] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [7] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_dma_logic.channels_0_push_m2b_memPending (4 bits, unsigned)
  sub \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_4 (1 bits, unsigned)
  add bits \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:a4d8bd4c83ae7aadb9a39a6a6c198c7f62a08526$paramod$fa9ab3dca0ac473ae0e24327e78834a0d64c1ba0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$85346e2bb785dcf893ec7ec8ecc1994519d951c8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [4] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [2] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [3] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [1] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$449d9706990b7b58439b70d60de11a927e2d1234\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_4 (1 bits, unsigned)
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_cmdLogic_beatsInSplit_1 (4 bits, unsigned)
  add 5'01111 (5 bits, unsigned)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l38_1 (1 bits, unsigned)
  add bits \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [15] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [13] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [14] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [12] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add { 1'0 \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
  add \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_B.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_B.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$783e5d8814c840c89788956ff1a22e04e8335854\_80_ecp5_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_G.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_2 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_G.XNOR_1 } (7 bits)
  packed 3 (3) bits / 3 words into adder tree
  add \u_saxon.system_dma_logic.m2b_cmd_s1_bytesLeft (26 bits, unsigned)
  sub \u_saxon.system_dma_logic.m2b_cmd_s1_length (6 bits, unsigned)
  add 26'11111111111111111111111111 (26 bits, unsigned)
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_R.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_R.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
  add \u_saxon.system_dma_logic.channels_0_push_m2b_address (32 bits, unsigned)
  sub \u_saxon.system_dma_logic.channels_0_bytes (26 bits, unsigned)
  add 32'11111111111111111111111111111111 (32 bits, unsigned)
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000110 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9689 debug messages>

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8080 debug messages>

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~5415 debug messages>
Removed a total of 1805 cells.

5.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22469 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context [10], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_context [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22644 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [2]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22645 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [3]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22646 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [4]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22647 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [5]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22648 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [2], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [6]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22649 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [3], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [7]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22650 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [4], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [8]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22651 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [5], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [9]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22652 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [6], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22653 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [7], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [11]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22654 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [8], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [12]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22655 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [9], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [13]).

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2758 unused cells and 10071 unused wires.
<suppressed ~2778 debug messages>

5.35.5. Rerunning OPT passes. (Removed registers in this run.)

5.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$15738 ($_SDFFE_PP0P_) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7247_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34296 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9855.B_AND_S [4], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34295 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9855.Y_B [3], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34294 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9855.Y_B [2], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34293 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9855.Y_B [1], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$34292 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9855.Y_B [0], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33958 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [159], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33957 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [158], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33956 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [157], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33955 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [28], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33954 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [27], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33953 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [26], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33952 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [25], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33951 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [24], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33950 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [151], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33949 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [150], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33948 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [149], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33947 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [20], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33946 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [19], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33945 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [18], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33944 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [17], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33943 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [16], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33942 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [15], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33941 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [142], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33940 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [141], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33939 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [12], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33938 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [139], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33937 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.B_AND_S [138], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33936 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [9], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33935 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [8], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33934 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [7], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33933 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [6], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33932 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [5], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33931 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [4], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33930 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [3], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33929 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [2], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33928 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8689.Y_B [1], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33613 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9818.Y_B, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33612 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9823.Y_B [1], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33611 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9823.Y_B [0], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33315 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6656.Y_B, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18554 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9082.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18553 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9117.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18552 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9087.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18551 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9092.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18550 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9097.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18549 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9102.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18548 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9107.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18547 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9112.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17753 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9269.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17752 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9290.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17751 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9273.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17750 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9281.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17749 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9294.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23472 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8289.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23471 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8289.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23470 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8289.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

5.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 57 unused cells and 18 unused wires.
<suppressed ~60 debug messages>

5.35.10. Rerunning OPT passes. (Removed registers in this run.)

5.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.35.13. Executing OPT_DFF pass (perform DFF optimizations).

5.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.35.15. Finished fast OPT passes.

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.38. Executing TECHMAP pass (map to technology primitives).

5.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.38.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~4410 debug messages>

5.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~250 debug messages>

5.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

5.42. Executing ATTRMVCP pass (move or copy attributes).

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20862 unused wires.
<suppressed ~1 debug messages>

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.45. Executing ABC pass (technology mapping using ABC).

5.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 11598 gates and 15754 wires to a netlist network with 4154 inputs and 2745 outputs.

5.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3502.
ABC: Participating nodes from both networks       =    7928.
ABC: Participating nodes from the first network   =    3709. (  75.34 % of nodes)
ABC: Participating nodes from the second network  =    4219. (  85.70 % of nodes)
ABC: Node pairs (any polarity)                    =    3709. (  75.34 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3129. (  63.56 % of names can be moved)
ABC: Total runtime =     0.32 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

5.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4922
ABC RESULTS:        internal signals:     8855
ABC RESULTS:           input signals:     4154
ABC RESULTS:          output signals:     2745
Removing temp directory.
Removed 0 unused cells and 9990 unused wires.

5.46. Executing TECHMAP pass (map to technology primitives).

5.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$2b6003d6a81716f7836d4db345df7b512e051df4\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$bfd26c7c544c239a923f7a87eef25162fb12a5b3\$lut for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$34a0502808655ba64e3be46504865be53bb60fd8\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$e95ebdb11e30a79a94869c3f4ef63a73c8237bac\$lut for cells of type $lut.
Using template $paramod$c0adb615a4cfd2dd9982ee50f9644df558b602c8\$lut for cells of type $lut.
Using template $paramod$0eca3ce4cc9da5be7dcee2efbb3fb4dfe1ef26c3\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$61090ad81dea60f9d293b0587a5910e1feb62ffa\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$88436809d80e3f61e774b5b41c3de396ffa04af5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$5f643150ec979b4aba71ea0ec52e86ceacf7856b\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$966b22e286e8fa76ab8bea9275c1756f3e9f54fc\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$2a30eaa975f9d8b1f47b3fa7c452cdd11adf152b\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$6c6788b3a22b612f02c834f12bbd362517af7f53\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$029cc5a9a040095f52fb85db564957ab98fc0306\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod$b2de3da73df2fd28ff6f42e92fc7e17578e84fc4\$lut for cells of type $lut.
Using template $paramod$9c52d2f0ba0274bd119cc05af7fe5988deff39d1\$lut for cells of type $lut.
Using template $paramod$dcffe729d157f6f40fd7c716d88f6e01e1477d50\$lut for cells of type $lut.
Using template $paramod$92af6bae51eaea83cb65972bdc23adf640c988cf\$lut for cells of type $lut.
Using template $paramod$566a46575550035e7ce804cd3e6c5e24580e3182\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$cab873f1d75bc7fdf909d2486febe9104528cdce\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$82acbc31fb96d049b296279a211fd4b4ff0d6451\$lut for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod$a54f1c8e84d9623f14de012186d91e9dcca9fc9d\$lut for cells of type $lut.
Using template $paramod$a7021500e959991e1042c92ac072e46141a72d4d\$lut for cells of type $lut.
Using template $paramod$5a54e06556df06178deef9d61e4c6c5cfd0862f7\$lut for cells of type $lut.
Using template $paramod$55e9a401d724b07f1e71dcb3709e4e507631384f\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$755f5b188164334aa75b45c730b07022cdba44f1\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$8228d69dbd2186e33b74b1c09ab9ca27c709bacd\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod$40c88abf07620bb41daf7ebd24bca443ebdaeeb2\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e5b4e2c984dec718d3d17110207a110501cdb879\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a63d84c9dd26caf4e75c7cc2f6f70f64a5b14aa1\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$c59732e0777887c330ebe0863f73e820579c73da\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$a7a2d87b33cc3215f121d1edc811039b3ec0ff48\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$63057c6a580ceb85f3048c4da31a0ec9bbd0c5d4\$lut for cells of type $lut.
Using template $paramod$6b5f21c2c5cd9a6a5d1a9d8bff5793cc83a50e66\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$d923a4c32c298dce96cc7670ede1662f704cde2b\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$1f48285f777188b87c9d2c771162171cc64e7716\$lut for cells of type $lut.
Using template $paramod$986569468136396bfb899d9fcf8f75bcabc8cd05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$c59e4d40333438db5fc1d146862a9b5513e16336\$lut for cells of type $lut.
Using template $paramod$27e3984f158b162bc0f2c7b5cce8e20c516a5ba5\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$e070c891c17bcfc5810ee421b6fa665ba347c53e\$lut for cells of type $lut.
Using template $paramod$d20e0cc6e5ac7dd316f720dfed7e71d0364ce0ae\$lut for cells of type $lut.
Using template $paramod$aa569d89e9c8462354297a37f09bc519483c7133\$lut for cells of type $lut.
Using template $paramod$735bd01defb21536f759cdef099a40fcca22cc58\$lut for cells of type $lut.
Using template $paramod$80cbd08923107235732b36a5d5a7181977144217\$lut for cells of type $lut.
Using template $paramod$24b1274535ccb814306984e0904ac6a4db9010d5\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$4d21b9654c324d97d5456a8b881976f0effc5997\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$154b772eb243e9f6293f5bef24d98cbc01d18bd6\$lut for cells of type $lut.
Using template $paramod$1a80d0938ff0c277d428709ca14f3e1c132d5c6e\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$53b85fdbfddc04936215e126eb607d58a3e7a88b\$lut for cells of type $lut.
Using template $paramod$71079d07da304a4e062ea1dde2c37fd88ea3a418\$lut for cells of type $lut.
Using template $paramod$c6364c1c44c01bd533fa2efe3a700455891e44b1\$lut for cells of type $lut.
Using template $paramod$7dfca30c00d19acd6cd6036d88f0585f622548fa\$lut for cells of type $lut.
Using template $paramod$3e1b1f0278060fa525e60cfbd7fc0194447ce99a\$lut for cells of type $lut.
Using template $paramod$0b26e6f0e70b4d9c5ffd19dc6a5d52fa692dc97a\$lut for cells of type $lut.
Using template $paramod$ff84f4a1c78f1d22a2c1db46d9a535305ad72536\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod$3403eb16bbc57d075bcc04d2a783f6255a3c6a21\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$9a07e85e0c43955880b8d4f336046932e83335ec\$lut for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$27efd3c7631aed49fccb48e90dba4501e118df86\$lut for cells of type $lut.
Using template $paramod$150c528fe508ee28b3d848314e5ee1946cbc2e77\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$f4a17ce085b567540ea4e1590d6f7752c7784950\$lut for cells of type $lut.
Using template $paramod$c36f0c50171f2498de1a80bb22f25e61b1103a0c\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$b52b70ec80ad115784b9cc6a20d4734a1f98ec11\$lut for cells of type $lut.
Using template $paramod$42baecf0f28cf85e5325a3baac033c75cac6c793\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$b75e8306635d621cb7e96e5d2ad1327ab1afa025\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod$d7bb8625dc6a74d1c6ba2766e65c6788b30aa6ea\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$4a44634809a6dc13f3856a77f55ec1d1ba36a66d\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$52c75eb8022bf289c1f4bae5083101ab5cc29e9f\$lut for cells of type $lut.
Using template $paramod$3b9531c1153a7baf4708e8cc98e8257514fd7563\$lut for cells of type $lut.
Using template $paramod$f280d0a27d85dd188d231cccc35ffc9509d601a3\$lut for cells of type $lut.
Using template $paramod$f3fcfd49b7e381b803a50c9adc5c71e073ec0854\$lut for cells of type $lut.
Using template $paramod$a7ebac27e6238534e1a084ace40439dbe73d33cb\$lut for cells of type $lut.
Using template $paramod$b46135cf4f0de36af9a1d6d812d968463618978e\$lut for cells of type $lut.
Using template $paramod$bce7a2967dbee27a571be27bd222865849844a64\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$43a0f063c5fa58cbbe6780a4ab8650b2c763cff7\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$f8ec834a67fb88a48593f0878e9359a61f4c451b\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$61bd22ed39633bcefc17b2f3d6b6b1529797c785\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$8c6d0d1a43a778ec61a58cd177cf2e6be5558ed9\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod$2c2fd732a342ca036374079c0663d22660be30bf\$lut for cells of type $lut.
Using template $paramod$1bf2057bd0198df093f02a0db6737166edb9eb39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$ad5fa4c993dc43c3e00419e69284cb50b42316d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod$a38bd13c25ca329aa99a3acb394b4ba4ac1dd1c2\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$c93083768903e88c37e0c9b82fead370b0886961\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$522f5119df1aa6bd000ed70359644f05f49e05fc\$lut for cells of type $lut.
Using template $paramod$252063607e987b8590753d1d28565f9eb350440c\$lut for cells of type $lut.
Using template $paramod$424d3be8c5c0a5c35fef17055784704d34cad078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$0be43689290c682067b650d3d08f772aad2f50db\$lut for cells of type $lut.
Using template $paramod$282b8053aeb049223a161fee8df8ccd53b591e23\$lut for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod$e21f1d6a109290f4848ceb7771b93eee764ece18\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$e2a83c1ef719859637c52be0bb937f30873d8f31\$lut for cells of type $lut.
Using template $paramod$0ecf1b75d19dde0a662b51d54e8d052e52f8cb25\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$6469b6f5f7b6f8e4213e8918d2aa2d3291684fe1\$lut for cells of type $lut.
Using template $paramod$0093341a3428ffb3cb8d42952d8ad4cbaba52bcb\$lut for cells of type $lut.
Using template $paramod$d22471587aae34898c916a50d664e68a5ef336e7\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$f5054d288021c67c2028e795f93ad20fdf12904d\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$c71b65544d10396be0da0b27297dd7cb5a4e5b16\$lut for cells of type $lut.
Using template $paramod$1e15f3b42a995a5734928073e20a60421612bea1\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod$afbe7907cf49c8991dacc91c8ebeb6c6dbc80b40\$lut for cells of type $lut.
Using template $paramod$7fa014d9135e94c051d748662eb90cb033ca693d\$lut for cells of type $lut.
Using template $paramod$2e474cb5fe1401020bc2d109556f5c7476e38307\$lut for cells of type $lut.
Using template $paramod$832b75b60b131567565f0d0cbc2d752235a0bca0\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$b0c7df3c502004db68ab223d871fcf41552e2cd7\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$e08c927a65127a47c3b1378cc4641c8c19d00f5e\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod$09ac9afd590951f0c98d19cd1e323f8c8ff220b4\$lut for cells of type $lut.
Using template $paramod$90ec245dbcfe581af95ec5134ea7e785a6c0f07f\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$42dac29039bfc83cb05cd3044acbde370b91ff36\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$a929c1ccf37bc67002b51c9e2c43a0ae10d8462d\$lut for cells of type $lut.
Using template $paramod$23da78d05a5dff9f19e40029a2a3584506ee5fb2\$lut for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$cb6424730840c8647ebcf8f6b63f7928088fda20\$lut for cells of type $lut.
Using template $paramod$bdc630d28f274a82b84c1b7263ebb2d92b91ad15\$lut for cells of type $lut.
Using template $paramod$4e147d3605781e1159787f53f45d3441cb0a34e7\$lut for cells of type $lut.
Using template $paramod$e745efaa82f5e85e5919fa2568ba16d369df3546\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$2268cf5aa2eab724c9b3b0131b100b766cdff2f9\$lut for cells of type $lut.
Using template $paramod$609123b6ddbc38f2e6d9ee9fd432aa9846a0d959\$lut for cells of type $lut.
Using template $paramod$75e552ef7aa9805cda4e738c84bb8c0f91af8afa\$lut for cells of type $lut.
Using template $paramod$5aa9d1a2550446fac575270f2e8bece96c46b111\$lut for cells of type $lut.
Using template $paramod$bc854b2d844ea00f8bbb2f0ac3854ab63f113e99\$lut for cells of type $lut.
Using template $paramod$8e93d3cc5bd786f19ec5da60f3cf0afce5319da3\$lut for cells of type $lut.
Using template $paramod$72db9006e9ff418ccfbe7330578e0bc934cd8d43\$lut for cells of type $lut.
Using template $paramod$06ccadfa707301e2aefc84fa246ece552fe38be4\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$b9989908ae497c10f5e53025b70a47873f8f4a4a\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$eba727a1ddd73399ca4fdf58c3e34a9f6c825c8f\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod$82e85b3e9fa521ad53e31af264b14cef4827b924\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$2541afd2152c17d89f3f4508dcc919eef2b4eda1\$lut for cells of type $lut.
Using template $paramod$94bf9c2ab682034a5b70d57298190f80dc34b314\$lut for cells of type $lut.
Using template $paramod$6d9853f6ccf0c5b559d17fcb6d54681ece906d2d\$lut for cells of type $lut.
Using template $paramod$627b496c32d2b28e5b90ccba5255f0897d159293\$lut for cells of type $lut.
Using template $paramod$ceca5faa3373d3a3060221384ed99c199781a2ef\$lut for cells of type $lut.
Using template $paramod$9fa5037202cfa29187b959568442acb8f3ebe993\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$cd23e3f0ebf2706ee3d5c8ada59f4d0041013e14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$95d981ca2e71b7ebeac19597c2be48343a20a1e6\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$48315a5b835bb706b0df6086b2e839d68c0f023d\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$eee2971d70efaf21fb1c81916ad5fa9ceb213b58\$lut for cells of type $lut.
Using template $paramod$ec07ec185dd27b75466843acdb9f4c0002e8b905\$lut for cells of type $lut.
Using template $paramod$a15374cadaeaa26b79fe0e83aedaf66d0d438384\$lut for cells of type $lut.
Using template $paramod$8b10d47d476774da67649d0af32321ecf345662b\$lut for cells of type $lut.
Using template $paramod$b4c00fdc85f93e51193ab72d18fd3e2249caf47b\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$82efa024ff195c40bf31cdc022ab6bc74243835b\$lut for cells of type $lut.
Using template $paramod$be12750bb8b73a98b4a212aed52f065a9c5461fc\$lut for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$c4a17bea5999077a9c51990b31053416dbae0cf5\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$711f2696eb7d258652ec0d65bacb29f2ece3679d\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$2e18fba14431ef1a3f5237f7e7a63d3f986f9ec2\$lut for cells of type $lut.
Using template $paramod$8df421615870b1983274fd28bfc8240bbf9cd02b\$lut for cells of type $lut.
Using template $paramod$a438092b8384fed1752dd72b2f4e9ef2c66799be\$lut for cells of type $lut.
Using template $paramod$6c39ec5e0c5f1371992e1f757d5a2945af81d88f\$lut for cells of type $lut.
Using template $paramod$bff35d97b07dddb273c72678bf847e2b78003681\$lut for cells of type $lut.
Using template $paramod$67667c69aafa3de2d6df992d645593f2bbff653c\$lut for cells of type $lut.
Using template $paramod$31fa623f8be180808b4af9c496cf816ee93e2071\$lut for cells of type $lut.
Using template $paramod$9e923d4aa734cab4532eb938bf7fc31770daf54d\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$7ff054bf1849e35157c5493ac1b0fb5805fe014a\$lut for cells of type $lut.
Using template $paramod$80c6d9236a2684199e24745161c51118708bce6e\$lut for cells of type $lut.
Using template $paramod$2d0cabb794408db0c9dfe00381d1fb6763ec0095\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$9621915d6d2f8e26b13665c59e9ab746089ec274\$lut for cells of type $lut.
Using template $paramod$794a7f8d223a8bc27c16333ad3dbe3e6013502ef\$lut for cells of type $lut.
Using template $paramod$a86299e9fbfd5faf85d540b9af0e759bc8421f9c\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$0ef5e22cf323b7aee5ad685ceefa903fb0beceec\$lut for cells of type $lut.
Using template $paramod$c5ee66eb2a490feb211407baec4a64d121f5aead\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$9da1fc54f147de28d1e8b771c77e8eefb9a84ddc\$lut for cells of type $lut.
Using template $paramod$aa950017a635da32ecc37f2615f26aec5f2180ec\$lut for cells of type $lut.
Using template $paramod$ec68da5892a57dd3ef23273063c77fe922ac8307\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$857ec6b7998ae73b6345ace03eab83581c5a67c1\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$7374e5c1ee27386fe7c5919a0c1cf5d2357a135d\$lut for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$f1d3205a5fdac9155200412a1a4679c2e2d225f9\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10947 debug messages>

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55659.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$54777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58106.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58066.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$55518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$56419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$59237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54631$auto$blifparse.cc:515:parse_blif$57956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 10588 unused wires.

5.48. Executing AUTONAME pass.
Renamed 240910 objects in module top (155 iterations).
<suppressed ~17676 debug messages>

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \top

5.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

5.50. Printing statistics.

=== top ===

   Number of wires:              10292
   Number of wire bits:          50607
   Number of public wires:       10292
   Number of public wire bits:   50607
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12541
     $_TBUF_                        19
     CCU2C                         509
     DP16KD                         38
     EHXPLLL                         1
     IDDRX1F                        16
     L6MUX21                       247
     LUT4                         6151
     MULT18X18D                      4
     ODDRX1F                        47
     PDPW16KD                        5
     PFUMX                        1133
     TRELLIS_DPR16X4               103
     TRELLIS_FF                   4268

5.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.52. Executing JSON backend.

Warnings: 28 unique messages, 28 total
End of script. Logfile hash: a0891243ed, CPU: user 32.41s system 1.28s, MEM: 2391.21 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 28% 8x techmap (10 sec), 18% 33x opt_clean (6 sec), ...
