
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.17

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.40 source latency bit_count[2]$_DFFE_PN0P_/CLK ^
  -0.40 target latency tx_shift[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.40 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.10    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     5    0.09    0.16    0.21    0.41 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net12 (net)
                  0.16    0.00    0.41 v _246_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    0.52 ^ _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _110_ (net)
                  0.11    0.00    0.52 ^ _247_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.06    0.58 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _027_ (net)
                  0.05    0.00    0.58 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.40 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.08    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.56 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.62    1.03 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    1.03 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.28    1.31 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.21    0.00    1.31 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.45 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.45 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.08    0.34    0.48    1.93 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.93 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.10    2.03 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.15    0.00    2.03 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    2.38 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    2.38 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.24    2.62 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.62 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.39    3.01 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    3.01 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.12    3.12 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.12 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.40 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.22    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.32 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    1.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.56 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.56   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.62    1.03 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    1.03 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.28    1.31 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.21    0.00    1.31 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.45 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.45 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.08    0.34    0.48    1.93 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.93 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.10    2.03 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.15    0.00    2.03 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    2.38 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    2.38 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.24    2.62 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.62 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.39    3.01 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    3.01 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.12    3.12 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.12 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.40 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2778077125549316

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8135

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27818113565444946

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9527

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    1.03 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.28    1.31 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    1.45 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.48    1.93 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.10    2.03 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.36    2.38 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.24    2.62 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.39    3.01 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.12    3.12 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    3.12 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.12   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24   10.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.40 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.11   10.29   library setup time
          10.29   data required time
---------------------------------------------------------
          10.29   data required time
          -3.12   data arrival time
---------------------------------------------------------
           7.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.82 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.88 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.92 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.92 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.92   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.08    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.92   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3975

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3975

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.1230

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.1716

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
229.638168

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.60e-03   1.46e-03   1.98e-08   8.06e-03  31.8%
Combinational          9.50e-03   5.76e-03   3.59e-08   1.53e-02  60.1%
Clock                  9.37e-04   1.12e-03   5.95e-09   2.06e-03   8.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-02   8.34e-03   6.16e-08   2.54e-02 100.0%
                          67.1%      32.9%       0.0%
