// Seed: 2062242883
module module_0 (
    output tri0 id_0,
    output tri0 id_1
);
  wire id_3;
  assign id_1 = 1;
  uwire id_5 = 1;
  wire  id_6 = id_5;
endmodule
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  tri1  id_5,
    output wand  module_1,
    output tri0  id_7,
    output wire  id_8
);
  wor id_10 = 1 ^ id_5 ^ 1;
  assign id_1 = id_10;
  module_0(
      id_2, id_1
  );
endmodule
