Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 01:54:39 2022
| Host         : DESKTOP-LGI8I86 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      6 |            1 |
|      8 |            3 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             404 |           56 |
| Yes          | No                    | No                     |             150 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------+----------------------------------------+------------------+----------------+
|                      Clock Signal                     |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------+----------------------------------------+------------------+----------------+
|  clk_6_25Mhz_BUFG                                     | led[4]_i_1_n_0                | led[0]_i_1_n_0                         |                1 |              2 |
|  clk_6_25Mhz_BUFG                                     | led[4]_i_1_n_0                | led[1]_i_1_n_0                         |                1 |              2 |
| ~clk_6_25Mhz_BUFG                                     |                               |                                        |                1 |              2 |
|  topstudenWrapper/freq_10hz/CLK                       |                               |                                        |                1 |              4 |
|  clk_6_25Mhz_BUFG                                     | led[4]_i_1_n_0                |                                        |                2 |              6 |
|  topstudenWrapper/bcdWrapper/ONE_DIGIT_reg[3]_i_2_n_0 |                               |                                        |                1 |              8 |
|  clk_6_25Mhz_BUFG                                     | oled_data_B[15]_i_1_n_0       | oled_display/oled_data_B_reg[5]_2      |                2 |              8 |
|  basys_clock_IBUF_BUFG                                |                               |                                        |                4 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG                                | a                             |                                        |                4 |             16 |
| ~audio_capture/J_MIC3_Pin4_OBUF                       |                               |                                        |                5 |             24 |
|  clk_6_25Mhz_BUFG                                     | oled_data_B[15]_i_1_n_0       |                                        |                7 |             24 |
|  basys_clock_IBUF_BUFG                                |                               | J_MIC3_Pin1_OBUF_BUFG                  |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG                                |                               |                                        |                6 |             30 |
| ~clk_6_25Mhz_BUFG                                     |                               | oled_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6_25Mhz_BUFG                                     | oled_display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
|  J_MIC3_Pin1_OBUF_BUFG                                | audio_capture/E[0]            | current_peak                           |               10 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG                                |                               | current_peak                           |                9 |             64 |
| ~clk_6_25Mhz_BUFG                                     | oled_display/state            |                                        |                9 |             64 |
|  basys_clock_IBUF_BUFG                                |                               | topstudenWrapper/freq_10hz/clear       |                8 |             64 |
|  basys_clock_IBUF_BUFG                                |                               | clock_3/count[0]_i_1__1_n_0            |                8 |             64 |
|  basys_clock_IBUF_BUFG                                |                               | clock_1/clear                          |                8 |             64 |
| ~clk_6_25Mhz_BUFG                                     |                               | oled_display/spi_word[39]_i_1_n_0      |               15 |             90 |
+-------------------------------------------------------+-------------------------------+----------------------------------------+------------------+----------------+


