# VUnit AND Gate Example

This project demonstrates how to use [VUnit](https://vunit.github.io/) to test a simple AND gate written in VHDL.

## Project Structure

```
vunit_and_gate_full_example/
├── and_gate.vhdl          # VHDL source for the AND gate
├── tb_and_gate.vhdl       # Testbench for the AND gate
├── run.py                 # Python script to run VUnit tests
└── vunit_out/             # Directory generated by VUnit after running tests
```

## Prerequisites

Make sure you have the following installed:

- Python 3.6+
- VUnit (`pip install vunit_hdl`)
- A supported simulator like ModelSim, GHDL, etc.

## How to Run

1. **Clone or download this repository**:

    ```bash
    git clone https://github.com/nambhine1/Example_Use_Vunit.git
    cd Example_Use_Vunit
    ```

    
  

2. **Install VUnit (if not already installed)**:

    ```bash
    pip install vunit_hdl
    ```

3. **Run the test suite**:

    ```bash
    python run.py
    ```

   This will compile the VHDL files and run the testbench using your installed simulator.

## Files Explained

- `and_gate.vhdl`: Defines a 2-input AND gate.
- `tb_and_gate.vhdl`: A testbench that applies multiple input combinations and checks the output.
- `run.py`: Uses VUnit to compile and simulate the testbench.

## Output

Test results and intermediate compilation files will be placed in the `vunit_out/` directory.

---

For more information, visit the [VUnit Documentation](https://vunit.github.io/).
