<stg><name>ipv4_drop_optional_i</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3">
<![CDATA[
entry:8  %doh_state_load = load i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="doh_state_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4">
<![CDATA[
entry:9  %length_V_load = load i4* @length_V, align 1

]]></Node>
<StgValue><ssdm name="length_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512">
<![CDATA[
entry:10  %p_Val2_s = load i512* @prevWord_data_V, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:11  %p_Val2_42 = load i64* @prevWord_keep_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
entry:12  switch i3 %doh_state_load, label %"ipv4_drop_optional_ip_header<512>.exit" [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %9
    i3 3, label %12
    i3 -3, label %18
    i3 -4, label %24
    i3 -2, label %25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  store i3 0, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  store i3 0, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_76 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty_442 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V_53 = extractvalue { i512, i64, i1 } %empty_442, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_53"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V_50 = extractvalue { i512, i64, i1 } %empty_442, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_50"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="577">
<![CDATA[
:3  %tmp_last_V_38 = extractvalue { i512, i64, i1 } %empty_442, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_38"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="160" op_0_bw="512">
<![CDATA[
:6  %trunc_ln647_14 = trunc i512 %tmp_data_V_53 to i160

]]></Node>
<StgValue><ssdm name="trunc_ln647_14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="64">
<![CDATA[
:8  %trunc_ln647_15 = trunc i64 %tmp_keep_V_50 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln647_15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_50, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:13  store i512 %tmp_data_V_53, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  store i64 %tmp_keep_V_50, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_38, label %22, label %._crit_edge144.i

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="1"/>
<literal name="tmp_last_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 -2, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge143.i:0  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_75 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty_441 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V_52 = extractvalue { i512, i64, i1 } %empty_441, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_52"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V_49 = extractvalue { i512, i64, i1 } %empty_441, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_49"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="577">
<![CDATA[
:3  %tmp_last_V_37 = extractvalue { i512, i64, i1 } %empty_441, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_37"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="512">
<![CDATA[
:6  %trunc_ln647 = trunc i512 %tmp_data_V_52 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="64">
<![CDATA[
:8  %trunc_ln647_13 = trunc i64 %tmp_keep_V_49 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_49, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:13  store i512 %tmp_data_V_52, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  store i64 %tmp_keep_V_49, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_37, label %16, label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_last_V_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 -4, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge141.i:0  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_74 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty_440 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V_46 = extractvalue { i512, i64, i1 } %empty_440, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_46"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V_43 = extractvalue { i512, i64, i1 } %empty_440, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_43"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="577">
<![CDATA[
:3  %tmp_last_V = extractvalue { i512, i64, i1 } %empty_440, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge139.i:0  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_73 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty_439 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V_44 = extractvalue { i512, i64, i1 } %empty_439, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_44"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V_41 = extractvalue { i512, i64, i1 } %empty_439, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:3  store i512 %tmp_data_V_44, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  store i64 %tmp_keep_V_41, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln701 = add i4 %length_V_load, -2

]]></Node>
<StgValue><ssdm name="add_ln701"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  store i4 %add_ln701, i4* @length_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln879 = icmp eq i4 %add_ln701, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln879, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln879_8 = icmp eq i4 %add_ln701, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_8, label %7, label %._crit_edge138.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 2, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 3, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge137.i:0  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i4P(i4* @rx_process2dropLengt_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge133.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_77 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="1">
<![CDATA[
:0  %tmp_V = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* @rx_process2dropLengt_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 %tmp_V, i4* @length_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln879_7 = icmp eq i4 %tmp_V, 5

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln879_7, label %._crit_edge136.i, label %._crit_edge135.i

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
._crit_edge136.i:0  %empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_process2dropFifo_1_5, i64* @rx_process2dropFifo_2_4, i1* @rx_process2dropFifo_s_6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="577">
<![CDATA[
._crit_edge136.i:1  %tmp_data_V_51 = extractvalue { i512, i64, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_51"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="577">
<![CDATA[
._crit_edge136.i:2  %tmp_keep_V_48 = extractvalue { i512, i64, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_48"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="577">
<![CDATA[
._crit_edge136.i:3  %tmp_last_V_36 = extractvalue { i512, i64, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_36"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge136.i:4  store i512 %tmp_data_V_51, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge136.i:5  store i64 %tmp_keep_V_48, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge136.i:6  %select_ln239 = select i1 %tmp_last_V_36, i3 -2, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln239"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge136.i:7  store i3 %select_ln239, i3* @doh_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge133.i:0  br label %"ipv4_drop_optional_ip_header<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ip2udpFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ip2udpFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ip2udpFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_process2dropFifo_1_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_process2dropFifo_2_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_process2dropFifo_s_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i4* @rx_process2dropLengt_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln201"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="352" op_0_bw="352" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_106_i = call i352 @_ssdm_op_PartSelect.i352.i512.i32.i32(i512 %p_Val2_s, i32 160, i32 511) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_106_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_107_i = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %p_Val2_42, i32 20, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_107_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="160" op_2_bw="352">
<![CDATA[
:2  %p_Result_56 = call i512 @_ssdm_op_BitConcatenate.i512.i160.i352(i160 0, i352 %p_Result_106_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:3  %p_Result_57 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 0, i44 %p_Result_107_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_56, i64 %p_Result_57, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_i_443 = call i480 @_ssdm_op_PartSelect.i480.i512.i32.i32(i512 %p_Val2_s, i32 32, i32 511) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_443"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_103_i = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_Val2_42, i32 4, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_103_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="480">
<![CDATA[
:2  %p_Result_54 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i480(i32 0, i480 %p_Result_i_443) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
:3  %p_Result_55 = call i64 @_ssdm_op_BitConcatenate.i64.i4.i60(i4 0, i60 %p_Result_103_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_54, i64 %p_Result_55, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="write_ln320"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_76, label %19, label %._crit_edge143.i

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="352" op_0_bw="352" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_115_i = call i352 @_ssdm_op_PartSelect.i352.i512.i32.i32(i512 %p_Val2_s, i32 160, i32 511) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_115_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_116_i = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %p_Val2_42, i32 20, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_116_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="160" op_2_bw="352">
<![CDATA[
:7  %p_Result_52 = call i512 @_ssdm_op_BitConcatenate.i512.i160.i352(i160 %trunc_ln647_14, i352 %p_Result_115_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:9  %p_Result_53 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %trunc_ln647_15, i44 %p_Result_116_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_last_V_35 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="tmp_last_V_35"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_52, i64 %p_Result_53, i1 %tmp_last_V_35) nounwind

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_79, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="1"/>
<literal name="tmp_last_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge144.i

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge144.i:0  br label %23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge143.i

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_75, label %13, label %._crit_edge141.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_i = call i480 @_ssdm_op_PartSelect.i480.i512.i32.i32(i512 %p_Val2_s, i32 32, i32 511) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_110_i = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_Val2_42, i32 4, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_110_i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="480">
<![CDATA[
:7  %p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i480(i32 %trunc_ln647, i480 %p_Result_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
:9  %p_Result_51 = call i64 @_ssdm_op_BitConcatenate.i64.i4.i60(i4 %trunc_ln647_13, i60 %p_Result_110_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_last_V_33 = xor i1 %tmp_78, true

]]></Node>
<StgValue><ssdm name="tmp_last_V_33"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %p_Result_s, i64 %p_Result_51, i1 %tmp_last_V_33) nounwind

]]></Node>
<StgValue><ssdm name="write_ln281"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_78, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_last_V_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge142.i:0  br label %17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge141.i

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_74, label %10, label %._crit_edge139.i

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i512 %tmp_data_V_46, i64 %tmp_keep_V_43, i1 %tmp_last_V) nounwind

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_last_V, label %11, label %._crit_edge140.i

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge140.i

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge140.i:0  br label %._crit_edge139.i

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_73, label %4, label %._crit_edge137.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge138.i

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge138.i:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge137.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_77, label %2, label %._crit_edge133.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge136.i:8  br label %._crit_edge135.i

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge135.i:0  br label %._crit_edge133.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
ipv4_drop_optional_ip_header<512>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
