0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL LIBRARY/PythonUberHDL-master/myHDL_DigitalSignalandSystems/Synthesizers/SinGenerator_verilog.v,1590431347,verilog,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.srcs/sources_1/new/testbench.v,,SinGenerator,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/TESTING PROJECTS/SINE_WAVE_REALLLLLLLLLL/SINE_WAVE_REALLLLLLLLLL.srcs/sources_1/new/testbench.v,1590375617,verilog,,,,testbench,,,,,,,,
