INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mustafa/Desktop/Verilog/Creating_Timing_2/Creating_Timing_2.srcs/sources_1/new/Creating_Timing_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Creating_Timing_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mustafa/Desktop/Verilog/Creating_Timing_2/Creating_Timing_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
