
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=1438, decl_uid=9919, cgraph_uid=1442, symbol_order=1448)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 121 uninteresting (no unique first use)
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 122 uninteresting (no unique first use)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 123: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r122,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a1(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r123,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 38(l0): point = 0
   Insn 35(l0): point = 2
   Insn 33(l0): point = 4
   Insn 32(l0): point = 6
   Insn 31(l0): point = 8
   Insn 28(l0): point = 10
   Insn 26(l0): point = 12
   Insn 25(l0): point = 14
   Insn 19(l0): point = 16
   Insn 17(l0): point = 18
   Insn 16(l0): point = 20
   Insn 15(l0): point = 22
   Insn 12(l0): point = 24
   Insn 10(l0): point = 26
   Insn 9(l0): point = 28
   Insn 8(l0): point = 30
 a0(r122): [2..2]
 a1(r120): [5..6]
 a2(r119): [7..8]
 a3(r123): [9..30]
 a4(r118): [11..12]
 a5(r117): [13..14]
 a6(r121): [16..16]
 a7(r116): [19..20]
 a8(r115): [21..22]
 a9(r114): [25..26]
 a10(r113): [27..28]
Compressing live ranges: from 33 to 18 - 54%
Ranges after the compression:
 a0(r122): [0..0]
 a1(r120): [1..2]
 a2(r119): [3..4]
 a3(r123): [5..17]
 a4(r118): [5..6]
 a5(r117): [7..8]
 a6(r121): [9..9]
 a7(r116): [10..11]
 a8(r115): [12..13]
 a9(r114): [14..15]
 a10(r113): [16..17]
+++Allocating 64 bytes for conflict table (uncompressed size 88)
;; a0(r122,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r123,l0) conflicts: a4(r118,l0) a5(r117,l0) a6(r121,l0) a7(r116,l0) a8(r115,l0) a9(r114,l0) a10(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r118,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r117,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r116,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r115,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r114,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r113,l0) conflicts: a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a9(r114)<->a10(r113)@125:shuffle
  cp1:a7(r116)<->a8(r115)@125:shuffle
  cp2:a4(r118)<->a5(r117)@125:shuffle
  cp3:a1(r120)<->a2(r119)@125:shuffle
  regions=1, blocks=3, points=18
    allocnos=11 (big 0), copies=4, conflicts=0, ranges=11

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r122 1r120 2r119 3r123 4r118 5r117 6r121 7r116 8r115 9r114 10r113
    modified regnos: 113 114 115 116 117 118 119 120 121 122 123
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@500000
      Allocno a0r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a9r114-a10r113 (freq=125):
        Result (freq=4000): a9r114(2000) a10r113(2000)
      Forming thread by copy 1:a7r116-a8r115 (freq=125):
        Result (freq=4000): a7r116(2000) a8r115(2000)
      Forming thread by copy 2:a4r118-a5r117 (freq=125):
        Result (freq=4000): a4r118(2000) a5r117(2000)
      Forming thread by copy 3:a1r120-a2r119 (freq=125):
        Result (freq=4000): a1r120(2000) a2r119(2000)
      Pushing a6(r121,l0)(cost 0)
      Pushing a0(r122,l0)(cost 0)
      Pushing a10(r113,l0)(cost 0)
      Pushing a9(r114,l0)(cost 0)
      Pushing a8(r115,l0)(cost 0)
      Pushing a7(r116,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a1(r120,l0)(cost 0)
      Pushing a3(r123,l0)(cost 0)
      Popping a3(r123,l0)  -- assign reg 3
      Popping a1(r120,l0)  -- assign reg 3
      Popping a2(r119,l0)  -- assign reg 3
      Popping a4(r118,l0)  -- assign reg 2
      Popping a5(r117,l0)  -- assign reg 2
      Popping a7(r116,l0)  -- assign reg 2
      Popping a8(r115,l0)  -- assign reg 2
      Popping a9(r114,l0)  -- assign reg 2
      Popping a10(r113,l0)  -- assign reg 2
      Popping a0(r122,l0)  -- assign reg 3
      Popping a6(r121,l0)  -- assign reg 2
Disposition:
   10:r113 l0     2    9:r114 l0     2    8:r115 l0     2    7:r116 l0     2
    5:r117 l0     2    4:r118 l0     2    2:r119 l0     3    1:r120 l0     3
    6:r121 l0     2    0:r122 l0     3    3:r123 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,6u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d} r122={1d} r123={1d,6u} 
;;    total ref usage 143{117d,26u,0e} in 29{28 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 123)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 121 [ vol.0_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 121 [ vol.0_12 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 32 31 33 2 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 122 [ vol.1_15 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_15 ])
        (nil)))
(debug_insn 36 35 37 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":79:3 -1
     (nil))
(call_insn/j 38 37 39 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>) [0 HAL_PWREx_DisableUCPDDeadBattery S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":79:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 39 38 0)

;; Function HAL_ADC_MspInit (HAL_ADC_MspInit, funcdef_no=1439, decl_uid=8608, cgraph_uid=1443, symbol_order=1449)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 8 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 172: local to bb 2 def dominates all uses has unique first use
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 129: def dominates all uses has unique first use
Reg 171: def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 3 def dominates all uses has unique first use
Reg 135: local to bb 3 def dominates all uses has unique first use
Reg 173 uninteresting
Reg 138: local to bb 5 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 124 uninteresting (no unique first use)
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 170: def dominates all uses has unique first use
Reg 145: local to bb 5 def dominates all uses has unique first use
Reg 144 uninteresting
Reg 125 uninteresting (no unique first use)
Reg 149: local to bb 5 def dominates all uses has unique first use
Reg 151: local to bb 5 def dominates all uses has unique first use
Reg 157: local to bb 5 def dominates all uses has unique first use
Reg 159: local to bb 5 def dominates all uses has unique first use
Reg 161: local to bb 5 def dominates all uses has unique first use
Reg 163: local to bb 5 def dominates all uses has unique first use
Reg 174 uninteresting
Ignoring reg 128 with equiv init insn
Reg 129 not local to one basic block
Ignoring reg 132 with equiv init insn
Ignoring reg 134 with equiv init insn
Ignoring reg 135 with equiv init insn
Ignoring reg 138 with equiv init insn
Ignoring reg 145 with equiv init insn
Ignoring reg 149 with equiv init insn
Ignoring reg 151 with equiv init insn
Ignoring reg 157 with equiv init insn
Ignoring reg 159 with equiv init insn
Ignoring reg 161 with equiv init insn
Ignoring reg 163 with equiv init insn
Reg 170 not local to one basic block
Reg 171 not local to one basic block
Found def insn 170 for 172 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 8 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 128: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 24 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 50 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 81 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 94 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 98 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 110 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 114 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 118 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 122 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 93 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 7 (nil))
Reg 129 has equivalence, initial gains 4000
Reg 171 has equivalence, initial gains 4000

Pass 1 for finding pseudo/allocno costs

    r174: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r172: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r171: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a22 (r171,l0) best NO_REGS, allocno NO_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a26 (r129,l0) best NO_REGS, allocno NO_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r170,l0) costs: LO_REGS:348,348 HI_REGS:1392,1392 CALLER_SAVE_REGS:1392,1392 EVEN_REG:1392,1392 GENERAL_REGS:1044,1044 VFP_D0_D7_REGS:36540,36540 VFP_LO_REGS:36540,36540 ALL_REGS:33930,33930 MEM:24360,24360
  a1(r126,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:50220,50220 VFP_LO_REGS:50220,50220 ALL_REGS:50220,50220 MEM:33480,33480
  a2(r174,l0) costs: LO_REGS:348,348 HI_REGS:1044,1044 CALLER_SAVE_REGS:1044,1044 EVEN_REG:1044,1044 GENERAL_REGS:696,696 VFP_D0_D7_REGS:7830,7830 VFP_LO_REGS:7830,7830 ALL_REGS:5220,5220 MEM:5220,5220
  a3(r145,l0) costs: LO_REGS:0,0 HI_REGS:1392,1392 CALLER_SAVE_REGS:1392,1392 EVEN_REG:1392,1392 GENERAL_REGS:1392,1392 VFP_D0_D7_REGS:13050,13050 VFP_LO_REGS:13050,13050 ALL_REGS:13050,13050 MEM:8700,8700
  a4(r163,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a5(r161,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a6(r159,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a7(r157,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a8(r151,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a9(r149,l0) costs: LO_REGS:0,0 HI_REGS:696,696 CALLER_SAVE_REGS:696,696 EVEN_REG:696,696 GENERAL_REGS:696,696 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a10(r125,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a11(r144,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:5220,5220 MEM:3480,3480
  a12(r122,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a13(r121,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a14(r138,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:18270,18270 VFP_LO_REGS:18270,18270 ALL_REGS:18270,18270 MEM:12180,12180
  a15(r120,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a16(r119,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a17(r124,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a18(r118,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a19(r117,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a20(r116,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a21(r115,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a22(r171,l0) costs: GENERAL_REGS:2348,2348 VFP_D0_D7_REGS:22220,22220 VFP_LO_REGS:22220,22220 ALL_REGS:19610,19610 MEM:15480,15480
  a23(r173,l0) costs: LO_REGS:348,348 HI_REGS:1044,1044 CALLER_SAVE_REGS:1044,1044 EVEN_REG:1044,1044 GENERAL_REGS:696,696 VFP_D0_D7_REGS:7830,7830 VFP_LO_REGS:7830,7830 ALL_REGS:5220,5220 MEM:5220,5220
  a24(r135,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a25(r134,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a26(r129,l0) costs: GENERAL_REGS:4348,4348 VFP_D0_D7_REGS:52220,52220 VFP_LO_REGS:52220,52220 ALL_REGS:34610,34610 MEM:35480,35480
  a27(r132,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a28(r133,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a29(r128,l0) costs: LO_REGS:2000,2000 HI_REGS:14000,14000 CALLER_SAVE_REGS:14000,14000 EVEN_REG:14000,14000 GENERAL_REGS:12000,12000 VFP_D0_D7_REGS:120000,120000 VFP_LO_REGS:120000,120000 ALL_REGS:105000,105000 MEM:80000,80000
  a30(r172,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 147(l0): point = 1
   Insn 144(l0): point = 3
   Insn 138(l0): point = 6
   Insn 135(l0): point = 9
   Insn 172(l0): point = 11
   Insn 131(l0): point = 13
   Insn 127(l0): point = 15
   Insn 130(l0): point = 17
   Insn 123(l0): point = 19
   Insn 119(l0): point = 21
   Insn 122(l0): point = 23
   Insn 118(l0): point = 25
   Insn 115(l0): point = 27
   Insn 111(l0): point = 29
   Insn 107(l0): point = 31
   Insn 103(l0): point = 33
   Insn 114(l0): point = 35
   Insn 110(l0): point = 37
   Insn 99(l0): point = 39
   Insn 95(l0): point = 41
   Insn 98(l0): point = 43
   Insn 94(l0): point = 45
   Insn 91(l0): point = 47
   Insn 85(l0): point = 49
   Insn 77(l0): point = 51
   Insn 82(l0): point = 53
   Insn 81(l0): point = 55
   Insn 90(l0): point = 57
   Insn 84(l0): point = 59
   Insn 93(l0): point = 61
   Insn 75(l0): point = 63
   Insn 74(l0): point = 65
   Insn 73(l0): point = 67
   Insn 70(l0): point = 69
   Insn 68(l0): point = 71
   Insn 67(l0): point = 73
   Insn 61(l0): point = 75
   Insn 59(l0): point = 77
   Insn 58(l0): point = 79
   Insn 57(l0): point = 81
   Insn 54(l0): point = 83
   Insn 52(l0): point = 85
   Insn 51(l0): point = 87
   Insn 89(l0): point = 89
   Insn 50(l0): point = 91
   Insn 44(l0): point = 94
   Insn 41(l0): point = 97
   Insn 171(l0): point = 99
   Insn 37(l0): point = 101
   Insn 33(l0): point = 103
   Insn 30(l0): point = 105
   Insn 36(l0): point = 107
   Insn 32(l0): point = 109
   Insn 29(l0): point = 111
   Insn 26(l0): point = 114
   Insn 25(l0): point = 116
   Insn 24(l0): point = 118
   Insn 23(l0): point = 120
   Insn 20(l0): point = 122
   Insn 19(l0): point = 124
   Insn 7(l0): point = 126
   Insn 13(l0): point = 128
   Insn 12(l0): point = 130
   Insn 11(l0): point = 132
   Insn 10(l0): point = 134
   Insn 9(l0): point = 136
   Insn 18(l0): point = 138
   Insn 17(l0): point = 140
   Insn 15(l0): point = 142
   Insn 2(l0): point = 144
   Insn 8(l0): point = 146
   Insn 170(l0): point = 148
 a0(r170): [2..61]
 a1(r126): [2..144]
 a2(r174): [10..11]
 a3(r145): [16..59]
 a4(r163): [20..23]
 a5(r161): [22..25]
 a6(r159): [28..35]
 a7(r157): [30..37]
 a8(r151): [40..43]
 a9(r149): [42..45]
 a10(r125): [51..51]
 a11(r144 [0]): [54..55]
 a11(r144 [1]): [54..55]
 a12(r122): [64..65]
 a13(r121): [66..67]
 a14(r138): [68..91]
 a15(r120): [70..71]
 a16(r119): [72..73]
 a17(r124): [75..75]
 a18(r118): [78..79]
 a19(r117): [80..81]
 a20(r116): [84..85]
 a21(r115): [86..87]
 a22(r171): [90..126]
 a23(r173): [98..99]
 a24(r135): [104..109]
 a25(r134): [106..111]
 a26(r129): [108..142]
 a27(r132): [117..120]
 a28(r133): [117..118]
 a29(r128): [129..146]
 a30(r172): [145..148]
Compressing live ranges: from 151 to 40 - 26%
Ranges after the compression:
 a0(r170): [0..10]
 a1(r126): [0..37]
 a2(r174): [0..1]
 a3(r145): [2..10]
 a4(r163): [2..3]
 a5(r161): [2..3]
 a6(r159): [4..5]
 a7(r157): [4..5]
 a8(r151): [6..7]
 a9(r149): [6..7]
 a10(r125): [8..8]
 a11(r144 [0]): [9..10]
 a11(r144 [1]): [9..10]
 a12(r122): [11..12]
 a13(r121): [13..14]
 a14(r138): [15..29]
 a15(r120): [15..16]
 a16(r119): [17..18]
 a17(r124): [19..19]
 a18(r118): [20..21]
 a19(r117): [22..23]
 a20(r116): [24..25]
 a21(r115): [26..27]
 a22(r171): [28..35]
 a23(r173): [30..31]
 a24(r135): [32..33]
 a25(r134): [32..33]
 a26(r129): [32..37]
 a27(r132): [34..35]
 a28(r133): [34..35]
 a29(r128): [36..39]
 a30(r172): [38..39]
+++Allocating 256 bytes for conflict table (uncompressed size 256)
;; a0(r170,l0) conflicts: a2(r174,l0) a1(r126,l0) a4(r163,l0) a5(r161,l0) a3(r145,l0) a6(r159,l0) a7(r157,l0) a8(r151,l0) a9(r149,l0) a10(r125,l0) a11(r144,w0,l0) a11(r144,w1,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a1(r126,l0) conflicts: a2(r174,l0) a0(r170,l0) a4(r163,l0) a5(r161,l0) a3(r145,l0) a6(r159,l0) a7(r157,l0) a8(r151,l0) a9(r149,l0) a10(r125,l0) a11(r144,w0,l0) a11(r144,w1,l0) a12(r122,l0) a13(r121,l0) a15(r120,l0) a14(r138,l0) a16(r119,l0) a17(r124,l0) a18(r118,l0) a19(r117,l0) a20(r116,l0) a21(r115,l0) a23(r173,l0) a24(r135,l0) a25(r134,l0) a27(r132,l0) a28(r133,l0) a29(r128,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a2(r174,l0) conflicts: a0(r170,l0) a1(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r145,l0) conflicts: a0(r170,l0) a1(r126,l0) a4(r163,l0) a5(r161,l0) a6(r159,l0) a7(r157,l0) a8(r151,l0) a9(r149,l0) a10(r125,l0) a11(r144,w0,l0) a11(r144,w1,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a4(r163,l0) conflicts: a0(r170,l0) a1(r126,l0) a5(r161,l0) a3(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r161,l0) conflicts: a0(r170,l0) a1(r126,l0) a4(r163,l0) a3(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r159,l0) conflicts: a0(r170,l0) a1(r126,l0) a3(r145,l0) a7(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r157,l0) conflicts: a0(r170,l0) a1(r126,l0) a3(r145,l0) a6(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r151,l0) conflicts: a0(r170,l0) a1(r126,l0) a3(r145,l0) a9(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r149,l0) conflicts: a0(r170,l0) a1(r126,l0) a3(r145,l0) a8(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r125,l0) conflicts: a0(r170,l0) a1(r126,l0) a3(r145,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a11(r144,l0) conflicts:
;;   subobject 0: a0(r170,l0) a1(r126,l0) a3(r145,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a0(r170,l0) a1(r126,l0) a3(r145,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a12(r122,l0) conflicts: a1(r126,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a13(r121,l0) conflicts: a1(r126,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a14(r138,l0) conflicts: a1(r126,l0) a15(r120,l0) a16(r119,l0) a17(r124,l0) a18(r118,l0) a19(r117,l0) a20(r116,l0) a21(r115,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a15(r120,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a16(r119,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a17(r124,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a18(r118,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a19(r117,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a20(r116,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a21(r115,l0) conflicts: a1(r126,l0) a14(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a22(r171,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r173,l0) conflicts: a1(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r135,l0) conflicts: a1(r126,l0) a25(r134,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a25(r134,l0) conflicts: a1(r126,l0) a24(r135,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a26(r129,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r132,l0) conflicts: a1(r126,l0) a28(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r133,l0) conflicts: a1(r126,l0) a27(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r128,l0) conflicts: a1(r126,l0) a30(r172,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a30(r172,l0) conflicts: a29(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a20(r116)<->a21(r115)@21:shuffle
  cp1:a18(r118)<->a19(r117)@21:shuffle
  cp2:a15(r120)<->a16(r119)@21:shuffle
  cp3:a12(r122)<->a13(r121)@21:shuffle
  cp4:a1(r126)<->a30(r172)@1000:move
  pref0:a0(r170)<-hr0@174
  pref1:a2(r174)<-hr0@348
  pref2:a23(r173)<-hr0@348
  pref3:a30(r172)<-hr0@2000
  pref4:a29(r128)<-hr1@1000
  regions=1, blocks=9, points=40
    allocnos=31 (big 1), copies=5, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r170 1r126 2r174 3r145 4r163 5r161 6r159 7r157 8r151 9r149 10r125 11r144 12r122 13r121 14r138 15r120 16r119 17r124 18r118 19r117 20r116 21r115 22r171 23r173 24r135 25r134 26r129 27r132 28r133 29r128 30r172
    modified regnos: 115 116 117 118 119 120 121 122 124 125 126 128 129 132 133 134 135 138 144 145 149 151 157 159 161 163 170 171 172 173 174
    border:
    Pressure: GENERAL_REGS=7
 Removing pref0:hr0@174
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@238128
          2:( 0-1 3-12 14)@160000
            3:( 3-11)@99672
      Spill a22(r171,l0)
      Spill a26(r129,l0)
      Allocno a0r170 of GENERAL_REGS(14) has 10 avail. regs  2-11, ^node:  0-12 14 (confl regs =  0-1 12-106)
      Allocno a1r126 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a2r174 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r145 of GENERAL_REGS(14) has 10 avail. regs  2-11, ^node:  0-12 14 (confl regs =  0-1 12-106)
      Allocno a4r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r125 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, ^node:  0-12 14 (confl regs =  0-1 13 15-106)
      Allocno a11r144 of ALL_REGS(46) has 43 avail. regs  2-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a12r122 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a13r121 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a14r138 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a15r120 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a16r119 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a17r124 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a18r118 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a19r117 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a20r116 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a21r115 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15-106)
      Allocno a23r173 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a24r135 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a25r134 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a27r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r133 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a29r128 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a30r172 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a20r116-a21r115 (freq=21):
        Result (freq=696): a20r116(348) a21r115(348)
      Forming thread by copy 1:a18r118-a19r117 (freq=21):
        Result (freq=696): a18r118(348) a19r117(348)
      Forming thread by copy 2:a15r120-a16r119 (freq=21):
        Result (freq=696): a15r120(348) a16r119(348)
      Forming thread by copy 3:a12r122-a13r121 (freq=21):
        Result (freq=696): a12r122(348) a13r121(348)
      Pushing a17(r124,l0)(cost 0)
      Pushing a10(r125,l0)(cost 0)
      Pushing a25(r134,l0)(cost 0)
      Pushing a24(r135,l0)(cost 0)
      Pushing a23(r173,l0)(cost 0)
      Pushing a11(r144,l0)(cost 0)
        Making a3(r145,l0) colorable
        Making a0(r170,l0) colorable
      Pushing a9(r149,l0)(cost 0)
      Pushing a8(r151,l0)(cost 0)
      Pushing a7(r157,l0)(cost 0)
      Pushing a6(r159,l0)(cost 0)
      Pushing a5(r161,l0)(cost 0)
      Pushing a4(r163,l0)(cost 0)
      Pushing a2(r174,l0)(cost 0)
      Pushing a21(r115,l0)(cost 0)
      Pushing a20(r116,l0)(cost 0)
      Pushing a19(r117,l0)(cost 0)
      Pushing a18(r118,l0)(cost 0)
      Pushing a16(r119,l0)(cost 0)
      Pushing a15(r120,l0)(cost 0)
      Forming thread by copy 4:a1r126-a30r172 (freq=1000):
        Result (freq=4348): a1r126(2348) a30r172(2000)
        Making a1(r126,l0) colorable
      Pushing a13(r121,l0)(cost 0)
      Pushing a12(r122,l0)(cost 0)
      Pushing a3(r145,l0)(cost 8700)
      Pushing a14(r138,l0)(cost 0)
      Pushing a30(r172,l0)(cost 0)
      Pushing a28(r133,l0)(cost 0)
      Pushing a27(r132,l0)(cost 0)
      Pushing a0(r170,l0)(cost 24012)
      Pushing a1(r126,l0)(cost 33480)
      Pushing a29(r128,l0)(cost 0)
      Popping a29(r128,l0)  -- assign reg 1
      Popping a1(r126,l0)  -- assign reg 4
      Popping a0(r170,l0)  -- assign reg 5
      Popping a27(r132,l0)  -- assign reg 3
      Popping a28(r133,l0)  -- assign reg 2
      Popping a30(r172,l0)  -- assign reg 0
      Popping a14(r138,l0)  -- assign reg 3
      Popping a3(r145,l0)  -- assign reg 6
      Popping a12(r122,l0)  -- assign reg 3
      Popping a13(r121,l0)  -- assign reg 3
      Popping a15(r120,l0)  -- assign reg 2
      Popping a16(r119,l0)  -- assign reg 2
      Popping a18(r118,l0)  -- assign reg 2
      Popping a19(r117,l0)  -- assign reg 2
      Popping a20(r116,l0)  -- assign reg 2
      Popping a21(r115,l0)  -- assign reg 2
      Popping a2(r174,l0)  -- assign reg 0
      Popping a4(r163,l0)  -- assign reg 3
      Popping a5(r161,l0)  -- assign reg 2
      Popping a6(r159,l0)  -- assign reg 3
      Popping a7(r157,l0)  -- assign reg 2
      Popping a8(r151,l0)  -- assign reg 3
      Popping a9(r149,l0)  -- assign reg 2
      Popping a11(r144,l0)  -- assign reg 2
      Popping a23(r173,l0)  -- assign reg 0
      Popping a24(r135,l0)  -- assign reg 3
      Popping a25(r134,l0)  -- assign reg 2
      Popping a10(r125,l0)  -- assign reg 3
      Popping a17(r124,l0)  -- assign reg 2
Disposition:
   21:r115 l0     2   20:r116 l0     2   19:r117 l0     2   18:r118 l0     2
   16:r119 l0     2   15:r120 l0     2   13:r121 l0     3   12:r122 l0     3
   17:r124 l0     2   10:r125 l0     3    1:r126 l0     4   29:r128 l0     1
   26:r129 l0   mem   27:r132 l0     3   28:r133 l0     2   25:r134 l0     2
   24:r135 l0     3   14:r138 l0     3   11:r144 l0     2    3:r145 l0     6
    9:r149 l0     2    8:r151 l0     3    7:r157 l0     2    6:r159 l0     3
    5:r161 l0     2    4:r163 l0     3    0:r170 l0     5   22:r171 l0   mem
   30:r172 l0     0   23:r173 l0     0    2:r174 l0     0
New iteration of spill/restore move
+++Costs: overall 13564, reg -37396, mem 50960, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,8u} r12={12d} r13={1d,14u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,1u} r101={6d} r102={1d,23u,5e} r103={1d,7u} r104={6d} r105={6d} r106={6d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d} r125={1d} r126={1d,3u,1e} r128={1d,6u} r129={1d,2u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r135={1d,1u} r138={1d,6u} r144={1d,1u} r145={1d,4u} r149={1d,1u} r151={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r170={1d,12u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} 
;;    total ref usage 678{552d,119u,7e} in 110{104 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 170 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":94:3 -1
     (nil))
(insn 170 6 8 2 (set (reg:SI 172)
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(insn 8 170 2 2 (set (reg:SI 128)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 2 8 15 2 (set (reg/v/f:SI 126 [ hadc ])
        (reg:SI 172)) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 15 2 17 2 (set (reg/f:SI 129)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))) "../Core/Src/stm32g4xx_hal_msp.c":95:28 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))
(insn 17 15 18 2 (set (reg:SI 2 r2)
        (const_int 84 [0x54])) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 9 2 (set (reg:SI 1 r1)
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 9 18 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -100 [0xffffffffffffff9c])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -96 [0xffffffffffffffa0])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -92 [0xffffffffffffffa4])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -88 [0xffffffffffffffa8])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 14 13 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":95:3 -1
     (nil))
(insn 7 14 19 2 (set (reg/f:SI 171)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -104 [0xffffffffffffff98]))) "../Core/Src/stm32g4xx_hal_msp.c":94:20 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -104 [0xffffffffffffff98]))
        (nil)))
(insn 19 7 20 2 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))
(call_insn 20 19 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":95:28 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 129)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 22 20 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":96:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 132)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 24 23 25 2 (set (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 126 [ hadc ]) [4 hadc_18(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 126 [ hadc ]) [4 hadc_18(D)->Instance+0 S4 A32])
        (nil)))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
            (reg:SI 132))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 132)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 151)
(note 27 26 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 27 40 3 NOTE_INSN_DELETED)
(note 40 38 28 3 NOTE_INSN_DELETED)
(debug_insn 28 40 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":103:5 -1
     (nil))
(insn 29 28 32 3 (set (reg:SI 134)
        (const_int 65536 [0x10000])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 32 29 36 3 (set (reg:SI 135)
        (const_int -2147483648 [0xffffffff80000000])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -2147483648 [0xffffffff80000000])
        (nil)))
(insn 36 32 30 3 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac]))
            (nil))))
(insn 30 36 31 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac])) [1 PeriphClkInit.PeriphClockSelection+0 S4 A32])
        (reg:SI 134)) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 31 30 33 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":104:5 -1
     (nil))
(insn 33 31 34 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 PeriphClkInit.Adc345ClockSelection+0 S4 A32])
        (reg:SI 135)) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":105:5 -1
     (nil))
(call_insn 37 34 171 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 171 37 41 3 (set (reg:SI 173)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 41 171 42 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 173)
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 45)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":107:7 -1
     (nil))
(call_insn 44 43 45 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":107:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 45 44 46 5 8 (nil) [1 uses])
(note 46 45 132 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 132 46 134 5 NOTE_INSN_DELETED)
(note 134 132 47 5 NOTE_INSN_DELETED)
(debug_insn 47 134 48 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 50 49 89 5 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 89 50 51 5 (set (reg:SI 1 r1)
        (reg/f:SI 171)) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98]))
            (nil))))
(insn 51 89 52 5 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 5 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 54 52 55 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 55 54 57 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 57 55 58 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 59 58 60 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 124 [ vol.2_25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 124 [ vol.2_25 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 65 64 67 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 67 65 68 5 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 73 71 74 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 74 73 75 5 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 75 74 76 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 76 75 93 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 93 76 84 5 (set (reg/f:SI 170)
        (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 84 93 90 5 (set (reg:SI 145)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 90 84 81 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 90 82 5 (set (reg:DI 144)
        (const_int 12884951040 [0x30000c000])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 12884951040 [0x30000c000])
        (nil)))
(insn 82 81 77 5 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 144)) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 144)
        (nil)))
(insn 77 82 78 5 (set (reg:SI 125 [ vol.3_28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 125 [ vol.3_28 ])
        (nil)))
(debug_insn 78 77 79 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":118:5 -1
     (nil))
(debug_insn 80 79 83 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":119:5 -1
     (nil))
(debug_insn 83 80 85 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":120:5 -1
     (nil))
(insn 85 83 86 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -96 [0xffffffffffffffa0])) [1 GPIO_InitStruct.Pull+0 S4 A64])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 91 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":121:5 -1
     (nil))
(call_insn 91 86 92 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":121:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 92 91 94 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":125:5 -1
     (nil))
(insn 94 92 98 5 (set (reg:SI 149)
        (const_int 1073872904 [0x40020008])) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073872904 [0x40020008])
        (nil)))
(insn 98 94 95 5 (set (reg:SI 151)
        (const_int 38 [0x26])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 38 [0x26])
        (nil)))
(insn 95 98 96 5 (set (mem/f/c:SI (reg/f:SI 170) [13 hdma_adc4.Instance+0 S4 A32])
        (reg:SI 149)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 96 95 99 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":126:5 -1
     (nil))
(insn 99 96 100 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 4 [0x4])) [1 hdma_adc4.Init.Request+0 S4 A32])
        (reg:SI 151)) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 100 99 110 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":127:5 -1
     (nil))
(insn 110 100 114 5 (set (reg:SI 157)
        (const_int 128 [0x80])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 114 110 103 5 (set (reg:SI 159)
        (const_int 256 [0x100])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 103 114 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 8 [0x8])) [1 hdma_adc4.Init.Direction+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":127:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 107 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":128:5 -1
     (nil))
(insn 107 104 108 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 12 [0xc])) [1 hdma_adc4.Init.PeriphInc+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":128:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 108 107 111 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":129:5 -1
     (nil))
(insn 111 108 112 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [1 hdma_adc4.Init.MemInc+0 S4 A32])
        (reg:SI 157)) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 112 111 115 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":130:5 -1
     (nil))
(insn 115 112 116 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 20 [0x14])) [1 hdma_adc4.Init.PeriphDataAlignment+0 S4 A32])
        (reg:SI 159)) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 116 115 118 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":131:5 -1
     (nil))
(insn 118 116 122 5 (set (reg:SI 161)
        (const_int 1024 [0x400])) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1024 [0x400])
        (nil)))
(insn 122 118 119 5 (set (reg:SI 163)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 119 122 120 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 24 [0x18])) [1 hdma_adc4.Init.MemDataAlignment+0 S4 A32])
        (reg:SI 161)) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 120 119 123 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":132:5 -1
     (nil))
(insn 123 120 124 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 28 [0x1c])) [1 hdma_adc4.Init.Mode+0 S4 A32])
        (reg:SI 163)) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 124 123 130 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":133:5 -1
     (nil))
(insn 130 124 127 5 (set (reg:SI 0 r0)
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 127 130 128 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 32 [0x20])) [1 hdma_adc4.Init.Priority+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":133:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 128 127 131 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":134:5 -1
     (nil))
(call_insn 131 128 172 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 172 131 135 5 (set (reg:SI 174)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 135 172 136 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 174)
                        (const_int 0 [0]))
                    (label_ref:SI 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 139)
(note 136 135 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":136:7 -1
     (nil))
(call_insn 138 137 139 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":136:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 139 138 140 7 9 (nil) [1 uses])
(note 140 139 141 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(debug_insn 142 141 144 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 144 142 145 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_18(D)->DMA_Handle+0 S4 A32])
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 147 145 150 7 (set (mem/f/c:SI (plus:SI (reg/f:SI 170)
                (const_int 40 [0x28])) [16 hdma_adc4.Parent+0 S4 A32])
        (reg/v/f:SI 126 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hadc ])
            (nil))))
(debug_insn 150 147 151 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(code_label 151 150 152 8 6 (nil) [1 uses])
(note 152 151 177 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 177 152 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspDeInit (HAL_ADC_MspDeInit, funcdef_no=1440, decl_uid=8610, cgraph_uid=1444, symbol_order=1450)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 124 uninteresting
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 3 def dominates all uses has unique first use
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Found def insn 14 for 114 to be not moveable
Ignoring reg 118 with equiv init insn
Ignoring reg 120 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 13 (nil))

Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:47610,47610 VFP_LO_REGS:47610,47610 ALL_REGS:47610,47610 MEM:31740,31740
  a1(r120,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:7830,7830 VFP_LO_REGS:7830,7830 ALL_REGS:7830,7830 MEM:5220,5220
  a2(r115,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a6(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 26(l0): point = 1
   Insn 25(l0): point = 3
   Insn 22(l0): point = 5
   Insn 17(l0): point = 7
   Insn 15(l0): point = 9
   Insn 20(l0): point = 11
   Insn 14(l0): point = 13
   Insn 21(l0): point = 15
   Insn 13(l0): point = 17
   Insn 10(l0): point = 20
   Insn 9(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 2(l0): point = 28
   Insn 32(l0): point = 30
 a0(r117): [4..28]
 a1(r120): [8..17]
 a2(r115): [8..9]
 a3(r114): [10..13]
 a4(r118): [23..26]
 a5(r119): [23..24]
 a6(r124): [29..30]
Compressing live ranges: from 33 to 8 - 24%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r120): [0..3]
 a2(r115): [0..1]
 a3(r114): [2..3]
 a4(r118): [4..5]
 a5(r119): [4..5]
 a6(r124): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r117,l0) conflicts: a2(r115,l0) a1(r120,l0) a3(r114,l0) a4(r118,l0) a5(r119,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a1(r120,l0) conflicts: a2(r115,l0) a0(r117,l0) a3(r114,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a2(r115,l0) conflicts: a1(r120,l0) a0(r117,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a3(r114,l0) conflicts: a1(r120,l0) a0(r117,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a4(r118,l0) conflicts: a0(r117,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a0(r117,l0) a4(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r124,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r115)<->a3(r114)@21:shuffle
  cp1:a0(r117)<->a6(r124)@1000:move
  pref0:a6(r124)<-hr0@2000
  regions=1, blocks=5, points=8
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r117 1r120 2r115 3r114 4r118 5r119 6r124
    modified regnos: 114 115 117 118 119 120 124
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@156000
          2:( 2-12 14)@24360
            3:( 2-11)@63480
      Allocno a0r117 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a1r120 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a6r124 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a0r117-a6r124 (freq=1000):
        Result (freq=4174): a0r117(2174) a6r124(2000)
      Forming thread by copy 0:a2r115-a3r114 (freq=21):
        Result (freq=696): a2r115(348) a3r114(348)
      Pushing a1(r120,l0)(cost 0)
      Pushing a3(r114,l0)(cost 0)
      Pushing a2(r115,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Popping a0(r117,l0)  -- assign reg 4
      Popping a6(r124,l0)  -- assign reg 0
      Popping a4(r118,l0)  -- assign reg 3
      Popping a5(r119,l0)  -- assign reg 2
      Popping a2(r115,l0)  -- assign reg 3
      Popping a3(r114,l0)  -- assign reg 3
      Popping a1(r120,l0)  -- assign reg 2
Disposition:
    3:r114 l0     3    2:r115 l0     3    0:r117 l0     4    4:r118 l0     3
    5:r119 l0     2    1:r120 l0     2    6:r124 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r117={1d,2u,1e} r118={1d,1u} r119={1d,1u,1e} r120={1d,2u} r124={1d,1u} 
;;    total ref usage 231{198d,31u,2e} in 19{17 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":156:3 -1
     (nil))
(insn 32 6 2 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(insn 2 32 7 2 (set (reg/v/f:SI 117 [ hadc ])
        (reg:SI 124)) "../Core/Src/stm32g4xx_hal_msp.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 118)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 117 [ hadc ]) [4 hadc_7(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 117 [ hadc ]) [4 hadc_7(D)->Instance+0 S4 A32])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
            (reg:SI 118))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 118)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 30)
(note 11 10 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 24 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":162:5 -1
     (nil))
(insn 13 12 21 3 (set (reg/f:SI 120)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 21 13 14 3 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 3 (set (reg:SI 1 r1)
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Core/Src/stm32g4xx_hal_msp.c":162:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":168:5 -1
     (nil))
(call_insn 22 18 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":168:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 25 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":171:5 -1
     (nil))
(insn 25 23 26 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_7(D)->DMA_Handle+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hadc ])
        (nil)))
(call_insn/j 26 25 27 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>) [0 HAL_DMA_DeInit S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":171:5 293 {*sibcall_value_insn}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 27 26 30)
(code_label 30 27 31 4 22 (nil) [1 uses])
(note 31 30 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 31 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=1441, decl_uid=8704, cgraph_uid=1445, symbol_order=1451)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting (no unique first use)
Ignoring reg 120 with equiv init insn
Found def insn 32 for 125 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 15 (nil))

Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a3(r122,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:18000,18000 VFP_LO_REGS:18000,18000 ALL_REGS:18000,18000 MEM:12000,12000
  a4(r115,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a5(r114,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a6(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 26(l0): point = 1
   Insn 24(l0): point = 3
   Insn 23(l0): point = 5
   Insn 22(l0): point = 7
   Insn 19(l0): point = 9
   Insn 17(l0): point = 11
   Insn 16(l0): point = 13
   Insn 15(l0): point = 15
   Insn 10(l0): point = 18
   Insn 9(l0): point = 20
   Insn 8(l0): point = 22
   Insn 7(l0): point = 24
   Insn 32(l0): point = 26
 a0(r118): [1..1]
 a1(r117): [4..5]
 a2(r116): [6..7]
 a3(r122): [8..15]
 a4(r115): [10..11]
 a5(r114): [12..13]
 a6(r120): [21..24]
 a7(r121): [21..22]
 a8(r125): [23..26]
Compressing live ranges: from 29 to 13 - 44%
Ranges after the compression:
 a0(r118): [0..0]
 a1(r117): [1..2]
 a2(r116): [3..4]
 a3(r122): [5..8]
 a4(r115): [5..6]
 a5(r114): [7..8]
 a6(r120): [9..12]
 a7(r121): [9..10]
 a8(r125): [11..12]
+++Allocating 48 bytes for conflict table (uncompressed size 72)
;; a0(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a4(r115,l0) a5(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a3(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r114,l0) conflicts: a3(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a7(r121,l0) a8(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r121,l0) conflicts: a6(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r125,l0) conflicts: a6(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r115)<->a5(r114)@37:shuffle
  cp1:a1(r117)<->a2(r116)@37:shuffle
  pref0:a8(r125)<-hr0@2000
  regions=1, blocks=5, points=13
    allocnos=9 (big 0), copies=2, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r118 1r117 2r116 3r122 4r115 5r114 6r120 7r121 8r125
    modified regnos: 114 115 116 117 118 120 121 122 125
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@274000
      Allocno a0r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a4r115-a5r114 (freq=37):
        Result (freq=1200): a4r115(600) a5r114(600)
      Forming thread by copy 1:a1r117-a2r116 (freq=37):
        Result (freq=1200): a1r117(600) a2r116(600)
      Pushing a0(r118,l0)(cost 0)
      Pushing a5(r114,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Pushing a3(r122,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a8(r125,l0)(cost 0)
      Pushing a7(r121,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Popping a6(r120,l0)  -- assign reg 3
      Popping a7(r121,l0)  -- assign reg 2
      Popping a8(r125,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
      Popping a3(r122,l0)  -- assign reg 3
      Popping a4(r115,l0)  -- assign reg 2
      Popping a5(r114,l0)  -- assign reg 2
      Popping a0(r118,l0)  -- assign reg 3
Disposition:
    5:r114 l0     2    4:r115 l0     2    2:r116 l0     3    1:r117 l0     3
    0:r118 l0     3    6:r120 l0     3    7:r121 l0     2    3:r122 l0     3
    8:r125 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,6u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,1u,1e} r122={1d,3u} r125={1d,1u} 
;;    total ref usage 65{35d,29u,1e} in 20{20 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":187:3 -1
     (nil))
(insn 32 6 7 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 7 32 8 2 (set (reg:SI 120)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (mem/f:SI (reg:SI 125) [23 hcordic_8(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
            (reg:SI 120))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 120)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 26 25 29 3 (set (reg:SI 118 [ vol.4_11 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.4_11 ])
        (nil)))
(debug_insn 29 26 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(code_label 30 29 31 4 30 (nil) [1 uses])
(note 31 30 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 31 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=1442, decl_uid=8706, cgraph_uid=1446, symbol_order=1452)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Ignoring reg 117 with equiv init insn
Found def insn 22 for 121 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 13 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:13500,13500 VFP_LO_REGS:13500,13500 ALL_REGS:13500,13500 MEM:9000,9000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a3(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r121,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 17(l0): point = 1
   Insn 15(l0): point = 3
   Insn 14(l0): point = 5
   Insn 13(l0): point = 7
   Insn 10(l0): point = 10
   Insn 9(l0): point = 12
   Insn 8(l0): point = 14
   Insn 7(l0): point = 16
   Insn 22(l0): point = 18
 a0(r119): [2..7]
 a1(r115): [2..3]
 a2(r114): [4..5]
 a3(r117): [13..16]
 a4(r118): [13..14]
 a5(r121): [15..18]
Compressing live ranges: from 21 to 8 - 38%
Ranges after the compression:
 a0(r119): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r117): [4..7]
 a4(r118): [4..5]
 a5(r121): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r119,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r117,l0) conflicts: a4(r118,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r118,l0) conflicts: a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@37:shuffle
  pref0:a5(r121)<-hr0@2000
  regions=1, blocks=5, points=8
    allocnos=6 (big 0), copies=1, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r119 1r115 2r114 3r117 4r118 5r121
    modified regnos: 114 115 117 118 119 121
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@238000
      Allocno a0r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=37):
        Result (freq=1200): a1r115(600) a2r114(600)
      Pushing a0(r119,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a3(r117,l0)(cost 0)
      Popping a3(r117,l0)  -- assign reg 3
      Popping a4(r118,l0)  -- assign reg 2
      Popping a5(r121,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r119,l0)  -- assign reg 2
Disposition:
    2:r114 l0     3    1:r115 l0     3    3:r117 l0     3    4:r118 l0     2
    0:r119 l0     2    5:r121 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 57{32d,24u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":209:3 -1
     (nil))
(insn 22 6 7 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 7 22 8 2 (set (reg:SI 117)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (mem/f:SI (reg:SI 121) [23 hcordic_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":215:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":215:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(code_label 20 17 21 4 39 (nil) [1 uses])
(note 21 20 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspInit (HAL_SPI_MspInit, funcdef_no=1443, decl_uid=9054, cgraph_uid=1447, symbol_order=1453)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 125: def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 129: local to bb 3 def dominates all uses has unique first use
Reg 135: local to bb 3 def dominates all uses has unique first use
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 122 uninteresting (no unique first use)
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120: local to bb 3 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 136: local to bb 3 def dominates all uses has unique first use
Reg 123 uninteresting (no unique first use)
Found def insn 24 for 114 to be not moveable
Found def insn 46 for 120 to be not moveable
Reg 125 not local to one basic block
Ignoring reg 127 with equiv init insn
Ignoring reg 129 with equiv init insn
Ignoring reg 135 with equiv init insn
Ignoring reg 136 with equiv init insn
Found def insn 71 for 139 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 54 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 59 (nil))
Reg 125 has equivalence, initial gains 4000

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a13 (r125,l0) best NO_REGS, allocno NO_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r136,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a1(r123,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a4(r135,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:5220,5220 MEM:3480,3480
  a5(r129,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:18270,18270 VFP_LO_REGS:18270,18270 ALL_REGS:18270,18270 MEM:12180,12180
  a6(r119,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a7(r118,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a8(r122,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a9(r117,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a10(r116,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a11(r115,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a12(r114,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a13(r125,l0) costs: GENERAL_REGS:2348,2348 VFP_D0_D7_REGS:82220,82220 VFP_LO_REGS:82220,82220 ALL_REGS:79610,79610 MEM:55480,55480
  a14(r127,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r128,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a16(r126,l0) costs: LO_REGS:0,0 HI_REGS:10000,10000 CALLER_SAVE_REGS:10000,10000 EVEN_REG:10000,10000 GENERAL_REGS:10000,10000 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a17(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 66(l0): point = 1
   Insn 60(l0): point = 3
   Insn 50(l0): point = 5
   Insn 65(l0): point = 7
   Insn 59(l0): point = 9
   Insn 48(l0): point = 11
   Insn 47(l0): point = 13
   Insn 55(l0): point = 15
   Insn 46(l0): point = 17
   Insn 43(l0): point = 19
   Insn 41(l0): point = 21
   Insn 40(l0): point = 23
   Insn 34(l0): point = 25
   Insn 32(l0): point = 27
   Insn 31(l0): point = 29
   Insn 30(l0): point = 31
   Insn 27(l0): point = 33
   Insn 25(l0): point = 35
   Insn 64(l0): point = 37
   Insn 24(l0): point = 39
   Insn 54(l0): point = 41
   Insn 23(l0): point = 43
   Insn 18(l0): point = 46
   Insn 17(l0): point = 48
   Insn 13(l0): point = 50
   Insn 12(l0): point = 52
   Insn 11(l0): point = 54
   Insn 10(l0): point = 56
   Insn 9(l0): point = 58
   Insn 8(l0): point = 60
   Insn 16(l0): point = 62
   Insn 15(l0): point = 64
   Insn 7(l0): point = 66
   Insn 71(l0): point = 68
 a0(r136): [4..9]
 a1(r123): [5..5]
 a2(r121): [12..13]
 a3(r120): [14..17]
 a4(r135 [0]): [16..41]
 a4(r135 [1]): [16..41]
 a5(r129): [18..43]
 a6(r119): [20..21]
 a7(r118): [22..23]
 a8(r122): [25..25]
 a9(r117): [28..29]
 a10(r116): [30..31]
 a11(r115): [34..35]
 a12(r114): [36..39]
 a13(r125): [38..66]
 a14(r127): [49..64]
 a15(r128): [49..62]
 a16(r126): [51..60]
 a17(r139): [63..68]
Compressing live ranges: from 71 to 24 - 33%
Ranges after the compression:
 a0(r136): [0..2]
 a1(r123): [1..1]
 a2(r121): [3..4]
 a3(r120): [5..6]
 a4(r135 [0]): [5..19]
 a4(r135 [1]): [5..19]
 a5(r129): [7..19]
 a6(r119): [7..8]
 a7(r118): [9..10]
 a8(r122): [11..11]
 a9(r117): [12..13]
 a10(r116): [14..15]
 a11(r115): [16..17]
 a12(r114): [18..19]
 a13(r125): [18..23]
 a14(r127): [20..23]
 a15(r128): [20..21]
 a16(r126): [20..21]
 a17(r139): [22..23]
+++Allocating 144 bytes for conflict table (uncompressed size 152)
;; a0(r136,l0) conflicts: a1(r123,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a1(r123,l0) conflicts: a0(r136,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a2(r121,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a4(r135,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r119,l0) a5(r129,l0) a7(r118,l0) a8(r122,l0) a9(r117,l0) a10(r116,l0) a11(r115,l0) a12(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


;;   subobject 1: a3(r120,l0) a6(r119,l0) a5(r129,l0) a7(r118,l0) a8(r122,l0) a9(r117,l0) a10(r116,l0) a11(r115,l0) a12(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a5(r129,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a6(r119,l0) a7(r118,l0) a8(r122,l0) a9(r117,l0) a10(r116,l0) a11(r115,l0) a12(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a6(r119,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a7(r118,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a8(r122,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a9(r117,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a10(r116,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a11(r115,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a12(r114,l0) conflicts: a4(r135,w0,l0) a4(r135,w1,l0) a5(r129,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a13(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r127,l0) conflicts: a15(r128,l0) a16(r126,l0) a17(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r128,l0) conflicts: a16(r126,l0) a14(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r126,l0) conflicts: a15(r128,l0) a14(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r139,l0) conflicts: a14(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r115)<->a12(r114)@21:shuffle
  cp1:a9(r117)<->a10(r116)@21:shuffle
  cp2:a6(r119)<->a7(r118)@21:shuffle
  cp3:a2(r121)<->a3(r120)@21:shuffle
  pref0:a17(r139)<-hr0@2000
  regions=1, blocks=5, points=24
    allocnos=18 (big 1), copies=4, conflicts=0, ranges=19

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r136 1r123 2r121 3r120 4r135 5r129 6r119 7r118 8r122 9r117 10r116 11r115 12r114 13r125 14r127 15r128 16r126 17r139
    modified regnos: 114 115 116 117 118 119 120 121 122 123 125 126 127 128 129 135 136 139
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
          2:( 0 2-12 14)@83520
            3:( 2-12 14)@10440
      Spill a13(r125,l0)
      Allocno a0r136 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a1r123 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a4r135 of ALL_REGS(46) has 44 avail. regs  0 2-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  1 13 15 48-106),  obj 1 (confl regs =  1 13 15 48-106)
      Allocno a5r129 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a7r118 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a8r122 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a9r117 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a10r116 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a11r115 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a12r114 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a14r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r139 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a11r115-a12r114 (freq=21):
        Result (freq=696): a11r115(348) a12r114(348)
      Forming thread by copy 1:a9r117-a10r116 (freq=21):
        Result (freq=696): a9r117(348) a10r116(348)
      Forming thread by copy 2:a6r119-a7r118 (freq=21):
        Result (freq=696): a6r119(348) a7r118(348)
      Forming thread by copy 3:a2r121-a3r120 (freq=21):
        Result (freq=696): a2r121(348) a3r120(348)
      Pushing a8(r122,l0)(cost 0)
      Pushing a1(r123,l0)(cost 0)
      Pushing a4(r135,l0)(cost 0)
      Pushing a0(r136,l0)(cost 0)
      Pushing a12(r114,l0)(cost 0)
      Pushing a11(r115,l0)(cost 0)
      Pushing a10(r116,l0)(cost 0)
      Pushing a9(r117,l0)(cost 0)
      Pushing a7(r118,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a5(r129,l0)(cost 0)
      Pushing a17(r139,l0)(cost 0)
      Pushing a15(r128,l0)(cost 0)
      Pushing a14(r127,l0)(cost 0)
      Pushing a16(r126,l0)(cost 0)
      Popping a16(r126,l0)  -- assign reg 3
      Popping a14(r127,l0)  -- assign reg 2
      Popping a15(r128,l0)  -- assign reg 1
      Popping a17(r139,l0)  -- assign reg 0
      Popping a5(r129,l0)  -- assign reg 3
      Popping a2(r121,l0)  -- assign reg 3
      Popping a3(r120,l0)  -- assign reg 3
      Popping a6(r119,l0)  -- assign reg 2
      Popping a7(r118,l0)  -- assign reg 2
      Popping a9(r117,l0)  -- assign reg 2
      Popping a10(r116,l0)  -- assign reg 2
      Popping a11(r115,l0)  -- assign reg 2
      Popping a12(r114,l0)  -- assign reg 2
      Popping a0(r136,l0)  -- assign reg 3
      Popping a4(r135,l0)  -- assign reg 30
      Popping a1(r123,l0)  -- assign reg 2
      Popping a8(r122,l0)  -- assign reg 2
Disposition:
   12:r114 l0     2   11:r115 l0     2   10:r116 l0     2    9:r117 l0     2
    7:r118 l0     2    6:r119 l0     2    3:r120 l0     3    2:r121 l0     3
    8:r122 l0     2    1:r123 l0     2   13:r125 l0   mem   16:r126 l0     3
   14:r127 l0     2   15:r128 l0     1    5:r129 l0     3    4:r135 l0    30
    0:r136 l0     3   17:r139 l0     0
New iteration of spill/restore move
+++Costs: overall 27480, reg -28000, mem 55480, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,2e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d} r123={1d} r125={1d,5u} r126={1d,5u} r127={1d,1u} r128={1d,1u,1e} r129={1d,6u} r135={1d,1u} r136={1d,1u} r139={1d,1u} 
;;    total ref usage 187{127d,57u,3e} in 54{53 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 71 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":231:3 -1
     (nil))
(insn 71 6 7 2 (set (reg:SI 139)
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":230:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(insn 7 71 15 2 (set (reg/f:SI 125)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":231:20 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 15 7 16 2 (set (reg:SI 127)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 16 15 8 2 (set (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (mem/f:SI (reg:SI 139) [6 hspi_13(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 8 16 9 2 (set (reg:SI 126)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":232:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
            (reg:SI 127))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 127)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 69)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 23 22 54 3 (set (reg/f:SI 129)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 54 23 24 3 (set (reg:DI 135)
        (const_int 8589934620 [0x20000001c])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934620 [0x20000001c])
        (nil)))
(insn 24 54 64 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 24 25 3 (set (reg:SI 1 r1)
        (reg/f:SI 125)) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 25 64 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 122 [ vol.5_16 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.5_16 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 46 44 55 3 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 55 46 47 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 135)) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 135)
        (nil)))
(insn 47 55 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 59 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 59 49 65 3 (set (reg:SI 136)
        (const_int 5 [0x5])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 65 59 50 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 65 51 3 (set (reg:SI 123 [ vol.6_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 123 [ vol.6_19 ])
        (nil)))
(debug_insn 51 50 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":246:5 -1
     (nil))
(debug_insn 53 52 56 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":247:5 -1
     (nil))
(debug_insn 56 53 57 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":248:5 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":249:5 -1
     (nil))
(debug_insn 58 57 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":250:5 -1
     (nil))
(insn 60 58 61 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 136)) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 61 60 66 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":251:5 -1
     (nil))
(call_insn 66 61 69 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":251:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 69 66 70 4 44 (nil) [1 uses])
(note 70 69 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 70 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspDeInit (HAL_SPI_MspDeInit, funcdef_no=1444, decl_uid=9056, cgraph_uid=1448, symbol_order=1454)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Found def insn 14 for 114 to be not moveable
Ignoring reg 117 with equiv init insn
Ignoring reg 119 with equiv init insn
Found def insn 28 for 122 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 1 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 13 (nil))

Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:7830,7830 VFP_LO_REGS:7830,7830 ALL_REGS:7830,7830 MEM:5220,5220
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a3(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 22(l0): point = 1
   Insn 17(l0): point = 3
   Insn 15(l0): point = 5
   Insn 20(l0): point = 7
   Insn 14(l0): point = 9
   Insn 21(l0): point = 11
   Insn 13(l0): point = 13
   Insn 10(l0): point = 16
   Insn 9(l0): point = 18
   Insn 8(l0): point = 20
   Insn 7(l0): point = 22
   Insn 28(l0): point = 24
 a0(r119): [4..13]
 a1(r115): [4..5]
 a2(r114): [6..9]
 a3(r117): [19..22]
 a4(r118): [19..20]
 a5(r122): [21..24]
Compressing live ranges: from 27 to 8 - 29%
Ranges after the compression:
 a0(r119): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r117): [4..7]
 a4(r118): [4..5]
 a5(r122): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r119,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a1(r115,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a2(r114,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a3(r117,l0) conflicts: a4(r118,l0) a5(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r118,l0) conflicts: a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r122,l0) conflicts: a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@21:shuffle
  pref0:a5(r122)<-hr0@2000
  regions=1, blocks=5, points=8
    allocnos=6 (big 0), copies=1, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r119 1r115 2r114 3r117 4r118 5r122
    modified regnos: 114 115 117 118 119 122
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@196000
          2:( 2-12 14)@24360
      Allocno a0r119 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a3r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r122 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=21):
        Result (freq=696): a1r115(348) a2r114(348)
      Pushing a0(r119,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a5(r122,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a3(r117,l0)(cost 0)
      Popping a3(r117,l0)  -- assign reg 3
      Popping a4(r118,l0)  -- assign reg 2
      Popping a5(r122,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r119,l0)  -- assign reg 2
Disposition:
    2:r114 l0     3    1:r115 l0     3    3:r117 l0     3    4:r118 l0     2
    0:r119 l0     2    5:r122 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} r122={1d,1u} 
;;    total ref usage 143{115d,27u,1e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 28 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":268:3 -1
     (nil))
(insn 28 6 7 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":267:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(insn 7 28 8 2 (set (reg:SI 117)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (mem/f:SI (reg:SI 122) [6 hspi_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 26)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 26)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":274:5 -1
     (nil))
(insn 13 12 21 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 21 13 14 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 3 (set (reg:SI 1 r1)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Core/Src/stm32g4xx_hal_msp.c":274:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":281:5 -1
     (nil))
(call_insn/j 22 18 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":281:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 23 22 26)
(code_label 26 23 27 4 50 (nil) [1 uses])
(note 27 26 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 32 27 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspInit (HAL_TIM_Base_MspInit, funcdef_no=1445, decl_uid=9622, cgraph_uid=1449, symbol_order=1455)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Will split live ranges of parameters at BB 5
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 128 uninteresting (no unique first use)
Reg 134: local to bb 5 def dominates all uses has unique first use
Reg 118: local to bb 5 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120: local to bb 5 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 127 uninteresting (no unique first use)
Reg 137 uninteresting
Reg 138 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting (no unique first use)
Found def insn 40 for 118 to be not moveable
Found def insn 46 for 120 to be not moveable
Ignoring reg 130 with equiv init insn
Ignoring reg 134 with equiv init insn
Found def insn 88 for 141 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 130: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 64 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 71 (nil))

Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:2595,2595 VFP_LO_REGS:2595,2595 ALL_REGS:2595,2595 MEM:1730,1730
  a1(r125,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a2(r124,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a3(r138,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:10380,10380 VFP_LO_REGS:10380,10380 ALL_REGS:10380,10380 MEM:6920,6920
  a4(r123,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a5(r122,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a6(r137,l0) costs: LO_REGS:0,0 HI_REGS:1156,1156 CALLER_SAVE_REGS:1156,1156 EVEN_REG:1156,1156 GENERAL_REGS:1156,1156 VFP_D0_D7_REGS:17340,17340 VFP_LO_REGS:17340,17340 ALL_REGS:17340,17340 MEM:11560,11560
  a7(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49170,49170 VFP_LO_REGS:49170,49170 ALL_REGS:49170,49170 MEM:32780,32780
  a8(r127,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a9(r121,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a10(r120,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a11(r134,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:7320,7320 VFP_LO_REGS:7320,7320 ALL_REGS:7320,7320 MEM:4880,4880
  a12(r119,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a13(r118,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a14(r128,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a15(r117,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a16(r116,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a17(r131,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:18000,18000 VFP_LO_REGS:18000,18000 ALL_REGS:18000,18000 MEM:12000,12000
  a18(r115,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a19(r114,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a20(r130,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a21(r141,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 82(l0): point = 1
   Insn 80(l0): point = 3
   Insn 79(l0): point = 5
   Insn 78(l0): point = 7
   Insn 75(l0): point = 9
   Insn 73(l0): point = 11
   Insn 72(l0): point = 13
   Insn 71(l0): point = 15
   Insn 66(l0): point = 18
   Insn 65(l0): point = 20
   Insn 64(l0): point = 22
   Insn 59(l0): point = 25
   Insn 58(l0): point = 27
   Insn 56(l0): point = 29
   Insn 50(l0): point = 31
   Insn 48(l0): point = 33
   Insn 47(l0): point = 35
   Insn 54(l0): point = 37
   Insn 46(l0): point = 39
   Insn 43(l0): point = 41
   Insn 41(l0): point = 43
   Insn 55(l0): point = 45
   Insn 40(l0): point = 47
   Insn 53(l0): point = 49
   Insn 39(l0): point = 51
   Insn 34(l0): point = 54
   Insn 33(l0): point = 56
   Insn 89(l0): point = 59
   Insn 26(l0): point = 61
   Insn 24(l0): point = 63
   Insn 23(l0): point = 65
   Insn 22(l0): point = 67
   Insn 19(l0): point = 69
   Insn 17(l0): point = 71
   Insn 16(l0): point = 73
   Insn 15(l0): point = 75
   Insn 10(l0): point = 78
   Insn 9(l0): point = 80
   Insn 7(l0): point = 82
   Insn 8(l0): point = 84
   Insn 88(l0): point = 86
 a0(r126): [1..1]
 a1(r125): [4..5]
 a2(r124): [6..7]
 a3(r138): [8..15]
 a4(r123): [10..11]
 a5(r122): [12..13]
 a6(r137): [21..22]
 a7(r113): [78..82] [54..58] [21..24]
 a8(r127): [31..31]
 a9(r121): [34..35]
 a10(r120): [36..39]
 a11(r134): [40..51]
 a12(r119): [42..43]
 a13(r118): [44..47]
 a14(r128): [61..61]
 a15(r117): [64..65]
 a16(r116): [66..67]
 a17(r131): [68..75]
 a18(r115): [70..71]
 a19(r114): [72..73]
 a20(r130): [81..84]
 a21(r141): [83..86]
Compressing live ranges: from 89 to 35 - 39%
Ranges after the compression:
 a0(r126): [0..0]
 a1(r125): [1..2]
 a2(r124): [3..4]
 a3(r138): [5..8]
 a4(r123): [5..6]
 a5(r122): [7..8]
 a6(r137): [9..10]
 a7(r113): [31..32] [20..21] [9..10]
 a8(r127): [11..11]
 a9(r121): [12..13]
 a10(r120): [14..15]
 a11(r134): [16..19]
 a12(r119): [16..17]
 a13(r118): [18..19]
 a14(r128): [22..22]
 a15(r117): [23..24]
 a16(r116): [25..26]
 a17(r131): [27..30]
 a18(r115): [27..28]
 a19(r114): [29..30]
 a20(r130): [31..34]
 a21(r141): [33..34]
+++Allocating 152 bytes for conflict table (uncompressed size 176)
;; a0(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r124,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r138,l0) conflicts: a4(r123,l0) a5(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r123,l0) conflicts: a3(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r122,l0) conflicts: a3(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r137,l0) conflicts: a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a6(r137,l0) a20(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r127,l0) conflicts:
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2

;; a9(r121,l0) conflicts:
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2

;; a10(r120,l0) conflicts:
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2

;; a11(r134,l0) conflicts: a12(r119,l0) a13(r118,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2

;; a12(r119,l0) conflicts: a11(r134,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2

;; a13(r118,l0) conflicts: a11(r134,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2

;; a14(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r131,l0) conflicts: a18(r115,l0) a19(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r115,l0) conflicts: a17(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r114,l0) conflicts: a17(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r130,l0) conflicts: a7(r113,l0) a21(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r141,l0) conflicts: a20(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r123)<->a5(r122)@21:shuffle
  cp1:a1(r125)<->a2(r124)@21:shuffle
  cp2:a12(r119)<->a13(r118)@15:shuffle
  cp3:a9(r121)<->a10(r120)@15:shuffle
  cp4:a18(r115)<->a19(r114)@37:shuffle
  cp5:a15(r117)<->a16(r116)@37:shuffle
  pref0:a21(r141)<-hr0@2000
  regions=1, blocks=9, points=35
    allocnos=22 (big 0), copies=6, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r126 1r125 2r124 3r138 4r123 5r122 6r137 7r113 8r127 9r121 10r120 11r134 12r119 13r118 14r128 15r117 16r116 17r131 18r115 19r114 20r130 21r141
    modified regnos: 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 130 131 134 137 138 141
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@367660
          2:( 1 3-12 14)@19520
            3:( 3-12 14)@12200
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r127 of GENERAL_REGS(14) has 11 avail. regs  3-12 14, node:  3-12 14 (confl regs =  0-2 13 15-106)
      Allocno a9r121 of GENERAL_REGS(14) has 11 avail. regs  3-12 14, node:  3-12 14 (confl regs =  0-2 13 15-106)
      Allocno a10r120 of GENERAL_REGS(14) has 11 avail. regs  3-12 14, node:  3-12 14 (confl regs =  0-2 13 15-106)
      Allocno a11r134 of GENERAL_REGS(14) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15-106)
      Allocno a12r119 of GENERAL_REGS(14) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15-106)
      Allocno a13r118 of GENERAL_REGS(14) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15-106)
      Allocno a14r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a18r115-a19r114 (freq=37):
        Result (freq=1200): a18r115(600) a19r114(600)
      Forming thread by copy 5:a15r117-a16r116 (freq=37):
        Result (freq=1200): a15r117(600) a16r116(600)
      Forming thread by copy 0:a4r123-a5r122 (freq=21):
        Result (freq=692): a4r123(346) a5r122(346)
      Forming thread by copy 1:a1r125-a2r124 (freq=21):
        Result (freq=692): a1r125(346) a2r124(346)
      Forming thread by copy 2:a12r119-a13r118 (freq=15):
        Result (freq=488): a12r119(244) a13r118(244)
      Forming thread by copy 3:a9r121-a10r120 (freq=15):
        Result (freq=488): a9r121(244) a10r120(244)
      Pushing a8(r127,l0)(cost 0)
      Pushing a0(r126,l0)(cost 0)
      Pushing a14(r128,l0)(cost 0)
      Pushing a13(r118,l0)(cost 0)
      Pushing a12(r119,l0)(cost 0)
      Pushing a11(r134,l0)(cost 0)
      Pushing a10(r120,l0)(cost 0)
      Pushing a9(r121,l0)(cost 0)
      Pushing a5(r122,l0)(cost 0)
      Pushing a4(r123,l0)(cost 0)
      Pushing a3(r138,l0)(cost 0)
      Pushing a2(r124,l0)(cost 0)
      Pushing a1(r125,l0)(cost 0)
      Pushing a6(r137,l0)(cost 0)
      Pushing a19(r114,l0)(cost 0)
      Pushing a18(r115,l0)(cost 0)
      Pushing a17(r131,l0)(cost 0)
      Pushing a16(r116,l0)(cost 0)
      Pushing a15(r117,l0)(cost 0)
      Pushing a21(r141,l0)(cost 0)
      Pushing a20(r130,l0)(cost 0)
      Pushing a7(r113,l0)(cost 0)
      Popping a7(r113,l0)  -- assign reg 3
      Popping a20(r130,l0)  -- assign reg 2
      Popping a21(r141,l0)  -- assign reg 0
      Popping a15(r117,l0)  -- assign reg 3
      Popping a16(r116,l0)  -- assign reg 3
      Popping a17(r131,l0)  -- assign reg 3
      Popping a18(r115,l0)  -- assign reg 2
      Popping a19(r114,l0)  -- assign reg 2
      Popping a6(r137,l0)  -- assign reg 2
      Popping a1(r125,l0)  -- assign reg 3
      Popping a2(r124,l0)  -- assign reg 3
      Popping a3(r138,l0)  -- assign reg 3
      Popping a4(r123,l0)  -- assign reg 2
      Popping a5(r122,l0)  -- assign reg 2
      Popping a9(r121,l0)  -- assign reg 3
      Popping a10(r120,l0)  -- assign reg 3
      Popping a11(r134,l0)  -- assign reg 3
      Popping a12(r119,l0)  -- assign reg 1
      Popping a13(r118,l0)  -- assign reg 1
      Popping a14(r128,l0)  -- assign reg 3
      Popping a0(r126,l0)  -- assign reg 3
      Popping a8(r127,l0)  -- assign reg 3
Disposition:
    7:r113 l0     3   19:r114 l0     2   18:r115 l0     2   16:r116 l0     3
   15:r117 l0     3   13:r118 l0     1   12:r119 l0     1   10:r120 l0     3
    9:r121 l0     3    5:r122 l0     2    4:r123 l0     2    2:r124 l0     3
    1:r125 l0     3    0:r126 l0     3    8:r127 l0     3   14:r128 l0     3
   20:r130 l0     2   17:r131 l0     3   11:r134 l0     3    6:r137 l0     2
    3:r138 l0     3   21:r141 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,14u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d} r127={1d} r128={1d} r130={1d,1u} r131={1d,3u} r134={1d,3u} r137={1d,1u} r138={1d,3u} r141={1d,1u} 
;;    total ref usage 293{216d,75u,2e} in 64{62 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 88 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":298:3 -1
     (nil))
(insn 88 6 8 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":297:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(insn 8 88 7 2 (set (reg:SI 130)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":298:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 141) [7 htim_base_16(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":298:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 130))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 131)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 128 [ vol.7_27 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 128 [ vol.7_27 ])
        (nil)))
(debug_insn 27 26 89 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(jump_insn 89 27 90 3 (set (pc)
        (label_ref 86)) 284 {*arm_jump}
     (nil)
 -> 86)
(barrier 90 89 30)
(code_label 30 90 31 4 56 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":309:8 -1
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 61)
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 39 38 53 5 (set (reg/f:SI 134)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 53 39 40 5 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 53 55 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 40 41 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 55 43 5 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 5 (set (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 46 44 54 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 54 46 47 5 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 47 54 48 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 127 [ vol.8_22 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 127 [ vol.8_22 ])
        (nil)))
(debug_insn 51 50 52 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 52 51 56 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":317:5 -1
     (nil))
(call_insn 56 52 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":317:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 57 56 58 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":318:5 -1
     (nil))
(insn 58 57 59 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":318:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 59 58 60 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":318:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 60 59 61)
(code_label 61 60 62 6 58 (nil) [1 uses])
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":323:8 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 137)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":323:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 65 64 66 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 137))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 86)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 71 70 72 7 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 72 71 73 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 7 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 75 73 76 7 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 76 75 78 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 78 76 79 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 79 78 80 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 80 79 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 82 81 85 7 (set (reg:SI 126 [ vol.9_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 126 [ vol.9_19 ])
        (nil)))
(debug_insn 85 82 86 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(code_label 86 85 87 8 55 (nil) [2 uses])
(note 87 86 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 87 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_MspPostInit (HAL_TIM_MspPostInit, funcdef_no=1446, decl_uid=14116, cgraph_uid=1450, symbol_order=1456)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 124: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 117 uninteresting
Reg 128: local to bb 3 def dominates all uses has unique first use
Reg 118 uninteresting (no unique first use)
Found def insn 24 for 114 to be not moveable
Found def insn 30 for 116 to be not moveable
Reg 120 not local to one basic block
Ignoring reg 122 with equiv init insn
Ignoring reg 124 with equiv init insn
Ignoring reg 127 with equiv init insn
Ignoring reg 128 with equiv init insn
Found def insn 55 for 131 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 43 (nil))
Reg 120 has equivalence, initial gains 4000

Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a8 (r120,l0) best NO_REGS, allocno NO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a2(r117,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a3(r116,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a4(r127,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:5220,5220 MEM:3480,3480
  a5(r124,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:10440,10440 VFP_LO_REGS:10440,10440 ALL_REGS:10440,10440 MEM:6960,6960
  a6(r115,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a7(r114,l0) costs: LO_REGS:0,0 HI_REGS:348,348 CALLER_SAVE_REGS:348,348 EVEN_REG:348,348 GENERAL_REGS:348,348 VFP_D0_D7_REGS:5220,5220 VFP_LO_REGS:5220,5220 ALL_REGS:5220,5220 MEM:3480,3480
  a8(r120,l0) costs: GENERAL_REGS:2348,2348 VFP_D0_D7_REGS:82220,82220 VFP_LO_REGS:82220,82220 ALL_REGS:79610,79610 MEM:55480,55480
  a9(r122,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r121,l0) costs: LO_REGS:0,0 HI_REGS:10000,10000 CALLER_SAVE_REGS:10000,10000 EVEN_REG:10000,10000 GENERAL_REGS:10000,10000 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a12(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 50(l0): point = 1
   Insn 44(l0): point = 3
   Insn 34(l0): point = 5
   Insn 49(l0): point = 7
   Insn 43(l0): point = 9
   Insn 32(l0): point = 11
   Insn 31(l0): point = 13
   Insn 39(l0): point = 15
   Insn 30(l0): point = 17
   Insn 27(l0): point = 19
   Insn 25(l0): point = 21
   Insn 48(l0): point = 23
   Insn 24(l0): point = 25
   Insn 38(l0): point = 27
   Insn 23(l0): point = 29
   Insn 18(l0): point = 32
   Insn 17(l0): point = 34
   Insn 13(l0): point = 36
   Insn 12(l0): point = 38
   Insn 11(l0): point = 40
   Insn 10(l0): point = 42
   Insn 9(l0): point = 44
   Insn 8(l0): point = 46
   Insn 16(l0): point = 48
   Insn 15(l0): point = 50
   Insn 7(l0): point = 52
   Insn 55(l0): point = 54
 a0(r128): [4..9]
 a1(r118): [5..5]
 a2(r117): [12..13]
 a3(r116): [14..17]
 a4(r127 [0]): [16..27]
 a4(r127 [1]): [16..27]
 a5(r124): [18..29]
 a6(r115): [20..21]
 a7(r114): [22..25]
 a8(r120): [24..52]
 a9(r122): [35..50]
 a10(r123): [35..48]
 a11(r121): [37..46]
 a12(r131): [49..54]
Compressing live ranges: from 57 to 15 - 26%
Ranges after the compression:
 a0(r128): [0..2]
 a1(r118): [1..1]
 a2(r117): [3..4]
 a3(r116): [5..6]
 a4(r127 [0]): [5..10]
 a4(r127 [1]): [5..10]
 a5(r124): [7..10]
 a6(r115): [7..8]
 a7(r114): [9..10]
 a8(r120): [9..14]
 a9(r122): [11..14]
 a10(r123): [11..12]
 a11(r121): [11..12]
 a12(r131): [13..14]
+++Allocating 104 bytes for conflict table (uncompressed size 112)
;; a0(r128,l0) conflicts: a1(r118,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a1(r118,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a2(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r116,l0) conflicts: a4(r127,w0,l0) a4(r127,w1,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a4(r127,l0) conflicts:
;;   subobject 0: a3(r116,l0) a6(r115,l0) a5(r124,l0) a7(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


;;   subobject 1: a3(r116,l0) a6(r115,l0) a5(r124,l0) a7(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a5(r124,l0) conflicts: a4(r127,w0,l0) a4(r127,w1,l0) a6(r115,l0) a7(r114,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a6(r115,l0) conflicts: a4(r127,w0,l0) a4(r127,w1,l0) a5(r124,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a7(r114,l0) conflicts: a4(r127,w0,l0) a4(r127,w1,l0) a5(r124,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a8(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r122,l0) conflicts: a10(r123,l0) a11(r121,l0) a12(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a11(r121,l0) a9(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r121,l0) conflicts: a10(r123,l0) a9(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r131,l0) conflicts: a9(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r115)<->a7(r114)@21:shuffle
  cp1:a2(r117)<->a3(r116)@21:shuffle
  pref0:a12(r131)<-hr0@2000
  regions=1, blocks=5, points=15
    allocnos=13 (big 1), copies=2, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r128 1r118 2r117 3r116 4r127 5r124 6r115 7r114 8r120 9r122 10r123 11r121 12r131
    modified regnos: 114 115 116 117 118 120 121 122 123 124 127 128 131
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
          2:( 0 2-12 14)@41760
            3:( 2-12 14)@10440
      Spill a8(r120,l0)
      Allocno a0r128 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a3r116 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a4r127 of ALL_REGS(46) has 44 avail. regs  0 2-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  1 13 15 48-106),  obj 1 (confl regs =  1 13 15 48-106)
      Allocno a5r124 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a6r115 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a7r114 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a9r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a6r115-a7r114 (freq=21):
        Result (freq=696): a6r115(348) a7r114(348)
      Forming thread by copy 1:a2r117-a3r116 (freq=21):
        Result (freq=696): a2r117(348) a3r116(348)
      Pushing a1(r118,l0)(cost 0)
      Pushing a4(r127,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a7(r114,l0)(cost 0)
      Pushing a6(r115,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a3(r116,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a12(r131,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Pushing a9(r122,l0)(cost 0)
      Pushing a11(r121,l0)(cost 0)
      Popping a11(r121,l0)  -- assign reg 3
      Popping a9(r122,l0)  -- assign reg 2
      Popping a10(r123,l0)  -- assign reg 1
      Popping a12(r131,l0)  -- assign reg 0
      Popping a2(r117,l0)  -- assign reg 3
      Popping a3(r116,l0)  -- assign reg 3
      Popping a5(r124,l0)  -- assign reg 3
      Popping a6(r115,l0)  -- assign reg 2
      Popping a7(r114,l0)  -- assign reg 2
      Popping a0(r128,l0)  -- assign reg 3
      Popping a4(r127,l0)  -- assign reg 30
      Popping a1(r118,l0)  -- assign reg 2
Disposition:
    7:r114 l0     2    6:r115 l0     2    3:r116 l0     3    2:r117 l0     3
    1:r118 l0     2    8:r120 l0   mem   11:r121 l0     3    9:r122 l0     2
   10:r123 l0     1    5:r124 l0     3    4:r127 l0    30    0:r128 l0     3
   12:r131 l0     0
New iteration of spill/restore move
+++Costs: overall 27480, reg -28000, mem 55480, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,2e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,5u} r121={1d,5u} r122={1d,1u} r123={1d,1u,1e} r124={1d,3u} r127={1d,1u} r128={1d,1u} r131={1d,1u} 
;;    total ref usage 173{122d,48u,3e} in 41{40 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 55 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":339:3 -1
     (nil))
(insn 55 6 7 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ htim ])) "../Core/Src/stm32g4xx_hal_msp.c":338:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 7 55 15 2 (set (reg/f:SI 120)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":339:20 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 15 7 16 2 (set (reg:SI 122)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 16 15 8 2 (set (reg/f:SI 123 [ htim_9(D)->Instance ])
        (mem/f:SI (reg:SI 131) [7 htim_9(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 8 16 9 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":340:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
            (reg:SI 122))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_9(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 122)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 53)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 23 22 38 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 38 23 24 3 (set (reg:DI 127)
        (const_int 8589934720 [0x200000080])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934720 [0x200000080])
        (nil)))
(insn 24 38 48 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 24 25 3 (set (reg:SI 1 r1)
        (reg/f:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 25 48 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 30 28 39 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (nil)))
(insn 39 30 31 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 127)) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 127)
        (nil)))
(insn 31 39 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 43 33 49 3 (set (reg:SI 128)
        (const_int 6 [0x6])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 49 43 34 3 (set (reg:SI 0 r0)
        (const_int 1207964672 [0x48001400])) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 49 35 3 (set (reg:SI 118 [ vol.10_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.10_12 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":350:5 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":351:5 -1
     (nil))
(debug_insn 40 37 41 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":352:5 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":353:5 -1
     (nil))
(debug_insn 42 41 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":354:5 -1
     (nil))
(insn 44 42 45 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 45 44 50 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":355:5 -1
     (nil))
(call_insn 50 45 53 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":355:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 53 50 54 4 65 (nil) [1 uses])
(note 54 53 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 59 54 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspDeInit (HAL_TIM_Base_MspDeInit, funcdef_no=1447, decl_uid=9624, cgraph_uid=1451, symbol_order=1457)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 124: local to bb 5 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Ignoring reg 121 with equiv init insn
Ignoring reg 124 with equiv init insn
Found def insn 53 for 129 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 1 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 13 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 44 (nil))

Pass 1 for finding pseudo/allocno costs

    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r127,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:7785,7785 VFP_LO_REGS:7785,7785 ALL_REGS:7785,7785 MEM:5190,5190
  a1(r119,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:346,346 CALLER_SAVE_REGS:346,346 EVEN_REG:346,346 GENERAL_REGS:346,346 VFP_D0_D7_REGS:5190,5190 VFP_LO_REGS:5190,5190 ALL_REGS:5190,5190 MEM:3460,3460
  a3(r126,l0) costs: LO_REGS:0,0 HI_REGS:1156,1156 CALLER_SAVE_REGS:1156,1156 EVEN_REG:1156,1156 GENERAL_REGS:1156,1156 VFP_D0_D7_REGS:17340,17340 VFP_LO_REGS:17340,17340 ALL_REGS:17340,17340 MEM:11560,11560
  a4(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49170,49170 VFP_LO_REGS:49170,49170 ALL_REGS:49170,49170 MEM:32780,32780
  a5(r124,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a6(r117,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a7(r116,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a8(r122,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:13500,13500 VFP_LO_REGS:13500,13500 ALL_REGS:13500,13500 MEM:9000,9000
  a9(r115,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a10(r114,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a11(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r129,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 48(l0): point = 1
   Insn 46(l0): point = 3
   Insn 45(l0): point = 5
   Insn 44(l0): point = 7
   Insn 41(l0): point = 10
   Insn 40(l0): point = 12
   Insn 39(l0): point = 14
   Insn 34(l0): point = 17
   Insn 31(l0): point = 19
   Insn 29(l0): point = 21
   Insn 28(l0): point = 23
   Insn 33(l0): point = 25
   Insn 27(l0): point = 27
   Insn 24(l0): point = 30
   Insn 23(l0): point = 32
   Insn 54(l0): point = 35
   Insn 17(l0): point = 37
   Insn 15(l0): point = 39
   Insn 14(l0): point = 41
   Insn 13(l0): point = 43
   Insn 10(l0): point = 46
   Insn 9(l0): point = 48
   Insn 7(l0): point = 50
   Insn 8(l0): point = 52
   Insn 53(l0): point = 54
 a0(r127): [2..7]
 a1(r119): [2..3]
 a2(r118): [4..5]
 a3(r126): [13..14]
 a4(r113): [46..50] [30..34] [13..16]
 a5(r124): [20..27]
 a6(r117): [20..21]
 a7(r116): [22..23]
 a8(r122): [38..43]
 a9(r115): [38..39]
 a10(r114): [40..41]
 a11(r121): [49..52]
 a12(r129): [51..54]
Compressing live ranges: from 57 to 20 - 35%
Ranges after the compression:
 a0(r127): [0..3]
 a1(r119): [0..1]
 a2(r118): [2..3]
 a3(r126): [4..5]
 a4(r113): [16..17] [10..11] [4..5]
 a5(r124): [6..9]
 a6(r117): [6..7]
 a7(r116): [8..9]
 a8(r122): [12..15]
 a9(r115): [12..13]
 a10(r114): [14..15]
 a11(r121): [16..19]
 a12(r129): [18..19]
+++Allocating 104 bytes for conflict table (uncompressed size 104)
;; a0(r127,l0) conflicts: a1(r119,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a0(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r126,l0) conflicts: a4(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r113,l0) conflicts: a3(r126,l0) a11(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a6(r117,l0) a7(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r117,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a7(r116,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a8(r122,l0) conflicts: a9(r115,l0) a10(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r115,l0) conflicts: a8(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r114,l0) conflicts: a8(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r121,l0) conflicts: a4(r113,l0) a12(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r129,l0) conflicts: a11(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r119)<->a2(r118)@21:shuffle
  cp1:a6(r117)<->a7(r116)@15:shuffle
  cp2:a9(r115)<->a10(r114)@37:shuffle
  pref0:a12(r129)<-hr0@2000
  regions=1, blocks=9, points=20
    allocnos=13 (big 0), copies=3, conflicts=0, ranges=15

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r127 1r119 2r118 3r126 4r113 5r124 6r117 7r116 8r122 9r115 10r114 11r121 12r129
    modified regnos: 113 114 115 116 117 118 119 121 122 124 126 127 129
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@310900
          2:( 1-12 14)@17080
      Allocno a0r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a7r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a8r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r129 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 2:a9r115-a10r114 (freq=37):
        Result (freq=1200): a9r115(600) a10r114(600)
      Forming thread by copy 0:a1r119-a2r118 (freq=21):
        Result (freq=692): a1r119(346) a2r118(346)
      Forming thread by copy 1:a6r117-a7r116 (freq=15):
        Result (freq=488): a6r117(244) a7r116(244)
      Pushing a5(r124,l0)(cost 0)
      Pushing a7(r116,l0)(cost 0)
      Pushing a6(r117,l0)(cost 0)
      Pushing a0(r127,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a8(r122,l0)(cost 0)
      Pushing a3(r126,l0)(cost 0)
      Pushing a10(r114,l0)(cost 0)
      Pushing a9(r115,l0)(cost 0)
      Pushing a12(r129,l0)(cost 0)
      Pushing a11(r121,l0)(cost 0)
      Pushing a4(r113,l0)(cost 0)
      Popping a4(r113,l0)  -- assign reg 3
      Popping a11(r121,l0)  -- assign reg 2
      Popping a12(r129,l0)  -- assign reg 0
      Popping a9(r115,l0)  -- assign reg 3
      Popping a10(r114,l0)  -- assign reg 3
      Popping a3(r126,l0)  -- assign reg 2
      Popping a8(r122,l0)  -- assign reg 2
      Popping a1(r119,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
      Popping a0(r127,l0)  -- assign reg 2
      Popping a6(r117,l0)  -- assign reg 3
      Popping a7(r116,l0)  -- assign reg 3
      Popping a5(r124,l0)  -- assign reg 2
Disposition:
    4:r113 l0     3   10:r114 l0     3    9:r115 l0     3    7:r116 l0     3
    6:r117 l0     3    2:r118 l0     3    1:r119 l0     3   11:r121 l0     2
    8:r122 l0     2    5:r124 l0     2    3:r126 l0     2    0:r127 l0     2
   12:r129 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,2u} r124={1d,2u} r126={1d,1u} r127={1d,2u} r129={1d,1u} 
;;    total ref usage 180{123d,55u,2e} in 32{31 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 53 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":371:3 -1
     (nil))
(insn 53 6 8 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":370:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(insn 8 53 7 2 (set (reg:SI 121)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 129) [7 htim_base_10(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":371:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 121))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":377:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 54 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 54 17 55 3 (set (pc)
        (label_ref 51)) 284 {*arm_jump}
     (nil)
 -> 51)
(barrier 55 54 20)
(code_label 20 55 21 4 72 (nil) [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":382:8 -1
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 36)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":388:5 -1
     (nil))
(insn 27 26 33 5 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 33 27 28 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 33 29 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 5 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":388:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 31 29 32 5 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 32 31 34 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":391:5 -1
     (nil))
(call_insn/j 34 32 35 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>) [0 HAL_NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":391:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 35 34 36)
(code_label 36 35 37 6 74 (nil) [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":396:8 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 126)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":396:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 40 39 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 126))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 51)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":402:5 -1
     (nil))
(insn 44 43 45 7 (set (reg/f:SI 127)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 45 44 46 7 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 7 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 48 46 51 7 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(code_label 51 48 52 8 71 (nil) [2 uses])
(note 52 51 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 61 52 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=1449, decl_uid=9245, cgraph_uid=1453, symbol_order=1460)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Ignoring reg 122, has equiv memory
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 131: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 130: local to bb 3 def dominates all uses has unique first use
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 128 uninteresting
Reg 129: local to bb 3 def dominates all uses has unique first use
Reg 118 uninteresting (no unique first use)
Reg 133 uninteresting
Reg 134 uninteresting
Reg 138 uninteresting
Found def insn 30 for 114 to be not moveable
Found def insn 36 for 116 to be not moveable
Examining insn 37, def for 117
  all ok
Ignoring reg 120 with equiv init insn
Ignoring reg 125 with equiv init insn
Ignoring reg 129 with equiv init insn
Ignoring reg 130 with equiv init insn
Ignoring reg 131 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 9 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 13 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 24 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 54 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 63 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 80 (nil))
Reg 131 has equivalence, initial gains 1952

Pass 1 for finding pseudo/allocno costs

    r138: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r131: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a2 (r131,l0) best NO_REGS, allocno NO_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r138,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:14640,14640 MEM:9760,9760
  a1(r130,l0) costs: LO_REGS:0,0 HI_REGS:2928,2928 CALLER_SAVE_REGS:2928,2928 EVEN_REG:2928,2928 GENERAL_REGS:2928,2928 VFP_D0_D7_REGS:29280,29280 VFP_LO_REGS:29280,29280 ALL_REGS:29280,29280 MEM:19520,19520
  a2(r131,l0) costs: GENERAL_REGS:3904,3904 VFP_D0_D7_REGS:52216,52216 VFP_LO_REGS:52216,52216 ALL_REGS:30256,30256 MEM:35136,35136
  a3(r134,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:21960,21960 MEM:14640,14640
  a4(r133,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:14640,14640 MEM:9760,9760
  a5(r129,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a6(r118,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:7320,7320 VFP_LO_REGS:7320,7320 ALL_REGS:7320,7320 MEM:4880,4880
  a7(r128,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:14640,14640 MEM:9760,9760
  a8(r117,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a9(r116,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a10(r125,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:29280,29280 VFP_LO_REGS:29280,29280 ALL_REGS:29280,29280 MEM:19520,19520
  a11(r115,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a12(r114,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a13(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52320,52320 VFP_LO_REGS:52320,52320 ALL_REGS:52320,52320 MEM:34880,34880
  a14(r124,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a15(r122,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a16(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 92(l0): point = 1
   Insn 81(l0): point = 3
   Insn 80(l0): point = 5
   Insn 86(l0): point = 7
   Insn 90(l0): point = 9
   Insn 91(l0): point = 11
   Insn 83(l0): point = 13
   Insn 75(l0): point = 15
   Insn 66(l0): point = 17
   Insn 65(l0): point = 19
   Insn 69(l0): point = 21
   Insn 64(l0): point = 23
   Insn 63(l0): point = 25
   Insn 74(l0): point = 27
   Insn 73(l0): point = 29
   Insn 58(l0): point = 31
   Insn 52(l0): point = 33
   Insn 49(l0): point = 35
   Insn 40(l0): point = 37
   Insn 48(l0): point = 39
   Insn 56(l0): point = 41
   Insn 45(l0): point = 43
   Insn 44(l0): point = 45
   Insn 38(l0): point = 47
   Insn 57(l0): point = 49
   Insn 37(l0): point = 51
   Insn 51(l0): point = 53
   Insn 36(l0): point = 55
   Insn 33(l0): point = 57
   Insn 31(l0): point = 59
   Insn 54(l0): point = 61
   Insn 30(l0): point = 63
   Insn 25(l0): point = 65
   Insn 24(l0): point = 67
   Insn 29(l0): point = 69
   Insn 15(l0): point = 72
   Insn 10(l0): point = 74
   Insn 13(l0): point = 76
   Insn 9(l0): point = 78
   Insn 12(l0): point = 80
 a0(r138 [0]): [4..5]
 a0(r138 [1]): [4..5]
 a1(r130): [8..53]
 a2(r131): [10..61]
 a3(r134 [0]): [14..19]
 a3(r134 [1]): [14..19]
 a4(r133 [0]): [24..25]
 a4(r133 [1]): [24..25]
 a5(r129): [36..39]
 a6(r118): [37..37]
 a7(r128 [0]): [44..45]
 a7(r128 [1]): [44..45]
 a8(r117): [48..51]
 a9(r116): [52..55]
 a10(r125): [56..69]
 a11(r115): [58..59]
 a12(r114): [60..63]
 a13(r121): [66..80]
 a14(r124): [66..67]
 a15(r122): [73..76]
 a16(r120): [75..78]
Compressing live ranges: from 83 to 23 - 27%
Ranges after the compression:
 a0(r138 [0]): [0..1]
 a0(r138 [1]): [0..1]
 a1(r130): [2..14]
 a2(r131): [2..18]
 a3(r134 [0]): [2..3]
 a3(r134 [1]): [2..3]
 a4(r133 [0]): [4..5]
 a4(r133 [1]): [4..5]
 a5(r129): [6..8]
 a6(r118): [7..7]
 a7(r128 [0]): [9..10]
 a7(r128 [1]): [9..10]
 a8(r117): [11..12]
 a9(r116): [13..14]
 a10(r125): [15..20]
 a11(r115): [15..16]
 a12(r114): [17..18]
 a13(r121): [19..22]
 a14(r124): [19..20]
 a15(r122): [21..22]
 a16(r120): [21..22]
+++Allocating 168 bytes for conflict table (uncompressed size 168)
;; a0(r138,l0) conflicts:
;;   subobject 0:
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1:
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a1(r130,l0) conflicts: a3(r134,w0,l0) a3(r134,w1,l0) a4(r133,w0,l0) a4(r133,w1,l0) a5(r129,l0) a6(r118,l0) a7(r128,w0,l0) a7(r128,w1,l0) a8(r117,l0) a9(r116,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a2(r131,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r134,l0) conflicts:
;;   subobject 0: a1(r130,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14


;;   subobject 1: a1(r130,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a4(r133,l0) conflicts:
;;   subobject 0: a1(r130,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a1(r130,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a5(r129,l0) conflicts: a1(r130,l0) a6(r118,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a6(r118,l0) conflicts: a1(r130,l0) a5(r129,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a7(r128,l0) conflicts:
;;   subobject 0: a1(r130,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


;;   subobject 1: a1(r130,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a8(r117,l0) conflicts: a1(r130,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a9(r116,l0) conflicts: a1(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r125,l0) conflicts: a11(r115,l0) a12(r114,l0) a14(r124,l0) a13(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r115,l0) conflicts: a10(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r114,l0) conflicts: a10(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r121,l0) conflicts: a10(r125,l0) a14(r124,l0) a15(r122,l0) a16(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r124,l0) conflicts: a10(r125,l0) a13(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r122,l0) conflicts: a13(r121,l0) a16(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r120,l0) conflicts: a13(r121,l0) a15(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r115)<->a12(r114)@61:shuffle
  cp1:a8(r117)<->a9(r116)@61:shuffle
  regions=1, blocks=5, points=23
    allocnos=17 (big 4), copies=2, conflicts=0, ranges=21

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r138 1r130 2r131 3r134 4r133 5r129 6r118 7r128 8r117 9r116 10r125 11r115 12r114 13r121 14r124 15r122 16r120
    modified regnos: 114 115 116 117 118 120 121 122 124 125 128 129 130 131 133 134 138
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@226880
          2:( 1-12 14)@19520
            3:( 2-12 14)@29280
              4:( 2-11)@53680
      Spill a2(r131,l0)
      Allocno a0r138 of ALL_REGS(46) has 43 avail. regs  2-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a1r130 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a3r134 of ALL_REGS(46) has 42 avail. regs  2-11 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  0-1 12-15 48-106),  obj 1 (confl regs =  0-1 12-15 48-106)
      Allocno a4r133 of ALL_REGS(46) has 43 avail. regs  2-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a5r129 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a7r128 of ALL_REGS(46) has 44 avail. regs  1-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  0 13 15 48-106),  obj 1 (confl regs =  0 13 15 48-106)
      Allocno a8r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a9r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r122 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a16r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a11r115-a12r114 (freq=61):
        Result (freq=1952): a11r115(976) a12r114(976)
      Forming thread by copy 1:a8r117-a9r116 (freq=61):
        Result (freq=1952): a8r117(976) a9r116(976)
      Pushing a6(r118,l0)(cost 0)
        Making a1(r130,l0) colorable
      Pushing a14(r124,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Pushing a5(r129,l0)(cost 0)
      Pushing a4(r133,l0)(cost 0)
      Pushing a0(r138,l0)(cost 0)
      Pushing a3(r134,l0)(cost 0)
      Pushing a12(r114,l0)(cost 0)
      Pushing a11(r115,l0)(cost 0)
      Pushing a10(r125,l0)(cost 0)
      Pushing a9(r116,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a1(r130,l0)(cost 19520)
      Pushing a16(r120,l0)(cost 0)
      Pushing a15(r122,l0)(cost 0)
      Pushing a13(r121,l0)(cost 0)
      Popping a13(r121,l0)  -- assign reg 3
      Popping a15(r122,l0)  -- assign reg 2
      Popping a16(r120,l0)  -- assign reg 1
      Popping a1(r130,l0)  -- assign reg 4
      Popping a8(r117,l0)  -- assign reg 3
      Popping a9(r116,l0)  -- assign reg 3
      Popping a10(r125,l0)  -- assign reg 2
      Popping a11(r115,l0)  -- assign reg 3
      Popping a12(r114,l0)  -- assign reg 3
      Popping a3(r134,l0)  -- assign reg 6
      Popping a0(r138,l0)  -- assign reg 2
      Popping a4(r133,l0)  -- assign reg 2
      Popping a5(r129,l0)  -- assign reg 3
      Popping a7(r128,l0)  -- assign reg 2
      Popping a14(r124,l0)  -- assign reg 1
      Popping a6(r118,l0)  -- assign reg 2
Disposition:
   12:r114 l0     3   11:r115 l0     3    9:r116 l0     3    8:r117 l0     3
    6:r118 l0     2   16:r120 l0     1   13:r121 l0     3   15:r122 l0     2
   14:r124 l0     1   10:r125 l0     2    7:r128 l0     2    5:r129 l0     3
    1:r130 l0     4    2:r131 l0   mem    4:r133 l0     2    3:r134 l0     6
    0:r138 l0     2
New iteration of spill/restore move
+++Costs: overall 35136, reg 0, mem 35136, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,17u,4e} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,2u,1e} r122={1d,1u} r124={1d,1u} r125={1d,3u} r128={1d,1u} r129={1d,1u} r130={1d,3u} r131={1d,3u} r133={1d,1u} r134={1d,2u} r138={1d,1u} 
;;    total ref usage 358{292d,61u,5e} in 70{67 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":412:13 -1
     (nil))
(debug_insn 8 7 12 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":416:3 -1
     (nil))
(insn 12 8 9 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":417:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 9 12 13 2 (set (reg:SI 120)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 13 9 10 2 (set (reg:SI 122 [ FMC_Initialized ])
        (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":417:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 FMC_Initialized+0 S4 A32])
            (nil))))
(insn 10 13 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [3 MEM <char[4]> [(struct  *)&GPIO_InitStruct + 8B]+0 S4 A64])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 11 10 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":417:3 -1
     (nil))
(jump_insn 15 11 21 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 122 [ FMC_Initialized ])
                        (const_int 0 [0]))
                    (label_ref:SI 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":417:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 122 [ FMC_Initialized ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 548896828 (nil))))
 -> 96)
(note 21 15 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":420:3 -1
     (nil))
(insn 29 22 24 3 (set (reg/f:SI 125)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 24 29 25 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 25 24 26 3 (set (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])
        (reg:SI 124)) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/f:SI 121)
            (nil))))
(debug_insn 26 25 27 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 30 28 54 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 30 31 3 (set (reg/f:SI 131)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":454:3 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 31 54 33 3 (set (reg:SI 115 [ _5 ])
        (ior:SI (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
        (nil)))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 36 34 51 3 (set (reg:SI 116 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (nil)))
(insn 51 36 37 3 (set (reg:SI 130)
        (const_int 12 [0xc])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 12 [0xc])
        (nil)))
(insn 37 51 57 3 (set (reg:SI 117 [ _7 ])
        (and:SI (reg:SI 116 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _6 ])
        (nil)))
(insn 57 37 38 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 57 39 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(debug_insn 39 38 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 44 39 45 3 (set (reg:DI 128)
        (const_int 8590000000 [0x20000ff80])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8590000000 [0x20000ff80])
        (nil)))
(insn 45 44 56 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 128)) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 128)
        (nil)))
(insn 56 45 48 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 48 56 40 3 (set (reg:SI 129)
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 40 48 41 3 (set (reg:SI 118 [ vol.12_8 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.12_8 ])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":447:3 -1
     (nil))
(debug_insn 43 42 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":450:3 -1
     (nil))
(debug_insn 46 43 47 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":451:3 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":452:3 -1
     (nil))
(insn 49 47 50 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 GPIO_InitStruct.Speed+0 S4 A32])
        (reg:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 50 49 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":453:3 -1
     (nil))
(insn 52 50 53 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":454:3 -1
     (nil))
(call_insn 58 53 59 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":454:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":456:3 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":459:3 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":460:3 -1
     (nil))
(debug_insn 62 61 73 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":461:3 -1
     (nil))
(insn 73 62 74 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 74 73 63 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 74 64 3 (set (reg:DI 133)
        (const_int 8589985715 [0x20000c7b3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589985715 [0x20000c7b3])
        (nil)))
(insn 64 63 69 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 133)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 133)
        (nil)))
(insn 69 64 65 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":462:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 69 66 3 (set (reg:DI 134)
        (const_int 12884901888 [0x300000000])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 12884901888 [0x300000000])
        (nil)))
(insn 66 65 67 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(debug_insn 67 66 70 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":462:3 -1
     (nil))
(debug_insn 70 67 75 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":463:3 -1
     (nil))
(call_insn 75 70 76 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":463:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 76 75 77 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":465:3 -1
     (nil))
(debug_insn 77 76 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":466:3 -1
     (nil))
(debug_insn 78 77 79 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":467:3 -1
     (nil))
(debug_insn 79 78 83 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":468:3 -1
     (nil))
(insn 83 79 84 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 134)
        (nil)))
(debug_insn 84 83 91 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":469:3 -1
     (nil))
(insn 91 84 90 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 91 86 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 86 90 87 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":469:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 87 86 80 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":470:3 -1
     (nil))
(insn 80 87 81 3 (set (reg:DI 138)
        (const_int 8589934624 [0x200000020])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934624 [0x200000020])
        (nil)))
(insn 81 80 92 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 138)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
(call_insn 92 81 95 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":470:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 95 92 96 3 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(code_label 96 95 97 4 80 (nil) [1 uses])
(note 97 96 102 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 102 97 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=1451, decl_uid=9247, cgraph_uid=1455, symbol_order=1463)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 1 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Ignoring reg 118, has equiv memory
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 115: local to bb 3 def dominates all uses has unique first use
Found def insn 20 for 114 to be not moveable
Examining insn 21, def for 115
  all ok
Ignoring reg 121 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 1 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 9 (nil))
init_insns for 118: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 19 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:21960,21960 VFP_LO_REGS:21960,21960 ALL_REGS:21960,21960 MEM:14640,14640
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a3(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52320,52320 VFP_LO_REGS:52320,52320 ALL_REGS:52320,52320 MEM:34880,34880
  a4(r120,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a5(r118,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0

   Insn 38(l0): point = 1
   Insn 36(l0): point = 3
   Insn 37(l0): point = 5
   Insn 33(l0): point = 7
   Insn 31(l0): point = 9
   Insn 32(l0): point = 11
   Insn 28(l0): point = 13
   Insn 23(l0): point = 15
   Insn 26(l0): point = 17
   Insn 21(l0): point = 19
   Insn 27(l0): point = 21
   Insn 20(l0): point = 23
   Insn 17(l0): point = 25
   Insn 16(l0): point = 27
   Insn 19(l0): point = 29
   Insn 12(l0): point = 32
   Insn 10(l0): point = 34
   Insn 9(l0): point = 36
 a0(r121): [16..29]
 a1(r115): [16..19]
 a2(r114): [20..23]
 a3(r117): [26..36]
 a4(r120): [26..27]
 a5(r118): [33..34]
Compressing live ranges: from 39 to 8 - 20%
Ranges after the compression:
 a0(r121): [0..5]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r117): [4..7]
 a4(r120): [4..5]
 a5(r118): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r121,l0) conflicts: a1(r115,l0) a2(r114,l0) a4(r120,l0) a3(r117,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a1(r115,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a2(r114,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r117,l0) conflicts: a0(r121,l0) a4(r120,l0) a5(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r120,l0) conflicts: a0(r121,l0) a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r118,l0) conflicts: a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@61:shuffle
  regions=1, blocks=5, points=8
    allocnos=6 (big 0), copies=1, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r121 1r115 2r114 3r117 4r120 5r118
    modified regnos: 114 115 117 118 120 121
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@89280
          2:( 1-12 14)@19520
            3:( 2-12 14)@48800
      Allocno a0r121 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r118 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=61):
        Result (freq=1952): a1r115(976) a2r114(976)
      Pushing a4(r120,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a5(r118,l0)(cost 0)
      Pushing a3(r117,l0)(cost 0)
      Popping a3(r117,l0)  -- assign reg 3
      Popping a5(r118,l0)  -- assign reg 2
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r121,l0)  -- assign reg 2
      Popping a4(r120,l0)  -- assign reg 1
Disposition:
    2:r114 l0     3    1:r115 l0     3    3:r117 l0     3    5:r118 l0     2
    4:r120 l0     1    0:r121 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r117={1d,2u,1e} r118={1d,1u} r120={1d,1u} r121={1d,2u} 
;;    total ref usage 314{281d,32u,1e} in 26{23 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 11 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":541:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":489:13 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":493:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":493:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 10 9 12 2 (set (reg:SI 118 [ FMC_DeInitialized ])
        (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":493:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [1 FMC_DeInitialized+0 S4 A32])
            (nil))))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ FMC_DeInitialized ])
                        (const_int 0 [0]))
                    (label_ref:SI 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":493:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ FMC_DeInitialized ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 548896828 (nil))))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 19 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":496:3 -1
     (nil))
(insn 19 14 16 3 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 19 17 3 (set (reg:SI 120)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 16 18 3 (set (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 18 17 20 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":498:3 -1
     (nil))
(insn 20 18 27 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 21 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 27 26 3 (set (reg:SI 115 [ _5 ])
        (and:SI (reg:SI 114 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 26 21 23 3 (set (reg:SI 1 r1)
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 26 24 3 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(debug_insn 24 23 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":522:3 -1
     (nil))
(call_insn 28 24 29 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":522:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 29 28 32 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":526:3 -1
     (nil))
(insn 32 29 31 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 33 3 (set (reg:SI 1 r1)
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 31 34 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":526:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":530:3 -1
     (nil))
(insn 37 34 36 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 37 38 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 36 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":530:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 39 38 42)
(code_label 42 39 43 4 86 (nil) [1 uses])
(note 43 42 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 50 43 0 NOTE_INSN_DELETED)
