

================================================================
== Vitis HLS Report for 'shortest'
================================================================
* Date:           Wed May  7 22:08:58 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        cpsc520-bfs-unpartitioned-hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bfs_loop             |        ?|        ?|         ?|          -|          -|    15|        no|
        | + traverse_neighbors  |        ?|        ?|   13 ~ 20|          -|          -|     ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 36 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 9 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 55 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%step = alloca i32 1"   --->   Operation 56 'alloca' 'step' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%front = alloca i32 1"   --->   Operation 57 'alloca' 'front' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%src_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %src" [../bfs_kernel.cpp:7]   --->   Operation 58 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%queue_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %queue" [../bfs_kernel.cpp:7]   --->   Operation 59 'read' 'queue_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%visited_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %visited" [../bfs_kernel.cpp:7]   --->   Operation 60 'read' 'visited_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%row_offsets_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %row_offsets" [../bfs_kernel.cpp:7]   --->   Operation 61 'read' 'row_offsets_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%column_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %column_indices" [../bfs_kernel.cpp:7]   --->   Operation 62 'read' 'column_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %queue_read, i32 2, i32 63" [../bfs_kernel.cpp:25]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln" [../bfs_kernel.cpp:25]   --->   Operation 64 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln25" [../bfs_kernel.cpp:25]   --->   Operation 65 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 0, i32 %front" [../bfs_kernel.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 0, i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (7.30ns)   --->   "%output_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [../bfs_kernel.cpp:25]   --->   Operation 68 'writereq' 'output_r_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [1/1] (7.30ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr, i32 %src_read, i4 15" [../bfs_kernel.cpp:25]   --->   Operation 69 'write' 'write_ln25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [5/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 70 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [4/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 71 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [3/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 72 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [2/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 73 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../bfs_kernel.cpp:7]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0" [../bfs_kernel.cpp:7]   --->   Operation 75 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 27444, void @empty_6, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 4721, void @empty, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column_indices, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %column_indices, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %row_offsets, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %row_offsets, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %visited, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %visited, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queue, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queue, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_3, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_16, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [../bfs_kernel.cpp:25]   --->   Operation 91 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln27 = br void %traverse_neighbors" [../bfs_kernel.cpp:27]   --->   Operation 92 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%step_1 = load i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 93 'load' 'step_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.72ns)   --->   "%icmp_ln27 = icmp_eq  i4 %step_1, i4 15" [../bfs_kernel.cpp:27]   --->   Operation 94 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %step_1, i4 1" [../bfs_kernel.cpp:27]   --->   Operation 96 'add' 'add_ln27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %traverse_neighbors.split, void %for.end24" [../bfs_kernel.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %step_1, i2 0" [../bfs_kernel.cpp:30]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %shl_ln" [../bfs_kernel.cpp:30]   --->   Operation 99 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %queue_read" [../bfs_kernel.cpp:30]   --->   Operation 100 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [../bfs_kernel.cpp:30]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln1" [../bfs_kernel.cpp:30]   --->   Operation 102 'sext' 'sext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 %sext_ln30" [../bfs_kernel.cpp:30]   --->   Operation 103 'getelementptr' 'output_r_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../bfs_kernel.cpp:48]   --->   Operation 104 'ret' 'ret_ln48' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [7/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 105 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 106 [6/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 106 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 107 [5/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 107 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 108 [4/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 108 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 109 [3/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 109 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 110 [2/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 110 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 111 [1/7] (7.30ns)   --->   "%current_node_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_1, i32 1" [../bfs_kernel.cpp:30]   --->   Operation 111 'readreq' 'current_node_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 112 [1/1] (7.30ns)   --->   "%current_node = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_1" [../bfs_kernel.cpp:30]   --->   Operation 112 'read' 'current_node' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.08>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %current_node, i2 0" [../bfs_kernel.cpp:31]   --->   Operation 113 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i34 %shl_ln1" [../bfs_kernel.cpp:31]   --->   Operation 114 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln31 = add i64 %sext_ln31, i64 %visited_read" [../bfs_kernel.cpp:31]   --->   Operation 115 'add' 'add_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [../bfs_kernel.cpp:31]   --->   Operation 116 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i62 %trunc_ln2" [../bfs_kernel.cpp:31]   --->   Operation 117 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i32 %output_r, i64 %sext_ln31_1" [../bfs_kernel.cpp:31]   --->   Operation 118 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.08ns)   --->   "%add_ln33 = add i64 %sext_ln31, i64 %row_offsets_read" [../bfs_kernel.cpp:33]   --->   Operation 119 'add' 'add_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln33, i32 2, i32 63" [../bfs_kernel.cpp:33]   --->   Operation 120 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln3" [../bfs_kernel.cpp:33]   --->   Operation 121 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 %sext_ln33" [../bfs_kernel.cpp:33]   --->   Operation 122 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 123 [1/1] (7.30ns)   --->   "%output_r_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_2, i32 1" [../bfs_kernel.cpp:31]   --->   Operation 123 'writereq' 'output_r_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 124 [7/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 124 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 125 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_2, i32 1, i4 15" [../bfs_kernel.cpp:31]   --->   Operation 125 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 126 [6/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 126 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 127 [5/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 127 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 128 [5/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 128 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 129 [4/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 129 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 130 [4/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 130 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 131 [3/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 131 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 132 [3/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 132 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 133 [2/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 133 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 134 [2/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 134 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 135 [1/5] (7.30ns)   --->   "%output_r_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_2" [../bfs_kernel.cpp:31]   --->   Operation 135 'writeresp' 'output_r_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 136 [1/7] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 2" [../bfs_kernel.cpp:33]   --->   Operation 136 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 137 [1/1] (7.30ns)   --->   "%edge_start = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr" [../bfs_kernel.cpp:33]   --->   Operation 137 'read' 'edge_start' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 138 [1/1] (7.30ns)   --->   "%edge_end = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr" [../bfs_kernel.cpp:33]   --->   Operation 138 'read' 'edge_end' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 1.08>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [../bfs_kernel.cpp:29]   --->   Operation 139 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../bfs_kernel.cpp:21]   --->   Operation 140 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.99ns)   --->   "%icmp_ln36 = icmp_slt  i32 %edge_start, i32 %edge_end" [../bfs_kernel.cpp:36]   --->   Operation 141 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc22, void %for.body12.lr.ph" [../bfs_kernel.cpp:36]   --->   Operation 142 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln36 = sub i32 %edge_end, i32 %edge_start" [../bfs_kernel.cpp:36]   --->   Operation 143 'sub' 'sub_ln36' <Predicate = (icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %edge_start, i2 0" [../bfs_kernel.cpp:36]   --->   Operation 144 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i34 %shl_ln2" [../bfs_kernel.cpp:36]   --->   Operation 145 'sext' 'sext_ln36_3' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 146 [1/1] (1.08ns)   --->   "%add_ln36 = add i64 %sext_ln36_3, i64 %column_indices_read" [../bfs_kernel.cpp:36]   --->   Operation 146 'add' 'add_ln36' <Predicate = (icmp_ln36)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36, i32 2, i32 63" [../bfs_kernel.cpp:36]   --->   Operation 147 'partselect' 'trunc_ln4' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i62 %trunc_ln4" [../bfs_kernel.cpp:36]   --->   Operation 148 'sext' 'sext_ln36_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i32 %input_r, i64 %sext_ln36_2" [../bfs_kernel.cpp:36]   --->   Operation 149 'getelementptr' 'input_r_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 150 [7/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 150 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 151 [6/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 151 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 152 [5/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 152 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 153 [4/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 153 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 154 [3/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 154 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 155 [2/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 155 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %edge_start" [../bfs_kernel.cpp:36]   --->   Operation 156 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %edge_end" [../bfs_kernel.cpp:36]   --->   Operation 157 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr_1, i32 %sub_ln36" [../bfs_kernel.cpp:36]   --->   Operation 158 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 159 [1/1] (0.42ns)   --->   "%br_ln36 = br void %for.body12" [../bfs_kernel.cpp:36]   --->   Operation 159 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 36 <SV = 35> <Delay = 1.55>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%edge_idx_1 = phi i64 %sext_ln36, void %for.body12.lr.ph, i64 %add_ln36_1, void %for.inc" [../bfs_kernel.cpp:36]   --->   Operation 160 'phi' 'edge_idx_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (1.13ns)   --->   "%icmp_ln36_1 = icmp_eq  i64 %edge_idx_1, i64 %sext_ln36_1" [../bfs_kernel.cpp:36]   --->   Operation 161 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln36)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %for.body12.split, void %for.inc22.loopexit" [../bfs_kernel.cpp:36]   --->   Operation 162 'br' 'br_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 163 'br' 'br_ln0' <Predicate = (icmp_ln36 & icmp_ln36_1)> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %step" [../bfs_kernel.cpp:27]   --->   Operation 164 'store' 'store_ln27' <Predicate = (icmp_ln36_1) | (!icmp_ln36)> <Delay = 0.42>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln27 = br void %traverse_neighbors" [../bfs_kernel.cpp:27]   --->   Operation 165 'br' 'br_ln27' <Predicate = (icmp_ln36_1) | (!icmp_ln36)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 166 [1/1] (7.30ns)   --->   "%neighbor = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr_1" [../bfs_kernel.cpp:38]   --->   Operation 166 'read' 'neighbor' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 1.08>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %neighbor, i2 0" [../bfs_kernel.cpp:40]   --->   Operation 167 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i34 %shl_ln3" [../bfs_kernel.cpp:40]   --->   Operation 168 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %sext_ln40, i64 %visited_read" [../bfs_kernel.cpp:40]   --->   Operation 169 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40, i32 2, i32 63" [../bfs_kernel.cpp:40]   --->   Operation 170 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln5" [../bfs_kernel.cpp:40]   --->   Operation 171 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i32 %output_r, i64 %sext_ln40_1" [../bfs_kernel.cpp:40]   --->   Operation 172 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 173 [7/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 173 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 174 [6/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 174 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 175 [5/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 175 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 176 [4/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 176 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 177 [3/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 177 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 178 [2/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 178 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 179 [1/7] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:40]   --->   Operation 179 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 180 [1/1] (7.30ns)   --->   "%output_r_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:40]   --->   Operation 180 'read' 'output_r_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.10>
ST_47 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../bfs_kernel.cpp:21]   --->   Operation 181 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 182 [1/1] (0.99ns)   --->   "%icmp_ln40 = icmp_eq  i32 %output_r_addr_3_read, i32 0" [../bfs_kernel.cpp:40]   --->   Operation 182 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc, void %if.then" [../bfs_kernel.cpp:40]   --->   Operation 183 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 184 [1/1] (0.00ns)   --->   "%front_load = load i32 %front" [../bfs_kernel.cpp:42]   --->   Operation 184 'load' 'front_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 185 [1/1] (1.01ns)   --->   "%front_1 = add i32 %front_load, i32 1" [../bfs_kernel.cpp:42]   --->   Operation 185 'add' 'front_1' <Predicate = (icmp_ln40)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %front_1, i2 0" [../bfs_kernel.cpp:43]   --->   Operation 186 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i34 %shl_ln4" [../bfs_kernel.cpp:43]   --->   Operation 187 'sext' 'sext_ln43' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 188 [1/1] (1.08ns)   --->   "%add_ln43 = add i64 %sext_ln43, i64 %queue_read" [../bfs_kernel.cpp:43]   --->   Operation 188 'add' 'add_ln43' <Predicate = (icmp_ln40)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [../bfs_kernel.cpp:43]   --->   Operation 189 'partselect' 'trunc_ln6' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i62 %trunc_ln6" [../bfs_kernel.cpp:43]   --->   Operation 190 'sext' 'sext_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i32 %output_r, i64 %sext_ln43_1" [../bfs_kernel.cpp:43]   --->   Operation 191 'getelementptr' 'output_r_addr_4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln45 = store i32 %front_1, i32 %front" [../bfs_kernel.cpp:45]   --->   Operation 192 'store' 'store_ln45' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 193 [1/1] (7.30ns)   --->   "%output_r_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1" [../bfs_kernel.cpp:43]   --->   Operation 193 'writereq' 'output_r_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 194 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_4, i32 %neighbor, i4 15" [../bfs_kernel.cpp:43]   --->   Operation 194 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 195 [1/1] (7.30ns)   --->   "%output_r_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1" [../bfs_kernel.cpp:44]   --->   Operation 195 'writereq' 'output_r_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 196 [5/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 196 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 197 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr_3, i32 1, i4 15" [../bfs_kernel.cpp:44]   --->   Operation 197 'write' 'write_ln44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 198 [4/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 198 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 199 [5/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 199 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 200 [3/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 200 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 201 [4/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 201 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 202 [2/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 202 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 203 [3/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 203 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 204 [1/5] (7.30ns)   --->   "%output_r_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_4" [../bfs_kernel.cpp:43]   --->   Operation 204 'writeresp' 'output_r_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 205 [2/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 205 'writeresp' 'output_r_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 206 [1/5] (7.30ns)   --->   "%output_r_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr_3" [../bfs_kernel.cpp:44]   --->   Operation 206 'writeresp' 'output_r_addr_3_resp' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [../bfs_kernel.cpp:45]   --->   Operation 207 'br' 'br_ln45' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln36_1 = add i64 %edge_idx_1, i64 1" [../bfs_kernel.cpp:36]   --->   Operation 208 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body12" [../bfs_kernel.cpp:36]   --->   Operation 209 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ column_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_offsets]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ visited]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ queue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
step                 (alloca           ) [ 01111111111111111111111111111111111111111111111111111111]
front                (alloca           ) [ 01111111111111111111111111111111111111111111111111111111]
src_read             (read             ) [ 00110000000000000000000000000000000000000000000000000000]
queue_read           (read             ) [ 00111111111111111111111111111111111111111111111111111111]
visited_read         (read             ) [ 00111111111111111111111111111111111111111111111111111111]
row_offsets_read     (read             ) [ 00111111111111111111111111111111111111111111111111111111]
column_indices_read  (read             ) [ 00111111111111111111111111111111111111111111111111111111]
trunc_ln             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln25            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr        (getelementptr    ) [ 00111111100000000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_req    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000]
write_ln25           (write            ) [ 00000000000000000000000000000000000000000000000000000000]
spectopmodule_ln7    (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln7    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
step_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln27            (icmp             ) [ 00000000011111111111111111111111111111111111111111111111]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00000000001111111111111111111111111111111111111111111111]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln30            (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln30             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln30            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_1      (getelementptr    ) [ 00000000001111111100000000000000000000000000000000000000]
ret_ln48             (ret              ) [ 00000000000000000000000000000000000000000000000000000000]
current_node_req     (readreq          ) [ 00000000000000000000000000000000000000000000000000000000]
current_node         (read             ) [ 00000000000000000010000000000000000000000000000000000000]
shl_ln1              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln31            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln31             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln31_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_2      (getelementptr    ) [ 00000000000000000001111111000000000000000000000000000000]
add_ln33             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln3            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln33            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
input_r_addr         (getelementptr    ) [ 00000000000000000001111111110000000000000000000000000000]
output_r_addr_2_req  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000]
write_ln31           (write            ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_2_resp (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000]
empty_22             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000]
edge_start           (read             ) [ 00000000000000000000000000011111111100000000000000000000]
edge_end             (read             ) [ 00000000000000000000000000001111111100000000000000000000]
specpipeline_ln29    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln21    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln36            (icmp             ) [ 00000000011111111111111111111111111111111111111111111111]
br_ln36              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
sub_ln36             (sub              ) [ 00000000000000000000000000000111111100000000000000000000]
shl_ln2              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln36_3          (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln36             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln4            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln36_2          (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
input_r_addr_1       (getelementptr    ) [ 00000000000000000000000000000111111111111111111111111111]
sext_ln36            (sext             ) [ 00000000011111111111111111111111111111111111111111111111]
sext_ln36_1          (sext             ) [ 00000000011111111111111111111000000011111111111111111111]
empty_23             (readreq          ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln36              (br               ) [ 00000000011111111111111111111111111111111111111111111111]
edge_idx_1           (phi              ) [ 00000000011111111111111111111000000011111111111111111111]
icmp_ln36_1          (icmp             ) [ 00000000011111111111111111111111111111111111111111111111]
br_ln36              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
neighbor             (read             ) [ 00000000000000000000000000000000000000111111111111000000]
shl_ln3              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln40            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln40             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln5            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln40_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000011111111111111111]
output_r_load_req    (readreq          ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_3_read (read             ) [ 00000000000000000000000000000000000000000000000100000000]
specloopname_ln21    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln40            (icmp             ) [ 00000000011111111111111111111111111111111111111111111111]
br_ln40              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
front_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000]
front_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000]
shl_ln4              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln43            (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln43             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln6            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln43_1          (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000011111110]
store_ln45           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_4_req  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000]
write_ln43           (write            ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_3_req  (writereq         ) [ 00000000000000000000000000000000000000000000000000000000]
write_ln44           (write            ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_4_resp (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000]
output_r_addr_3_resp (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln45              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln36_1           (add              ) [ 00000000011111111111111111111111111111111111111111111111]
br_ln36              (br               ) [ 00000000011111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="column_indices">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_indices"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_offsets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_offsets"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="visited">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="visited"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="queue">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queue"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="step_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="step/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="front_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="front/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="queue_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="queue_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="visited_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="visited_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="row_offsets_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_offsets_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="column_indices_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="column_indices_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeresp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_r_addr_req/2 output_r_addr_resp/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln25_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2"/>
<pin id="162" dir="0" index="2" bw="32" slack="2"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_readreq_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="current_node_req/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="current_node_read_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="8"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_node/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_writeresp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_r_addr_2_req/19 output_r_addr_2_resp/21 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_readreq_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/19 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln31_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/20 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="8"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_start/26 edge_end/27 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/29 "/>
</bind>
</comp>

<comp id="215" class="1004" name="neighbor_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="9"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neighbor/37 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_writeresp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_r_load_req/39 output_r_addr_3_req/49 output_r_addr_3_resp/51 "/>
</bind>
</comp>

<comp id="227" class="1004" name="output_r_addr_3_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="8"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_addr_3_read/46 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_writeresp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_r_addr_4_req/48 output_r_addr_4_resp/50 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln43_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="0" index="2" bw="32" slack="12"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/49 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln44_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="12"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="1" slack="0"/>
<pin id="254" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/50 "/>
</bind>
</comp>

<comp id="259" class="1005" name="edge_idx_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="19"/>
<pin id="261" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="edge_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="edge_idx_1_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="64" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="edge_idx_1/36 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln25_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="62" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="output_r_addr_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="62" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln27_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln27_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="step_1_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="8"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="step_1/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln27_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln27_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="27"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln30_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln30_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="8"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="62" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln30_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="62" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="output_r_addr_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="62" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_1/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="34" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/18 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln31_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="34" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/18 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln31_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="34" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="17"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/18 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="62" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/18 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln31_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/18 "/>
</bind>
</comp>

<comp id="381" class="1004" name="output_r_addr_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="62" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_2/18 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln33_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="34" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="17"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/18 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="62" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/18 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln33_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="62" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/18 "/>
</bind>
</comp>

<comp id="406" class="1004" name="input_r_addr_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="62" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/18 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln36_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/28 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln36_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="2"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/28 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="34" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/28 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln36_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="34" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_3/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln36_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="34" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="27"/>
<pin id="434" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/28 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="62" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/28 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln36_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="62" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_2/28 "/>
</bind>
</comp>

<comp id="450" class="1004" name="input_r_addr_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="62" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/28 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln36_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="9"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/35 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln36_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="8"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/35 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln36_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/36 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln27_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="27"/>
<pin id="469" dir="0" index="1" bw="4" slack="35"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/36 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="34" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/38 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln40_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="34" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/38 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln40_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="37"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/38 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="0" index="2" bw="3" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/38 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln40_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="62" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/38 "/>
</bind>
</comp>

<comp id="501" class="1004" name="output_r_addr_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="62" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_3/38 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln40_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/47 "/>
</bind>
</comp>

<comp id="512" class="1004" name="front_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="46"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="front_load/47 "/>
</bind>
</comp>

<comp id="515" class="1004" name="front_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="front_1/47 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="34" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/47 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln43_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="34" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/47 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln43_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="34" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="46"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/47 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="62" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="7" slack="0"/>
<pin id="543" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/47 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln43_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="62" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/47 "/>
</bind>
</comp>

<comp id="552" class="1004" name="output_r_addr_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="62" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_4/47 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln45_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="46"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/47 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln36_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="19"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/55 "/>
</bind>
</comp>

<comp id="569" class="1005" name="step_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="576" class="1005" name="front_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="front "/>
</bind>
</comp>

<comp id="583" class="1005" name="src_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2"/>
<pin id="585" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="queue_read_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="8"/>
<pin id="590" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="queue_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="visited_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="17"/>
<pin id="596" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="visited_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="row_offsets_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="17"/>
<pin id="602" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="row_offsets_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="column_indices_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="27"/>
<pin id="607" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="column_indices_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="output_r_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln27_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="27"/>
<pin id="621" dir="1" index="1" bw="4" slack="27"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="624" class="1005" name="output_r_addr_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="current_node_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_node "/>
</bind>
</comp>

<comp id="635" class="1005" name="output_r_addr_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="input_r_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="edge_start_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="edge_start "/>
</bind>
</comp>

<comp id="655" class="1005" name="edge_end_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_end "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln36_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="8"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sub_ln36_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36 "/>
</bind>
</comp>

<comp id="671" class="1005" name="input_r_addr_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="sext_ln36_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sext_ln36_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="neighbor_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="neighbor "/>
</bind>
</comp>

<comp id="696" class="1005" name="output_r_addr_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="output_r_addr_3_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_3_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln40_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="8"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="712" class="1005" name="output_r_addr_4_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_4 "/>
</bind>
</comp>

<comp id="718" class="1005" name="add_ln36_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="100" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="208"><net_src comp="102" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="100" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="96" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="268"><net_src comp="262" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="128" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="92" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="344"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="98" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="92" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="2" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="358" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="24" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="0" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="425"><net_src comp="98" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="22" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="466"><net_src comp="262" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="22" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="2" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="26" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="14" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="20" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="22" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="24" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="2" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="515" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="259" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="112" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="114" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="579"><net_src comp="118" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="586"><net_src comp="122" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="591"><net_src comp="128" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="597"><net_src comp="134" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="603"><net_src comp="140" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="608"><net_src comp="146" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="613"><net_src comp="283" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="622"><net_src comp="308" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="627"><net_src comp="345" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="633"><net_src comp="175" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="638"><net_src comp="381" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="644"><net_src comp="406" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="650"><net_src comp="204" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="658"><net_src comp="204" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="665"><net_src comp="412" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="416" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="674"><net_src comp="450" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="680"><net_src comp="456" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="685"><net_src comp="459" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="693"><net_src comp="215" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="699"><net_src comp="501" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="706"><net_src comp="227" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="711"><net_src comp="507" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="552" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="721"><net_src comp="563" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="262" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 4 5 6 7 8 19 20 21 22 23 24 25 48 49 50 51 52 53 54 55 }
 - Input state : 
	Port: shortest : input_r | {19 20 21 22 23 24 25 26 27 29 30 31 32 33 34 35 37 }
	Port: shortest : output_r | {10 11 12 13 14 15 16 17 39 40 41 42 43 44 45 46 }
	Port: shortest : column_indices | {1 }
	Port: shortest : row_offsets | {1 }
	Port: shortest : visited | {1 }
	Port: shortest : queue | {1 }
	Port: shortest : src | {1 }
  - Chain level:
	State 1
		sext_ln25 : 1
		output_r_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		shl_ln : 1
		zext_ln30 : 2
		add_ln30 : 3
		trunc_ln1 : 4
		sext_ln30 : 5
		output_r_addr_1 : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		sext_ln31 : 1
		add_ln31 : 2
		trunc_ln2 : 3
		sext_ln31_1 : 4
		output_r_addr_2 : 5
		add_ln33 : 2
		trunc_ln3 : 3
		sext_ln33 : 4
		input_r_addr : 5
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		br_ln36 : 1
		sext_ln36_3 : 1
		add_ln36 : 2
		trunc_ln4 : 3
		sext_ln36_2 : 4
		input_r_addr_1 : 5
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		icmp_ln36_1 : 1
		br_ln36 : 2
	State 37
	State 38
		sext_ln40 : 1
		add_ln40 : 2
		trunc_ln5 : 3
		sext_ln40_1 : 4
		output_r_addr_3 : 5
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		br_ln40 : 1
		front_1 : 1
		shl_ln4 : 2
		sext_ln43 : 3
		add_ln43 : 4
		trunc_ln6 : 5
		sext_ln43_1 : 6
		output_r_addr_4 : 7
		store_ln45 : 2
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln27_fu_308         |    0    |    12   |
|          |          add_ln30_fu_326         |    0    |    71   |
|          |          add_ln31_fu_362         |    0    |    71   |
|          |          add_ln33_fu_387         |    0    |    71   |
|    add   |          add_ln36_fu_431         |    0    |    71   |
|          |          add_ln40_fu_482         |    0    |    71   |
|          |          front_1_fu_515          |    0    |    39   |
|          |          add_ln43_fu_533         |    0    |    71   |
|          |         add_ln36_1_fu_563        |    0    |    71   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln27_fu_302         |    0    |    9    |
|   icmp   |         icmp_ln36_fu_412         |    0    |    20   |
|          |        icmp_ln36_1_fu_462        |    0    |    29   |
|          |         icmp_ln40_fu_507         |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    sub   |          sub_ln36_fu_416         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |       src_read_read_fu_122       |    0    |    0    |
|          |      queue_read_read_fu_128      |    0    |    0    |
|          |     visited_read_read_fu_134     |    0    |    0    |
|          |   row_offsets_read_read_fu_140   |    0    |    0    |
|   read   |  column_indices_read_read_fu_146 |    0    |    0    |
|          |     current_node_read_fu_175     |    0    |    0    |
|          |          grp_read_fu_204         |    0    |    0    |
|          |       neighbor_read_fu_215       |    0    |    0    |
|          | output_r_addr_3_read_read_fu_227 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       grp_writeresp_fu_152       |    0    |    0    |
| writeresp|       grp_writeresp_fu_180       |    0    |    0    |
|          |       grp_writeresp_fu_220       |    0    |    0    |
|          |       grp_writeresp_fu_232       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln25_write_fu_159     |    0    |    0    |
|   write  |      write_ln31_write_fu_194     |    0    |    0    |
|          |      write_ln43_write_fu_239     |    0    |    0    |
|          |      write_ln44_write_fu_249     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        grp_readreq_fu_168        |    0    |    0    |
|  readreq |        grp_readreq_fu_187        |    0    |    0    |
|          |        grp_readreq_fu_209        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          trunc_ln_fu_269         |    0    |    0    |
|          |         trunc_ln1_fu_331         |    0    |    0    |
|          |         trunc_ln2_fu_367         |    0    |    0    |
|partselect|         trunc_ln3_fu_392         |    0    |    0    |
|          |         trunc_ln4_fu_436         |    0    |    0    |
|          |         trunc_ln5_fu_487         |    0    |    0    |
|          |         trunc_ln6_fu_538         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln25_fu_279         |    0    |    0    |
|          |         sext_ln30_fu_341         |    0    |    0    |
|          |         sext_ln31_fu_358         |    0    |    0    |
|          |        sext_ln31_1_fu_377        |    0    |    0    |
|          |         sext_ln33_fu_402         |    0    |    0    |
|          |        sext_ln36_3_fu_427        |    0    |    0    |
|   sext   |        sext_ln36_2_fu_446        |    0    |    0    |
|          |         sext_ln36_fu_456         |    0    |    0    |
|          |        sext_ln36_1_fu_459        |    0    |    0    |
|          |         sext_ln40_fu_478         |    0    |    0    |
|          |        sext_ln40_1_fu_497        |    0    |    0    |
|          |         sext_ln43_fu_529         |    0    |    0    |
|          |        sext_ln43_1_fu_548        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           shl_ln_fu_314          |    0    |    0    |
|          |          shl_ln1_fu_351          |    0    |    0    |
|bitconcatenate|          shl_ln2_fu_420          |    0    |    0    |
|          |          shl_ln3_fu_471          |    0    |    0    |
|          |          shl_ln4_fu_521          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln30_fu_322         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   665   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln27_reg_619      |    4   |
|     add_ln36_1_reg_718     |   64   |
| column_indices_read_reg_605|   64   |
|    current_node_reg_630    |   32   |
|      edge_end_reg_655      |   32   |
|     edge_idx_1_reg_259     |   64   |
|     edge_start_reg_647     |   32   |
|        front_reg_576       |   32   |
|      icmp_ln36_reg_662     |    1   |
|      icmp_ln40_reg_708     |    1   |
|   input_r_addr_1_reg_671   |   32   |
|    input_r_addr_reg_641    |   32   |
|      neighbor_reg_690      |   32   |
|   output_r_addr_1_reg_624  |   32   |
|   output_r_addr_2_reg_635  |   32   |
|output_r_addr_3_read_reg_703|   32   |
|   output_r_addr_3_reg_696  |   32   |
|   output_r_addr_4_reg_712  |   32   |
|    output_r_addr_reg_610   |   32   |
|     queue_read_reg_588     |   64   |
|  row_offsets_read_reg_600  |   64   |
|     sext_ln36_1_reg_682    |   64   |
|      sext_ln36_reg_677     |   64   |
|      src_read_reg_583      |   32   |
|        step_reg_569        |    4   |
|      sub_ln36_reg_666      |   32   |
|    visited_read_reg_594    |   64   |
+----------------------------+--------+
|            Total           |  1002  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_152 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_180 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_220 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_232 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    9   ||  1.757  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   665  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |  1002  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1002  |   665  |
+-----------+--------+--------+--------+
