0.7
2020.2
Dec 14 2023
13:13:15
C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.sim/case_k_equal_0/synth/func/xsim/project_tb_func_synth.vhd,1709283147,vhdl,,,,counteradd;counterk;credibilityt;flipflopt;flipflopt_0;flipflopt_1;flipflopt_2;flipflopt_3;lvr;project_reti_logiche,,,,,,,,
C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/case_k_equal_0/new/project_reti_logiche_tb.vhd,1708610517,vhdl,,,,project_tb,,,,,,,,
