DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2018.1 (Build 12)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 58,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 63,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amplitude"
t "real"
o 1
suid 51,0
)
)
uid 750,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "current"
t "real"
o 3
suid 52,0
)
)
uid 752,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "meanAmplitude"
t "real"
o 4
suid 53,0
)
)
uid 754,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "meanCurrent"
t "real"
o 5
suid 54,0
)
)
uid 756,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "pwm1"
t "std_ulogic"
o 7
suid 55,0
)
)
uid 758,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "pwm1_n"
t "std_ulogic"
o 8
suid 56,0
)
)
uid 760,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 57,0
)
)
uid 762,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "pwm2_n"
t "std_ulogic"
o 10
suid 58,0
)
)
uid 764,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 76,0
optionalChildren [
*22 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *23 (MRCItem
litem &1
pos 8
dimension 20
)
uid 78,0
optionalChildren [
*24 (MRCItem
litem &2
pos 0
dimension 20
uid 79,0
)
*25 (MRCItem
litem &3
pos 1
dimension 23
uid 80,0
)
*26 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 81,0
)
*27 (MRCItem
litem &14
pos 0
dimension 20
uid 751,0
)
*28 (MRCItem
litem &15
pos 1
dimension 20
uid 753,0
)
*29 (MRCItem
litem &16
pos 2
dimension 20
uid 755,0
)
*30 (MRCItem
litem &17
pos 3
dimension 20
uid 757,0
)
*31 (MRCItem
litem &18
pos 4
dimension 20
uid 759,0
)
*32 (MRCItem
litem &19
pos 5
dimension 20
uid 761,0
)
*33 (MRCItem
litem &20
pos 6
dimension 20
uid 763,0
)
*34 (MRCItem
litem &21
pos 7
dimension 20
uid 765,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 82,0
optionalChildren [
*35 (MRCItem
litem &5
pos 0
dimension 20
uid 83,0
)
*36 (MRCItem
litem &7
pos 1
dimension 50
uid 84,0
)
*37 (MRCItem
litem &8
pos 2
dimension 100
uid 85,0
)
*38 (MRCItem
litem &9
pos 3
dimension 50
uid 86,0
)
*39 (MRCItem
litem &10
pos 4
dimension 100
uid 87,0
)
*40 (MRCItem
litem &11
pos 5
dimension 100
uid 88,0
)
*41 (MRCItem
litem &12
pos 6
dimension 50
uid 89,0
)
*42 (MRCItem
litem &13
pos 7
dimension 80
uid 90,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 77,0
vaOverrides [
]
)
]
)
uid 62,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *43 (LEmptyRow
)
uid 92,0
optionalChildren [
*44 (RefLabelRowHdr
)
*45 (TitleRowHdr
)
*46 (FilterRowHdr
)
*47 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*48 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*49 (GroupColHdr
tm "GroupColHdrMgr"
)
*50 (NameColHdr
tm "GenericNameColHdrMgr"
)
*51 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*52 (InitColHdr
tm "GenericValueColHdrMgr"
)
*53 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*54 (EolColHdr
tm "GenericEolColHdrMgr"
)
*55 (LogGeneric
generic (GiElement
name "Vp"
type "real"
value "12.0"
)
uid 206,0
)
*56 (LogGeneric
generic (GiElement
name "Vm"
type "real"
value "-12.0"
)
uid 208,0
)
*57 (LogGeneric
generic (GiElement
name "resistance"
type "real"
value "10.0"
)
uid 400,0
)
*58 (LogGeneric
generic (GiElement
name "timeConstant"
type "real"
value "1.0E3"
)
uid 583,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 104,0
optionalChildren [
*59 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *60 (MRCItem
litem &43
pos 4
dimension 20
)
uid 106,0
optionalChildren [
*61 (MRCItem
litem &44
pos 0
dimension 20
uid 107,0
)
*62 (MRCItem
litem &45
pos 1
dimension 23
uid 108,0
)
*63 (MRCItem
litem &46
pos 2
hidden 1
dimension 20
uid 109,0
)
*64 (MRCItem
litem &55
pos 0
dimension 20
uid 207,0
)
*65 (MRCItem
litem &56
pos 1
dimension 20
uid 209,0
)
*66 (MRCItem
litem &57
pos 2
dimension 20
uid 401,0
)
*67 (MRCItem
litem &58
pos 3
dimension 20
uid 584,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 110,0
optionalChildren [
*68 (MRCItem
litem &47
pos 0
dimension 20
uid 111,0
)
*69 (MRCItem
litem &49
pos 1
dimension 50
uid 112,0
)
*70 (MRCItem
litem &50
pos 2
dimension 100
uid 113,0
)
*71 (MRCItem
litem &51
pos 3
dimension 100
uid 114,0
)
*72 (MRCItem
litem &52
pos 4
dimension 50
uid 115,0
)
*73 (MRCItem
litem &53
pos 5
dimension 50
uid 116,0
)
*74 (MRCItem
litem &54
pos 6
dimension 80
uid 117,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 105,0
vaOverrides [
]
)
]
)
uid 91,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\h@bridge\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\h@bridge\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\h@bridge"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\hBridge"
)
(vvPair
variable "date"
value "11.09.2019"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "hBridge"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.09.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "14:38:53"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PWM_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/PWM_test/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "hBridge"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\h@bridge\\interface"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PWM_test\\hds\\hBridge\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "14:38:53"
)
(vvPair
variable "unit"
value "hBridge"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 61,0
optionalChildren [
*75 (SymbolBody
uid 8,0
optionalChildren [
*76 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,9625,31750,10375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
font "Verdana,12,0"
)
xt "23000,9300,30000,10700"
st "amplitude"
ju 2
blo "30000,10500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 714,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5000,60500,5800"
st "amplitude     : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude"
t "real"
o 1
suid 51,0
)
)
)
*77 (CptPort
uid 715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,13625,31750,14375"
)
tg (CPTG
uid 717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 718,0
va (VaSet
font "Verdana,12,0"
)
xt "24700,13300,30000,14700"
st "current"
ju 2
blo "30000,14500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 719,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5800,60500,6600"
st "current       : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "current"
t "real"
o 3
suid 52,0
)
)
)
*78 (CptPort
uid 720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,11625,31750,12375"
)
tg (CPTG
uid 722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 723,0
va (VaSet
font "Verdana,12,0"
)
xt "18700,11300,30000,12700"
st "meanAmplitude"
ju 2
blo "30000,12500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 724,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6600,60500,7400"
st "meanAmplitude : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "meanAmplitude"
t "real"
o 4
suid 53,0
)
)
)
*79 (CptPort
uid 725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,15625,31750,16375"
)
tg (CPTG
uid 727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,15300,30000,16700"
st "meanCurrent"
ju 2
blo "30000,16500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 729,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7400,59500,8200"
st "meanCurrent   : OUT    real 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "meanCurrent"
t "real"
o 5
suid 54,0
)
)
)
*80 (CptPort
uid 730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 733,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,9300,20600,10700"
st "pwm1"
blo "16000,10500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,1800,63500,2600"
st "pwm1          : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm1"
t "std_ulogic"
o 7
suid 55,0
)
)
)
*81 (CptPort
uid 735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 738,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,11300,22200,12700"
st "pwm1_n"
blo "16000,12500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 739,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2600,63500,3400"
st "pwm1_n        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm1_n"
t "std_ulogic"
o 8
suid 56,0
)
)
)
*82 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,13300,20600,14700"
st "pwm2"
blo "16000,14500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 744,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3400,63500,4200"
st "pwm2          : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 57,0
)
)
)
*83 (CptPort
uid 745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 748,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,15300,22200,16700"
st "pwm2_n"
blo "16000,16500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 749,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4200,63500,5000"
st "pwm2_n        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "pwm2_n"
t "std_ulogic"
o 10
suid 58,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,20000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "20100,11800,25900,13000"
st "PWM_test"
blo "20100,12800"
)
second (Text
uid 12,0
va (VaSet
)
xt "20100,13000,24600,14200"
st "hBridge"
blo "20100,14000"
)
)
gi *84 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "0,9000,11900,15000"
st "Generic Declarations

Vp           real 12.0   
Vm           real -12.0  
resistance   real 10.0   
timeConstant real 1.0E3  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "Vp"
type "real"
value "12.0"
)
(GiElement
name "Vm"
type "real"
value "-12.0"
)
(GiElement
name "resistance"
type "real"
value "10.0"
)
(GiElement
name "timeConstant"
type "real"
value "1.0E3"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *85 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 17,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*87 (MLText
uid 18,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "201,72,1219,762"
viewArea "-500,-500,83364,45260"
cachedDiagramExtent "0,0,62500,20000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "PWM_test"
entityName "PWM_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "20350,14800,25650,16000"
st "<library>"
blo "20350,15800"
)
second (Text
va (VaSet
)
xt "20350,16000,24250,17200"
st "<cell>"
blo "20350,17000"
)
)
gi *88 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2900,2150"
st "In0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,5300,2150"
st "Buffer0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *89 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,48500,900"
st "Declarations"
blo "42000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,900,45000,1800"
st "Ports:"
blo "42000,1600"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,8200,45000,9200"
st "User:"
blo "42000,9000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49500,900"
st "Internal User:"
blo "42000,700"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9200,44000,9200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 765,0
activeModelName "Symbol:GEN"
)
