========================================
Input data before sorting:
  i_data[0] = 35
  i_data[1] = 120
  i_data[2] = 0
  i_data[3] = 0
  i_data[4] = 55
  i_data[5] = 100
  i_data[6] = 77
  i_data[7] = 5
========================================
Sorted output data:
  o_sorted[0] = 120
  o_sorted[1] = 100
  o_sorted[2] = 77
  o_sorted[3] = 55
  o_sorted[4] = 35
  o_sorted[5] = 5
  o_sorted[6] = 0
  o_sorted[7] = 0
========================================
- /home/noname/Documents/project_tiny/Ex3/03_verif/Question6/tb_Question6.sv:91: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.024 2024-04-05
- Verilator: $finish at 95ns; walltime 0.000 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 57 MB
