/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 27 10:49:16 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFEC0_INTR_3_H__
#define BCHP_AFEC0_INTR_3_H__

/***************************************************************************
 *AFEC0_INTR_3 - 3 AFEC L2 Interrupt Control Registers for Channel 0
 ***************************************************************************/
#define BCHP_AFEC0_INTR_3_CPU_STATUS             0x0126b000 /* CPU interrupt Status Register */
#define BCHP_AFEC0_INTR_3_CPU_SET                0x0126b004 /* CPU interrupt Set Register */
#define BCHP_AFEC0_INTR_3_CPU_CLEAR              0x0126b008 /* CPU interrupt Clear Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_STATUS        0x0126b00c /* CPU interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_SET           0x0126b010 /* CPU interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_CLEAR         0x0126b014 /* CPU interrupt Mask Clear Register */
#define BCHP_AFEC0_INTR_3_PCI_STATUS             0x0126b018 /* PCI interrupt Status Register */
#define BCHP_AFEC0_INTR_3_PCI_SET                0x0126b01c /* PCI interrupt Set Register */
#define BCHP_AFEC0_INTR_3_PCI_CLEAR              0x0126b020 /* PCI interrupt Clear Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_STATUS        0x0126b024 /* PCI interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_SET           0x0126b028 /* PCI interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_CLEAR         0x0126b02c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AFEC0_INTR_3_H__ */

/* End of File */
