$comment
	File created using the following command:
		vcd file Aula17.msim.vcd -direction
$end
$date
	Fri Nov 18 15:22:08 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula17_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " flagEqual $end
$var wire 1 # Funct [5] $end
$var wire 1 $ Funct [4] $end
$var wire 1 % Funct [3] $end
$var wire 1 & Funct [2] $end
$var wire 1 ' Funct [1] $end
$var wire 1 ( Funct [0] $end
$var wire 1 ) habFlagBEQ $end
$var wire 1 * Instru_opcode [5] $end
$var wire 1 + Instru_opcode [4] $end
$var wire 1 , Instru_opcode [3] $end
$var wire 1 - Instru_opcode [2] $end
$var wire 1 . Instru_opcode [1] $end
$var wire 1 / Instru_opcode [0] $end
$var wire 1 0 MEM_INN [31] $end
$var wire 1 1 MEM_INN [30] $end
$var wire 1 2 MEM_INN [29] $end
$var wire 1 3 MEM_INN [28] $end
$var wire 1 4 MEM_INN [27] $end
$var wire 1 5 MEM_INN [26] $end
$var wire 1 6 MEM_INN [25] $end
$var wire 1 7 MEM_INN [24] $end
$var wire 1 8 MEM_INN [23] $end
$var wire 1 9 MEM_INN [22] $end
$var wire 1 : MEM_INN [21] $end
$var wire 1 ; MEM_INN [20] $end
$var wire 1 < MEM_INN [19] $end
$var wire 1 = MEM_INN [18] $end
$var wire 1 > MEM_INN [17] $end
$var wire 1 ? MEM_INN [16] $end
$var wire 1 @ MEM_INN [15] $end
$var wire 1 A MEM_INN [14] $end
$var wire 1 B MEM_INN [13] $end
$var wire 1 C MEM_INN [12] $end
$var wire 1 D MEM_INN [11] $end
$var wire 1 E MEM_INN [10] $end
$var wire 1 F MEM_INN [9] $end
$var wire 1 G MEM_INN [8] $end
$var wire 1 H MEM_INN [7] $end
$var wire 1 I MEM_INN [6] $end
$var wire 1 J MEM_INN [5] $end
$var wire 1 K MEM_INN [4] $end
$var wire 1 L MEM_INN [3] $end
$var wire 1 M MEM_INN [2] $end
$var wire 1 N MEM_INN [1] $end
$var wire 1 O MEM_INN [0] $end
$var wire 1 P MEM_OUTT [31] $end
$var wire 1 Q MEM_OUTT [30] $end
$var wire 1 R MEM_OUTT [29] $end
$var wire 1 S MEM_OUTT [28] $end
$var wire 1 T MEM_OUTT [27] $end
$var wire 1 U MEM_OUTT [26] $end
$var wire 1 V MEM_OUTT [25] $end
$var wire 1 W MEM_OUTT [24] $end
$var wire 1 X MEM_OUTT [23] $end
$var wire 1 Y MEM_OUTT [22] $end
$var wire 1 Z MEM_OUTT [21] $end
$var wire 1 [ MEM_OUTT [20] $end
$var wire 1 \ MEM_OUTT [19] $end
$var wire 1 ] MEM_OUTT [18] $end
$var wire 1 ^ MEM_OUTT [17] $end
$var wire 1 _ MEM_OUTT [16] $end
$var wire 1 ` MEM_OUTT [15] $end
$var wire 1 a MEM_OUTT [14] $end
$var wire 1 b MEM_OUTT [13] $end
$var wire 1 c MEM_OUTT [12] $end
$var wire 1 d MEM_OUTT [11] $end
$var wire 1 e MEM_OUTT [10] $end
$var wire 1 f MEM_OUTT [9] $end
$var wire 1 g MEM_OUTT [8] $end
$var wire 1 h MEM_OUTT [7] $end
$var wire 1 i MEM_OUTT [6] $end
$var wire 1 j MEM_OUTT [5] $end
$var wire 1 k MEM_OUTT [4] $end
$var wire 1 l MEM_OUTT [3] $end
$var wire 1 m MEM_OUTT [2] $end
$var wire 1 n MEM_OUTT [1] $end
$var wire 1 o MEM_OUTT [0] $end
$var wire 1 p muxJmp $end
$var wire 1 q PC_OUTT [31] $end
$var wire 1 r PC_OUTT [30] $end
$var wire 1 s PC_OUTT [29] $end
$var wire 1 t PC_OUTT [28] $end
$var wire 1 u PC_OUTT [27] $end
$var wire 1 v PC_OUTT [26] $end
$var wire 1 w PC_OUTT [25] $end
$var wire 1 x PC_OUTT [24] $end
$var wire 1 y PC_OUTT [23] $end
$var wire 1 z PC_OUTT [22] $end
$var wire 1 { PC_OUTT [21] $end
$var wire 1 | PC_OUTT [20] $end
$var wire 1 } PC_OUTT [19] $end
$var wire 1 ~ PC_OUTT [18] $end
$var wire 1 !! PC_OUTT [17] $end
$var wire 1 "! PC_OUTT [16] $end
$var wire 1 #! PC_OUTT [15] $end
$var wire 1 $! PC_OUTT [14] $end
$var wire 1 %! PC_OUTT [13] $end
$var wire 1 &! PC_OUTT [12] $end
$var wire 1 '! PC_OUTT [11] $end
$var wire 1 (! PC_OUTT [10] $end
$var wire 1 )! PC_OUTT [9] $end
$var wire 1 *! PC_OUTT [8] $end
$var wire 1 +! PC_OUTT [7] $end
$var wire 1 ,! PC_OUTT [6] $end
$var wire 1 -! PC_OUTT [5] $end
$var wire 1 .! PC_OUTT [4] $end
$var wire 1 /! PC_OUTT [3] $end
$var wire 1 0! PC_OUTT [2] $end
$var wire 1 1! PC_OUTT [1] $end
$var wire 1 2! PC_OUTT [0] $end
$var wire 1 3! Rs_End [4] $end
$var wire 1 4! Rs_End [3] $end
$var wire 1 5! Rs_End [2] $end
$var wire 1 6! Rs_End [1] $end
$var wire 1 7! Rs_End [0] $end
$var wire 1 8! RS_OUT [31] $end
$var wire 1 9! RS_OUT [30] $end
$var wire 1 :! RS_OUT [29] $end
$var wire 1 ;! RS_OUT [28] $end
$var wire 1 <! RS_OUT [27] $end
$var wire 1 =! RS_OUT [26] $end
$var wire 1 >! RS_OUT [25] $end
$var wire 1 ?! RS_OUT [24] $end
$var wire 1 @! RS_OUT [23] $end
$var wire 1 A! RS_OUT [22] $end
$var wire 1 B! RS_OUT [21] $end
$var wire 1 C! RS_OUT [20] $end
$var wire 1 D! RS_OUT [19] $end
$var wire 1 E! RS_OUT [18] $end
$var wire 1 F! RS_OUT [17] $end
$var wire 1 G! RS_OUT [16] $end
$var wire 1 H! RS_OUT [15] $end
$var wire 1 I! RS_OUT [14] $end
$var wire 1 J! RS_OUT [13] $end
$var wire 1 K! RS_OUT [12] $end
$var wire 1 L! RS_OUT [11] $end
$var wire 1 M! RS_OUT [10] $end
$var wire 1 N! RS_OUT [9] $end
$var wire 1 O! RS_OUT [8] $end
$var wire 1 P! RS_OUT [7] $end
$var wire 1 Q! RS_OUT [6] $end
$var wire 1 R! RS_OUT [5] $end
$var wire 1 S! RS_OUT [4] $end
$var wire 1 T! RS_OUT [3] $end
$var wire 1 U! RS_OUT [2] $end
$var wire 1 V! RS_OUT [1] $end
$var wire 1 W! RS_OUT [0] $end
$var wire 1 X! Rt_End [4] $end
$var wire 1 Y! Rt_End [3] $end
$var wire 1 Z! Rt_End [2] $end
$var wire 1 [! Rt_End [1] $end
$var wire 1 \! Rt_End [0] $end
$var wire 1 ]! RT_OUTT [31] $end
$var wire 1 ^! RT_OUTT [30] $end
$var wire 1 _! RT_OUTT [29] $end
$var wire 1 `! RT_OUTT [28] $end
$var wire 1 a! RT_OUTT [27] $end
$var wire 1 b! RT_OUTT [26] $end
$var wire 1 c! RT_OUTT [25] $end
$var wire 1 d! RT_OUTT [24] $end
$var wire 1 e! RT_OUTT [23] $end
$var wire 1 f! RT_OUTT [22] $end
$var wire 1 g! RT_OUTT [21] $end
$var wire 1 h! RT_OUTT [20] $end
$var wire 1 i! RT_OUTT [19] $end
$var wire 1 j! RT_OUTT [18] $end
$var wire 1 k! RT_OUTT [17] $end
$var wire 1 l! RT_OUTT [16] $end
$var wire 1 m! RT_OUTT [15] $end
$var wire 1 n! RT_OUTT [14] $end
$var wire 1 o! RT_OUTT [13] $end
$var wire 1 p! RT_OUTT [12] $end
$var wire 1 q! RT_OUTT [11] $end
$var wire 1 r! RT_OUTT [10] $end
$var wire 1 s! RT_OUTT [9] $end
$var wire 1 t! RT_OUTT [8] $end
$var wire 1 u! RT_OUTT [7] $end
$var wire 1 v! RT_OUTT [6] $end
$var wire 1 w! RT_OUTT [5] $end
$var wire 1 x! RT_OUTT [4] $end
$var wire 1 y! RT_OUTT [3] $end
$var wire 1 z! RT_OUTT [2] $end
$var wire 1 {! RT_OUTT [1] $end
$var wire 1 |! RT_OUTT [0] $end
$var wire 1 }! ULAA_OUT_AddrRAM [31] $end
$var wire 1 ~! ULAA_OUT_AddrRAM [30] $end
$var wire 1 !" ULAA_OUT_AddrRAM [29] $end
$var wire 1 "" ULAA_OUT_AddrRAM [28] $end
$var wire 1 #" ULAA_OUT_AddrRAM [27] $end
$var wire 1 $" ULAA_OUT_AddrRAM [26] $end
$var wire 1 %" ULAA_OUT_AddrRAM [25] $end
$var wire 1 &" ULAA_OUT_AddrRAM [24] $end
$var wire 1 '" ULAA_OUT_AddrRAM [23] $end
$var wire 1 (" ULAA_OUT_AddrRAM [22] $end
$var wire 1 )" ULAA_OUT_AddrRAM [21] $end
$var wire 1 *" ULAA_OUT_AddrRAM [20] $end
$var wire 1 +" ULAA_OUT_AddrRAM [19] $end
$var wire 1 ," ULAA_OUT_AddrRAM [18] $end
$var wire 1 -" ULAA_OUT_AddrRAM [17] $end
$var wire 1 ." ULAA_OUT_AddrRAM [16] $end
$var wire 1 /" ULAA_OUT_AddrRAM [15] $end
$var wire 1 0" ULAA_OUT_AddrRAM [14] $end
$var wire 1 1" ULAA_OUT_AddrRAM [13] $end
$var wire 1 2" ULAA_OUT_AddrRAM [12] $end
$var wire 1 3" ULAA_OUT_AddrRAM [11] $end
$var wire 1 4" ULAA_OUT_AddrRAM [10] $end
$var wire 1 5" ULAA_OUT_AddrRAM [9] $end
$var wire 1 6" ULAA_OUT_AddrRAM [8] $end
$var wire 1 7" ULAA_OUT_AddrRAM [7] $end
$var wire 1 8" ULAA_OUT_AddrRAM [6] $end
$var wire 1 9" ULAA_OUT_AddrRAM [5] $end
$var wire 1 :" ULAA_OUT_AddrRAM [4] $end
$var wire 1 ;" ULAA_OUT_AddrRAM [3] $end
$var wire 1 <" ULAA_OUT_AddrRAM [2] $end
$var wire 1 =" ULAA_OUT_AddrRAM [1] $end
$var wire 1 >" ULAA_OUT_AddrRAM [0] $end

$scope module i1 $end
$var wire 1 ?" gnd $end
$var wire 1 @" vcc $end
$var wire 1 A" unknown $end
$var wire 1 B" devoe $end
$var wire 1 C" devclrn $end
$var wire 1 D" devpor $end
$var wire 1 E" ww_devoe $end
$var wire 1 F" ww_devclrn $end
$var wire 1 G" ww_devpor $end
$var wire 1 H" ww_CLOCK_50 $end
$var wire 1 I" ww_Instru_opcode [5] $end
$var wire 1 J" ww_Instru_opcode [4] $end
$var wire 1 K" ww_Instru_opcode [3] $end
$var wire 1 L" ww_Instru_opcode [2] $end
$var wire 1 M" ww_Instru_opcode [1] $end
$var wire 1 N" ww_Instru_opcode [0] $end
$var wire 1 O" ww_Funct [5] $end
$var wire 1 P" ww_Funct [4] $end
$var wire 1 Q" ww_Funct [3] $end
$var wire 1 R" ww_Funct [2] $end
$var wire 1 S" ww_Funct [1] $end
$var wire 1 T" ww_Funct [0] $end
$var wire 1 U" ww_ULAA_OUT_AddrRAM [31] $end
$var wire 1 V" ww_ULAA_OUT_AddrRAM [30] $end
$var wire 1 W" ww_ULAA_OUT_AddrRAM [29] $end
$var wire 1 X" ww_ULAA_OUT_AddrRAM [28] $end
$var wire 1 Y" ww_ULAA_OUT_AddrRAM [27] $end
$var wire 1 Z" ww_ULAA_OUT_AddrRAM [26] $end
$var wire 1 [" ww_ULAA_OUT_AddrRAM [25] $end
$var wire 1 \" ww_ULAA_OUT_AddrRAM [24] $end
$var wire 1 ]" ww_ULAA_OUT_AddrRAM [23] $end
$var wire 1 ^" ww_ULAA_OUT_AddrRAM [22] $end
$var wire 1 _" ww_ULAA_OUT_AddrRAM [21] $end
$var wire 1 `" ww_ULAA_OUT_AddrRAM [20] $end
$var wire 1 a" ww_ULAA_OUT_AddrRAM [19] $end
$var wire 1 b" ww_ULAA_OUT_AddrRAM [18] $end
$var wire 1 c" ww_ULAA_OUT_AddrRAM [17] $end
$var wire 1 d" ww_ULAA_OUT_AddrRAM [16] $end
$var wire 1 e" ww_ULAA_OUT_AddrRAM [15] $end
$var wire 1 f" ww_ULAA_OUT_AddrRAM [14] $end
$var wire 1 g" ww_ULAA_OUT_AddrRAM [13] $end
$var wire 1 h" ww_ULAA_OUT_AddrRAM [12] $end
$var wire 1 i" ww_ULAA_OUT_AddrRAM [11] $end
$var wire 1 j" ww_ULAA_OUT_AddrRAM [10] $end
$var wire 1 k" ww_ULAA_OUT_AddrRAM [9] $end
$var wire 1 l" ww_ULAA_OUT_AddrRAM [8] $end
$var wire 1 m" ww_ULAA_OUT_AddrRAM [7] $end
$var wire 1 n" ww_ULAA_OUT_AddrRAM [6] $end
$var wire 1 o" ww_ULAA_OUT_AddrRAM [5] $end
$var wire 1 p" ww_ULAA_OUT_AddrRAM [4] $end
$var wire 1 q" ww_ULAA_OUT_AddrRAM [3] $end
$var wire 1 r" ww_ULAA_OUT_AddrRAM [2] $end
$var wire 1 s" ww_ULAA_OUT_AddrRAM [1] $end
$var wire 1 t" ww_ULAA_OUT_AddrRAM [0] $end
$var wire 1 u" ww_MEM_INN [31] $end
$var wire 1 v" ww_MEM_INN [30] $end
$var wire 1 w" ww_MEM_INN [29] $end
$var wire 1 x" ww_MEM_INN [28] $end
$var wire 1 y" ww_MEM_INN [27] $end
$var wire 1 z" ww_MEM_INN [26] $end
$var wire 1 {" ww_MEM_INN [25] $end
$var wire 1 |" ww_MEM_INN [24] $end
$var wire 1 }" ww_MEM_INN [23] $end
$var wire 1 ~" ww_MEM_INN [22] $end
$var wire 1 !# ww_MEM_INN [21] $end
$var wire 1 "# ww_MEM_INN [20] $end
$var wire 1 ## ww_MEM_INN [19] $end
$var wire 1 $# ww_MEM_INN [18] $end
$var wire 1 %# ww_MEM_INN [17] $end
$var wire 1 &# ww_MEM_INN [16] $end
$var wire 1 '# ww_MEM_INN [15] $end
$var wire 1 (# ww_MEM_INN [14] $end
$var wire 1 )# ww_MEM_INN [13] $end
$var wire 1 *# ww_MEM_INN [12] $end
$var wire 1 +# ww_MEM_INN [11] $end
$var wire 1 ,# ww_MEM_INN [10] $end
$var wire 1 -# ww_MEM_INN [9] $end
$var wire 1 .# ww_MEM_INN [8] $end
$var wire 1 /# ww_MEM_INN [7] $end
$var wire 1 0# ww_MEM_INN [6] $end
$var wire 1 1# ww_MEM_INN [5] $end
$var wire 1 2# ww_MEM_INN [4] $end
$var wire 1 3# ww_MEM_INN [3] $end
$var wire 1 4# ww_MEM_INN [2] $end
$var wire 1 5# ww_MEM_INN [1] $end
$var wire 1 6# ww_MEM_INN [0] $end
$var wire 1 7# ww_MEM_OUTT [31] $end
$var wire 1 8# ww_MEM_OUTT [30] $end
$var wire 1 9# ww_MEM_OUTT [29] $end
$var wire 1 :# ww_MEM_OUTT [28] $end
$var wire 1 ;# ww_MEM_OUTT [27] $end
$var wire 1 <# ww_MEM_OUTT [26] $end
$var wire 1 =# ww_MEM_OUTT [25] $end
$var wire 1 ># ww_MEM_OUTT [24] $end
$var wire 1 ?# ww_MEM_OUTT [23] $end
$var wire 1 @# ww_MEM_OUTT [22] $end
$var wire 1 A# ww_MEM_OUTT [21] $end
$var wire 1 B# ww_MEM_OUTT [20] $end
$var wire 1 C# ww_MEM_OUTT [19] $end
$var wire 1 D# ww_MEM_OUTT [18] $end
$var wire 1 E# ww_MEM_OUTT [17] $end
$var wire 1 F# ww_MEM_OUTT [16] $end
$var wire 1 G# ww_MEM_OUTT [15] $end
$var wire 1 H# ww_MEM_OUTT [14] $end
$var wire 1 I# ww_MEM_OUTT [13] $end
$var wire 1 J# ww_MEM_OUTT [12] $end
$var wire 1 K# ww_MEM_OUTT [11] $end
$var wire 1 L# ww_MEM_OUTT [10] $end
$var wire 1 M# ww_MEM_OUTT [9] $end
$var wire 1 N# ww_MEM_OUTT [8] $end
$var wire 1 O# ww_MEM_OUTT [7] $end
$var wire 1 P# ww_MEM_OUTT [6] $end
$var wire 1 Q# ww_MEM_OUTT [5] $end
$var wire 1 R# ww_MEM_OUTT [4] $end
$var wire 1 S# ww_MEM_OUTT [3] $end
$var wire 1 T# ww_MEM_OUTT [2] $end
$var wire 1 U# ww_MEM_OUTT [1] $end
$var wire 1 V# ww_MEM_OUTT [0] $end
$var wire 1 W# ww_RS_OUT [31] $end
$var wire 1 X# ww_RS_OUT [30] $end
$var wire 1 Y# ww_RS_OUT [29] $end
$var wire 1 Z# ww_RS_OUT [28] $end
$var wire 1 [# ww_RS_OUT [27] $end
$var wire 1 \# ww_RS_OUT [26] $end
$var wire 1 ]# ww_RS_OUT [25] $end
$var wire 1 ^# ww_RS_OUT [24] $end
$var wire 1 _# ww_RS_OUT [23] $end
$var wire 1 `# ww_RS_OUT [22] $end
$var wire 1 a# ww_RS_OUT [21] $end
$var wire 1 b# ww_RS_OUT [20] $end
$var wire 1 c# ww_RS_OUT [19] $end
$var wire 1 d# ww_RS_OUT [18] $end
$var wire 1 e# ww_RS_OUT [17] $end
$var wire 1 f# ww_RS_OUT [16] $end
$var wire 1 g# ww_RS_OUT [15] $end
$var wire 1 h# ww_RS_OUT [14] $end
$var wire 1 i# ww_RS_OUT [13] $end
$var wire 1 j# ww_RS_OUT [12] $end
$var wire 1 k# ww_RS_OUT [11] $end
$var wire 1 l# ww_RS_OUT [10] $end
$var wire 1 m# ww_RS_OUT [9] $end
$var wire 1 n# ww_RS_OUT [8] $end
$var wire 1 o# ww_RS_OUT [7] $end
$var wire 1 p# ww_RS_OUT [6] $end
$var wire 1 q# ww_RS_OUT [5] $end
$var wire 1 r# ww_RS_OUT [4] $end
$var wire 1 s# ww_RS_OUT [3] $end
$var wire 1 t# ww_RS_OUT [2] $end
$var wire 1 u# ww_RS_OUT [1] $end
$var wire 1 v# ww_RS_OUT [0] $end
$var wire 1 w# ww_RT_OUTT [31] $end
$var wire 1 x# ww_RT_OUTT [30] $end
$var wire 1 y# ww_RT_OUTT [29] $end
$var wire 1 z# ww_RT_OUTT [28] $end
$var wire 1 {# ww_RT_OUTT [27] $end
$var wire 1 |# ww_RT_OUTT [26] $end
$var wire 1 }# ww_RT_OUTT [25] $end
$var wire 1 ~# ww_RT_OUTT [24] $end
$var wire 1 !$ ww_RT_OUTT [23] $end
$var wire 1 "$ ww_RT_OUTT [22] $end
$var wire 1 #$ ww_RT_OUTT [21] $end
$var wire 1 $$ ww_RT_OUTT [20] $end
$var wire 1 %$ ww_RT_OUTT [19] $end
$var wire 1 &$ ww_RT_OUTT [18] $end
$var wire 1 '$ ww_RT_OUTT [17] $end
$var wire 1 ($ ww_RT_OUTT [16] $end
$var wire 1 )$ ww_RT_OUTT [15] $end
$var wire 1 *$ ww_RT_OUTT [14] $end
$var wire 1 +$ ww_RT_OUTT [13] $end
$var wire 1 ,$ ww_RT_OUTT [12] $end
$var wire 1 -$ ww_RT_OUTT [11] $end
$var wire 1 .$ ww_RT_OUTT [10] $end
$var wire 1 /$ ww_RT_OUTT [9] $end
$var wire 1 0$ ww_RT_OUTT [8] $end
$var wire 1 1$ ww_RT_OUTT [7] $end
$var wire 1 2$ ww_RT_OUTT [6] $end
$var wire 1 3$ ww_RT_OUTT [5] $end
$var wire 1 4$ ww_RT_OUTT [4] $end
$var wire 1 5$ ww_RT_OUTT [3] $end
$var wire 1 6$ ww_RT_OUTT [2] $end
$var wire 1 7$ ww_RT_OUTT [1] $end
$var wire 1 8$ ww_RT_OUTT [0] $end
$var wire 1 9$ ww_Rs_End [4] $end
$var wire 1 :$ ww_Rs_End [3] $end
$var wire 1 ;$ ww_Rs_End [2] $end
$var wire 1 <$ ww_Rs_End [1] $end
$var wire 1 =$ ww_Rs_End [0] $end
$var wire 1 >$ ww_Rt_End [4] $end
$var wire 1 ?$ ww_Rt_End [3] $end
$var wire 1 @$ ww_Rt_End [2] $end
$var wire 1 A$ ww_Rt_End [1] $end
$var wire 1 B$ ww_Rt_End [0] $end
$var wire 1 C$ ww_PC_OUTT [31] $end
$var wire 1 D$ ww_PC_OUTT [30] $end
$var wire 1 E$ ww_PC_OUTT [29] $end
$var wire 1 F$ ww_PC_OUTT [28] $end
$var wire 1 G$ ww_PC_OUTT [27] $end
$var wire 1 H$ ww_PC_OUTT [26] $end
$var wire 1 I$ ww_PC_OUTT [25] $end
$var wire 1 J$ ww_PC_OUTT [24] $end
$var wire 1 K$ ww_PC_OUTT [23] $end
$var wire 1 L$ ww_PC_OUTT [22] $end
$var wire 1 M$ ww_PC_OUTT [21] $end
$var wire 1 N$ ww_PC_OUTT [20] $end
$var wire 1 O$ ww_PC_OUTT [19] $end
$var wire 1 P$ ww_PC_OUTT [18] $end
$var wire 1 Q$ ww_PC_OUTT [17] $end
$var wire 1 R$ ww_PC_OUTT [16] $end
$var wire 1 S$ ww_PC_OUTT [15] $end
$var wire 1 T$ ww_PC_OUTT [14] $end
$var wire 1 U$ ww_PC_OUTT [13] $end
$var wire 1 V$ ww_PC_OUTT [12] $end
$var wire 1 W$ ww_PC_OUTT [11] $end
$var wire 1 X$ ww_PC_OUTT [10] $end
$var wire 1 Y$ ww_PC_OUTT [9] $end
$var wire 1 Z$ ww_PC_OUTT [8] $end
$var wire 1 [$ ww_PC_OUTT [7] $end
$var wire 1 \$ ww_PC_OUTT [6] $end
$var wire 1 ]$ ww_PC_OUTT [5] $end
$var wire 1 ^$ ww_PC_OUTT [4] $end
$var wire 1 _$ ww_PC_OUTT [3] $end
$var wire 1 `$ ww_PC_OUTT [2] $end
$var wire 1 a$ ww_PC_OUTT [1] $end
$var wire 1 b$ ww_PC_OUTT [0] $end
$var wire 1 c$ ww_flagEqual $end
$var wire 1 d$ ww_habFlagBEQ $end
$var wire 1 e$ ww_muxJmp $end
$var wire 1 f$ \MEM_OUTT[0]~output_o\ $end
$var wire 1 g$ \MEM_OUTT[1]~output_o\ $end
$var wire 1 h$ \MEM_OUTT[2]~output_o\ $end
$var wire 1 i$ \MEM_OUTT[3]~output_o\ $end
$var wire 1 j$ \MEM_OUTT[4]~output_o\ $end
$var wire 1 k$ \MEM_OUTT[5]~output_o\ $end
$var wire 1 l$ \MEM_OUTT[6]~output_o\ $end
$var wire 1 m$ \MEM_OUTT[7]~output_o\ $end
$var wire 1 n$ \MEM_OUTT[8]~output_o\ $end
$var wire 1 o$ \MEM_OUTT[9]~output_o\ $end
$var wire 1 p$ \MEM_OUTT[10]~output_o\ $end
$var wire 1 q$ \MEM_OUTT[11]~output_o\ $end
$var wire 1 r$ \MEM_OUTT[12]~output_o\ $end
$var wire 1 s$ \MEM_OUTT[13]~output_o\ $end
$var wire 1 t$ \MEM_OUTT[14]~output_o\ $end
$var wire 1 u$ \MEM_OUTT[15]~output_o\ $end
$var wire 1 v$ \MEM_OUTT[16]~output_o\ $end
$var wire 1 w$ \MEM_OUTT[17]~output_o\ $end
$var wire 1 x$ \MEM_OUTT[18]~output_o\ $end
$var wire 1 y$ \MEM_OUTT[19]~output_o\ $end
$var wire 1 z$ \MEM_OUTT[20]~output_o\ $end
$var wire 1 {$ \MEM_OUTT[21]~output_o\ $end
$var wire 1 |$ \MEM_OUTT[22]~output_o\ $end
$var wire 1 }$ \MEM_OUTT[23]~output_o\ $end
$var wire 1 ~$ \MEM_OUTT[24]~output_o\ $end
$var wire 1 !% \MEM_OUTT[25]~output_o\ $end
$var wire 1 "% \MEM_OUTT[26]~output_o\ $end
$var wire 1 #% \MEM_OUTT[27]~output_o\ $end
$var wire 1 $% \MEM_OUTT[28]~output_o\ $end
$var wire 1 %% \MEM_OUTT[29]~output_o\ $end
$var wire 1 &% \MEM_OUTT[30]~output_o\ $end
$var wire 1 '% \MEM_OUTT[31]~output_o\ $end
$var wire 1 (% \Instru_opcode[0]~output_o\ $end
$var wire 1 )% \Instru_opcode[1]~output_o\ $end
$var wire 1 *% \Instru_opcode[2]~output_o\ $end
$var wire 1 +% \Instru_opcode[3]~output_o\ $end
$var wire 1 ,% \Instru_opcode[4]~output_o\ $end
$var wire 1 -% \Instru_opcode[5]~output_o\ $end
$var wire 1 .% \Funct[0]~output_o\ $end
$var wire 1 /% \Funct[1]~output_o\ $end
$var wire 1 0% \Funct[2]~output_o\ $end
$var wire 1 1% \Funct[3]~output_o\ $end
$var wire 1 2% \Funct[4]~output_o\ $end
$var wire 1 3% \Funct[5]~output_o\ $end
$var wire 1 4% \ULAA_OUT_AddrRAM[0]~output_o\ $end
$var wire 1 5% \ULAA_OUT_AddrRAM[1]~output_o\ $end
$var wire 1 6% \ULAA_OUT_AddrRAM[2]~output_o\ $end
$var wire 1 7% \ULAA_OUT_AddrRAM[3]~output_o\ $end
$var wire 1 8% \ULAA_OUT_AddrRAM[4]~output_o\ $end
$var wire 1 9% \ULAA_OUT_AddrRAM[5]~output_o\ $end
$var wire 1 :% \ULAA_OUT_AddrRAM[6]~output_o\ $end
$var wire 1 ;% \ULAA_OUT_AddrRAM[7]~output_o\ $end
$var wire 1 <% \ULAA_OUT_AddrRAM[8]~output_o\ $end
$var wire 1 =% \ULAA_OUT_AddrRAM[9]~output_o\ $end
$var wire 1 >% \ULAA_OUT_AddrRAM[10]~output_o\ $end
$var wire 1 ?% \ULAA_OUT_AddrRAM[11]~output_o\ $end
$var wire 1 @% \ULAA_OUT_AddrRAM[12]~output_o\ $end
$var wire 1 A% \ULAA_OUT_AddrRAM[13]~output_o\ $end
$var wire 1 B% \ULAA_OUT_AddrRAM[14]~output_o\ $end
$var wire 1 C% \ULAA_OUT_AddrRAM[15]~output_o\ $end
$var wire 1 D% \ULAA_OUT_AddrRAM[16]~output_o\ $end
$var wire 1 E% \ULAA_OUT_AddrRAM[17]~output_o\ $end
$var wire 1 F% \ULAA_OUT_AddrRAM[18]~output_o\ $end
$var wire 1 G% \ULAA_OUT_AddrRAM[19]~output_o\ $end
$var wire 1 H% \ULAA_OUT_AddrRAM[20]~output_o\ $end
$var wire 1 I% \ULAA_OUT_AddrRAM[21]~output_o\ $end
$var wire 1 J% \ULAA_OUT_AddrRAM[22]~output_o\ $end
$var wire 1 K% \ULAA_OUT_AddrRAM[23]~output_o\ $end
$var wire 1 L% \ULAA_OUT_AddrRAM[24]~output_o\ $end
$var wire 1 M% \ULAA_OUT_AddrRAM[25]~output_o\ $end
$var wire 1 N% \ULAA_OUT_AddrRAM[26]~output_o\ $end
$var wire 1 O% \ULAA_OUT_AddrRAM[27]~output_o\ $end
$var wire 1 P% \ULAA_OUT_AddrRAM[28]~output_o\ $end
$var wire 1 Q% \ULAA_OUT_AddrRAM[29]~output_o\ $end
$var wire 1 R% \ULAA_OUT_AddrRAM[30]~output_o\ $end
$var wire 1 S% \ULAA_OUT_AddrRAM[31]~output_o\ $end
$var wire 1 T% \MEM_INN[0]~output_o\ $end
$var wire 1 U% \MEM_INN[1]~output_o\ $end
$var wire 1 V% \MEM_INN[2]~output_o\ $end
$var wire 1 W% \MEM_INN[3]~output_o\ $end
$var wire 1 X% \MEM_INN[4]~output_o\ $end
$var wire 1 Y% \MEM_INN[5]~output_o\ $end
$var wire 1 Z% \MEM_INN[6]~output_o\ $end
$var wire 1 [% \MEM_INN[7]~output_o\ $end
$var wire 1 \% \MEM_INN[8]~output_o\ $end
$var wire 1 ]% \MEM_INN[9]~output_o\ $end
$var wire 1 ^% \MEM_INN[10]~output_o\ $end
$var wire 1 _% \MEM_INN[11]~output_o\ $end
$var wire 1 `% \MEM_INN[12]~output_o\ $end
$var wire 1 a% \MEM_INN[13]~output_o\ $end
$var wire 1 b% \MEM_INN[14]~output_o\ $end
$var wire 1 c% \MEM_INN[15]~output_o\ $end
$var wire 1 d% \MEM_INN[16]~output_o\ $end
$var wire 1 e% \MEM_INN[17]~output_o\ $end
$var wire 1 f% \MEM_INN[18]~output_o\ $end
$var wire 1 g% \MEM_INN[19]~output_o\ $end
$var wire 1 h% \MEM_INN[20]~output_o\ $end
$var wire 1 i% \MEM_INN[21]~output_o\ $end
$var wire 1 j% \MEM_INN[22]~output_o\ $end
$var wire 1 k% \MEM_INN[23]~output_o\ $end
$var wire 1 l% \MEM_INN[24]~output_o\ $end
$var wire 1 m% \MEM_INN[25]~output_o\ $end
$var wire 1 n% \MEM_INN[26]~output_o\ $end
$var wire 1 o% \MEM_INN[27]~output_o\ $end
$var wire 1 p% \MEM_INN[28]~output_o\ $end
$var wire 1 q% \MEM_INN[29]~output_o\ $end
$var wire 1 r% \MEM_INN[30]~output_o\ $end
$var wire 1 s% \MEM_INN[31]~output_o\ $end
$var wire 1 t% \RS_OUT[0]~output_o\ $end
$var wire 1 u% \RS_OUT[1]~output_o\ $end
$var wire 1 v% \RS_OUT[2]~output_o\ $end
$var wire 1 w% \RS_OUT[3]~output_o\ $end
$var wire 1 x% \RS_OUT[4]~output_o\ $end
$var wire 1 y% \RS_OUT[5]~output_o\ $end
$var wire 1 z% \RS_OUT[6]~output_o\ $end
$var wire 1 {% \RS_OUT[7]~output_o\ $end
$var wire 1 |% \RS_OUT[8]~output_o\ $end
$var wire 1 }% \RS_OUT[9]~output_o\ $end
$var wire 1 ~% \RS_OUT[10]~output_o\ $end
$var wire 1 !& \RS_OUT[11]~output_o\ $end
$var wire 1 "& \RS_OUT[12]~output_o\ $end
$var wire 1 #& \RS_OUT[13]~output_o\ $end
$var wire 1 $& \RS_OUT[14]~output_o\ $end
$var wire 1 %& \RS_OUT[15]~output_o\ $end
$var wire 1 && \RS_OUT[16]~output_o\ $end
$var wire 1 '& \RS_OUT[17]~output_o\ $end
$var wire 1 (& \RS_OUT[18]~output_o\ $end
$var wire 1 )& \RS_OUT[19]~output_o\ $end
$var wire 1 *& \RS_OUT[20]~output_o\ $end
$var wire 1 +& \RS_OUT[21]~output_o\ $end
$var wire 1 ,& \RS_OUT[22]~output_o\ $end
$var wire 1 -& \RS_OUT[23]~output_o\ $end
$var wire 1 .& \RS_OUT[24]~output_o\ $end
$var wire 1 /& \RS_OUT[25]~output_o\ $end
$var wire 1 0& \RS_OUT[26]~output_o\ $end
$var wire 1 1& \RS_OUT[27]~output_o\ $end
$var wire 1 2& \RS_OUT[28]~output_o\ $end
$var wire 1 3& \RS_OUT[29]~output_o\ $end
$var wire 1 4& \RS_OUT[30]~output_o\ $end
$var wire 1 5& \RS_OUT[31]~output_o\ $end
$var wire 1 6& \RT_OUTT[0]~output_o\ $end
$var wire 1 7& \RT_OUTT[1]~output_o\ $end
$var wire 1 8& \RT_OUTT[2]~output_o\ $end
$var wire 1 9& \RT_OUTT[3]~output_o\ $end
$var wire 1 :& \RT_OUTT[4]~output_o\ $end
$var wire 1 ;& \RT_OUTT[5]~output_o\ $end
$var wire 1 <& \RT_OUTT[6]~output_o\ $end
$var wire 1 =& \RT_OUTT[7]~output_o\ $end
$var wire 1 >& \RT_OUTT[8]~output_o\ $end
$var wire 1 ?& \RT_OUTT[9]~output_o\ $end
$var wire 1 @& \RT_OUTT[10]~output_o\ $end
$var wire 1 A& \RT_OUTT[11]~output_o\ $end
$var wire 1 B& \RT_OUTT[12]~output_o\ $end
$var wire 1 C& \RT_OUTT[13]~output_o\ $end
$var wire 1 D& \RT_OUTT[14]~output_o\ $end
$var wire 1 E& \RT_OUTT[15]~output_o\ $end
$var wire 1 F& \RT_OUTT[16]~output_o\ $end
$var wire 1 G& \RT_OUTT[17]~output_o\ $end
$var wire 1 H& \RT_OUTT[18]~output_o\ $end
$var wire 1 I& \RT_OUTT[19]~output_o\ $end
$var wire 1 J& \RT_OUTT[20]~output_o\ $end
$var wire 1 K& \RT_OUTT[21]~output_o\ $end
$var wire 1 L& \RT_OUTT[22]~output_o\ $end
$var wire 1 M& \RT_OUTT[23]~output_o\ $end
$var wire 1 N& \RT_OUTT[24]~output_o\ $end
$var wire 1 O& \RT_OUTT[25]~output_o\ $end
$var wire 1 P& \RT_OUTT[26]~output_o\ $end
$var wire 1 Q& \RT_OUTT[27]~output_o\ $end
$var wire 1 R& \RT_OUTT[28]~output_o\ $end
$var wire 1 S& \RT_OUTT[29]~output_o\ $end
$var wire 1 T& \RT_OUTT[30]~output_o\ $end
$var wire 1 U& \RT_OUTT[31]~output_o\ $end
$var wire 1 V& \Rs_End[0]~output_o\ $end
$var wire 1 W& \Rs_End[1]~output_o\ $end
$var wire 1 X& \Rs_End[2]~output_o\ $end
$var wire 1 Y& \Rs_End[3]~output_o\ $end
$var wire 1 Z& \Rs_End[4]~output_o\ $end
$var wire 1 [& \Rt_End[0]~output_o\ $end
$var wire 1 \& \Rt_End[1]~output_o\ $end
$var wire 1 ]& \Rt_End[2]~output_o\ $end
$var wire 1 ^& \Rt_End[3]~output_o\ $end
$var wire 1 _& \Rt_End[4]~output_o\ $end
$var wire 1 `& \PC_OUTT[0]~output_o\ $end
$var wire 1 a& \PC_OUTT[1]~output_o\ $end
$var wire 1 b& \PC_OUTT[2]~output_o\ $end
$var wire 1 c& \PC_OUTT[3]~output_o\ $end
$var wire 1 d& \PC_OUTT[4]~output_o\ $end
$var wire 1 e& \PC_OUTT[5]~output_o\ $end
$var wire 1 f& \PC_OUTT[6]~output_o\ $end
$var wire 1 g& \PC_OUTT[7]~output_o\ $end
$var wire 1 h& \PC_OUTT[8]~output_o\ $end
$var wire 1 i& \PC_OUTT[9]~output_o\ $end
$var wire 1 j& \PC_OUTT[10]~output_o\ $end
$var wire 1 k& \PC_OUTT[11]~output_o\ $end
$var wire 1 l& \PC_OUTT[12]~output_o\ $end
$var wire 1 m& \PC_OUTT[13]~output_o\ $end
$var wire 1 n& \PC_OUTT[14]~output_o\ $end
$var wire 1 o& \PC_OUTT[15]~output_o\ $end
$var wire 1 p& \PC_OUTT[16]~output_o\ $end
$var wire 1 q& \PC_OUTT[17]~output_o\ $end
$var wire 1 r& \PC_OUTT[18]~output_o\ $end
$var wire 1 s& \PC_OUTT[19]~output_o\ $end
$var wire 1 t& \PC_OUTT[20]~output_o\ $end
$var wire 1 u& \PC_OUTT[21]~output_o\ $end
$var wire 1 v& \PC_OUTT[22]~output_o\ $end
$var wire 1 w& \PC_OUTT[23]~output_o\ $end
$var wire 1 x& \PC_OUTT[24]~output_o\ $end
$var wire 1 y& \PC_OUTT[25]~output_o\ $end
$var wire 1 z& \PC_OUTT[26]~output_o\ $end
$var wire 1 {& \PC_OUTT[27]~output_o\ $end
$var wire 1 |& \PC_OUTT[28]~output_o\ $end
$var wire 1 }& \PC_OUTT[29]~output_o\ $end
$var wire 1 ~& \PC_OUTT[30]~output_o\ $end
$var wire 1 !' \PC_OUTT[31]~output_o\ $end
$var wire 1 "' \flagEqual~output_o\ $end
$var wire 1 #' \habFlagBEQ~output_o\ $end
$var wire 1 $' \muxJmp~output_o\ $end
$var wire 1 %' \CLOCK_50~input_o\ $end
$var wire 1 &' \ROM1|memROM~0_combout\ $end
$var wire 1 '' \ROM1|memROM~3_combout\ $end
$var wire 1 (' \ROM1|memROM~5_combout\ $end
$var wire 1 )' \ROM1|memROM~8_combout\ $end
$var wire 1 *' \decoderOPCODE|OUTPUT_OP[1]~0_combout\ $end
$var wire 1 +' \ROM1|memROM~7_combout\ $end
$var wire 1 ,' \ROM1|memROM~6_combout\ $end
$var wire 1 -' \decoderInstru1|OUTPUT[4]~2_combout\ $end
$var wire 1 .' \decoderInstru1|OUTPUT~1_combout\ $end
$var wire 1 /' \decoderInstru1|OUTPUT[2]~4_combout\ $end
$var wire 1 0' \decoderInstru1|OUTPUT~0_combout\ $end
$var wire 1 1' \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ $end
$var wire 1 2' \decoderInstru1|Equal9~0_combout\ $end
$var wire 1 3' \BANCO_REG|registrador~1402_combout\ $end
$var wire 1 4' \MUX_RD_RT|saida_MUX[3]~1_combout\ $end
$var wire 1 5' \ROM1|memROM~22_combout\ $end
$var wire 1 6' \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 7' \decoderFUNCT|Equal4~0_combout\ $end
$var wire 1 8' \decoderInstru1|OUTPUT~3_combout\ $end
$var wire 1 9' \ROM1|memROM~25_combout\ $end
$var wire 1 :' \MUX_RD_RT|saida_MUX[1]~0_combout\ $end
$var wire 1 ;' \ROM1|memROM~23_combout\ $end
$var wire 1 <' \ROM1|memROM~21_combout\ $end
$var wire 1 =' \BANCO_REG|registrador~1354_combout\ $end
$var wire 1 >' \BANCO_REG|registrador~1355_combout\ $end
$var wire 1 ?' \BANCO_REG|registrador~1356_combout\ $end
$var wire 1 @' \BANCO_REG|registrador~65_q\ $end
$var wire 1 A' \BANCO_REG|registrador~1362_combout\ $end
$var wire 1 B' \BANCO_REG|registrador~1363_combout\ $end
$var wire 1 C' \BANCO_REG|registrador~193_q\ $end
$var wire 1 D' \BANCO_REG|registrador~1360_combout\ $end
$var wire 1 E' \BANCO_REG|registrador~129_q\ $end
$var wire 1 F' \BANCO_REG|registrador~1365_combout\ $end
$var wire 1 G' \BANCO_REG|registrador~1366_combout\ $end
$var wire 1 H' \BANCO_REG|registrador~257_q\ $end
$var wire 1 I' \BANCO_REG|registrador~1314_combout\ $end
$var wire 1 J' \BANCO_REG|registrador~1357_combout\ $end
$var wire 1 K' \BANCO_REG|registrador~1358_combout\ $end
$var wire 1 L' \BANCO_REG|registrador~1359_combout\ $end
$var wire 1 M' \BANCO_REG|registrador~97_q\ $end
$var wire 1 N' \BANCO_REG|registrador~1364_combout\ $end
$var wire 1 O' \BANCO_REG|registrador~225_q\ $end
$var wire 1 P' \BANCO_REG|registrador~1361_combout\ $end
$var wire 1 Q' \BANCO_REG|registrador~161_q\ $end
$var wire 1 R' \BANCO_REG|registrador~1367_combout\ $end
$var wire 1 S' \BANCO_REG|registrador~289_q\ $end
$var wire 1 T' \BANCO_REG|registrador~1315_combout\ $end
$var wire 1 U' \BANCO_REG|registrador~1368_combout\ $end
$var wire 1 V' \BANCO_REG|registrador~321_q\ $end
$var wire 1 W' \BANCO_REG|registrador~1372_combout\ $end
$var wire 1 X' \BANCO_REG|registrador~449_q\ $end
$var wire 1 Y' \BANCO_REG|registrador~1370_combout\ $end
$var wire 1 Z' \BANCO_REG|registrador~385_q\ $end
$var wire 1 [' \BANCO_REG|registrador~1374_combout\ $end
$var wire 1 \' \BANCO_REG|registrador~513_q\ $end
$var wire 1 ]' \BANCO_REG|registrador~1316_combout\ $end
$var wire 1 ^' \BANCO_REG|registrador~1373_combout\ $end
$var wire 1 _' \BANCO_REG|registrador~481_q\ $end
$var wire 1 `' \BANCO_REG|registrador~1371_combout\ $end
$var wire 1 a' \BANCO_REG|registrador~417_q\ $end
$var wire 1 b' \BANCO_REG|registrador~1375_combout\ $end
$var wire 1 c' \BANCO_REG|registrador~545_q\ $end
$var wire 1 d' \BANCO_REG|registrador~1317_combout\ $end
$var wire 1 e' \ROM1|memROM~17_combout\ $end
$var wire 1 f' \BANCO_REG|registrador~1318_combout\ $end
$var wire 1 g' \BANCO_REG|saidaB[27]~15_combout\ $end
$var wire 1 h' \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 i' \ULA1|ULA28|Somador|saida~0_combout\ $end
$var wire 1 j' \ROM1|memROM~11_combout\ $end
$var wire 1 k' \decoderFUNCT|Equal0~0_combout\ $end
$var wire 1 l' \decoderFUNCT|Equal1~0_combout\ $end
$var wire 1 m' \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 n' \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 o' \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 p' \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 q' \decoderInstru1|OUTPUT[3]~5_combout\ $end
$var wire 1 r' \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 s' \BANCO_REG|registrador~40_q\ $end
$var wire 1 t' \BANCO_REG|registrador~72_q\ $end
$var wire 1 u' \BANCO_REG|registrador~168_q\ $end
$var wire 1 v' \BANCO_REG|registrador~200_q\ $end
$var wire 1 w' \BANCO_REG|registrador~1084_combout\ $end
$var wire 1 x' \BANCO_REG|registrador~104_q\ $end
$var wire 1 y' \BANCO_REG|registrador~136_q\ $end
$var wire 1 z' \BANCO_REG|registrador~232_q\ $end
$var wire 1 {' \BANCO_REG|registrador~264_q\ $end
$var wire 1 |' \BANCO_REG|registrador~1085_combout\ $end
$var wire 1 }' \BANCO_REG|registrador~296_q\ $end
$var wire 1 ~' \BANCO_REG|registrador~1369_combout\ $end
$var wire 1 !( \BANCO_REG|registrador~328_q\ $end
$var wire 1 "( \BANCO_REG|registrador~1382_combout\ $end
$var wire 1 #( \BANCO_REG|registrador~424_q\ $end
$var wire 1 $( \BANCO_REG|registrador~1383_combout\ $end
$var wire 1 %( \BANCO_REG|registrador~456_q\ $end
$var wire 1 &( \BANCO_REG|registrador~1086_combout\ $end
$var wire 1 '( \BANCO_REG|registrador~1384_combout\ $end
$var wire 1 (( \BANCO_REG|registrador~392_q\ $end
$var wire 1 )( \BANCO_REG|registrador~488_q\ $end
$var wire 1 *( \BANCO_REG|registrador~520_q\ $end
$var wire 1 +( \BANCO_REG|registrador~1087_combout\ $end
$var wire 1 ,( \BANCO_REG|registrador~1088_combout\ $end
$var wire 1 -( \BANCO_REG|saidaB[2]~21_combout\ $end
$var wire 1 .( \RAM1|memRAM~41_q\ $end
$var wire 1 /( \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 0( \BANCO_REG|Equal1~0_combout\ $end
$var wire 1 1( \BANCO_REG|registrador~169_q\ $end
$var wire 1 2( \BANCO_REG|registrador~105_q\ $end
$var wire 1 3( \BANCO_REG|registrador~233_q\ $end
$var wire 1 4( \BANCO_REG|registrador~1094_combout\ $end
$var wire 1 5( \BANCO_REG|registrador~73_q\ $end
$var wire 1 6( \BANCO_REG|registrador~201_q\ $end
$var wire 1 7( \BANCO_REG|registrador~137_q\ $end
$var wire 1 8( \BANCO_REG|registrador~265_q\ $end
$var wire 1 9( \BANCO_REG|registrador~1095_combout\ $end
$var wire 1 :( \BANCO_REG|registrador~297_q\ $end
$var wire 1 ;( \BANCO_REG|registrador~1386_combout\ $end
$var wire 1 <( \BANCO_REG|registrador~425_q\ $end
$var wire 1 =( \BANCO_REG|registrador~1387_combout\ $end
$var wire 1 >( \BANCO_REG|registrador~361_q\ $end
$var wire 1 ?( \BANCO_REG|registrador~489_q\ $end
$var wire 1 @( \BANCO_REG|registrador~1096_combout\ $end
$var wire 1 A( \BANCO_REG|registrador~1388_combout\ $end
$var wire 1 B( \BANCO_REG|registrador~329_q\ $end
$var wire 1 C( \BANCO_REG|registrador~457_q\ $end
$var wire 1 D( \BANCO_REG|registrador~1389_combout\ $end
$var wire 1 E( \BANCO_REG|registrador~393_q\ $end
$var wire 1 F( \BANCO_REG|registrador~521_q\ $end
$var wire 1 G( \BANCO_REG|registrador~1097_combout\ $end
$var wire 1 H( \BANCO_REG|registrador~1098_combout\ $end
$var wire 1 I( \BANCO_REG|saidaB[3]~22_combout\ $end
$var wire 1 J( \RAM1|memRAM~42_q\ $end
$var wire 1 K( \BANCO_REG|saidaA[3]~0_combout\ $end
$var wire 1 L( \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 M( \ULA1|ULA4|Somador|cOut~combout\ $end
$var wire 1 N( \BANCO_REG|registrador~74_q\ $end
$var wire 1 O( \BANCO_REG|registrador~106_q\ $end
$var wire 1 P( \BANCO_REG|registrador~138_q\ $end
$var wire 1 Q( \BANCO_REG|registrador~1104_combout\ $end
$var wire 1 R( \BANCO_REG|registrador~170_q\ $end
$var wire 1 S( \BANCO_REG|registrador~202_q\ $end
$var wire 1 T( \BANCO_REG|registrador~234_q\ $end
$var wire 1 U( \BANCO_REG|registrador~266_q\ $end
$var wire 1 V( \BANCO_REG|registrador~1105_combout\ $end
$var wire 1 W( \BANCO_REG|registrador~298_q\ $end
$var wire 1 X( \BANCO_REG|registrador~330_q\ $end
$var wire 1 Y( \BANCO_REG|registrador~362_q\ $end
$var wire 1 Z( \BANCO_REG|registrador~394_q\ $end
$var wire 1 [( \BANCO_REG|registrador~1106_combout\ $end
$var wire 1 \( \BANCO_REG|registrador~426_q\ $end
$var wire 1 ]( \BANCO_REG|registrador~1390_combout\ $end
$var wire 1 ^( \BANCO_REG|registrador~458_q\ $end
$var wire 1 _( \BANCO_REG|registrador~490_q\ $end
$var wire 1 `( \BANCO_REG|registrador~522_q\ $end
$var wire 1 a( \BANCO_REG|registrador~1107_combout\ $end
$var wire 1 b( \BANCO_REG|registrador~1108_combout\ $end
$var wire 1 c( \BANCO_REG|saidaB[4]~23_combout\ $end
$var wire 1 d( \RAM1|memRAM~43_q\ $end
$var wire 1 e( \ULA1|ULA5|Somador|cOut~1_combout\ $end
$var wire 1 f( \BANCO_REG|registrador~1391_combout\ $end
$var wire 1 g( \BANCO_REG|registrador~43_q\ $end
$var wire 1 h( \BANCO_REG|registrador~75_q\ $end
$var wire 1 i( \BANCO_REG|registrador~171_q\ $end
$var wire 1 j( \BANCO_REG|registrador~203_q\ $end
$var wire 1 k( \BANCO_REG|registrador~1113_combout\ $end
$var wire 1 l( \BANCO_REG|registrador~107_q\ $end
$var wire 1 m( \BANCO_REG|registrador~139_q\ $end
$var wire 1 n( \BANCO_REG|registrador~235_q\ $end
$var wire 1 o( \BANCO_REG|registrador~267_q\ $end
$var wire 1 p( \BANCO_REG|registrador~1114_combout\ $end
$var wire 1 q( \BANCO_REG|registrador~299_q\ $end
$var wire 1 r( \BANCO_REG|registrador~331_q\ $end
$var wire 1 s( \BANCO_REG|registrador~427_q\ $end
$var wire 1 t( \BANCO_REG|registrador~459_q\ $end
$var wire 1 u( \BANCO_REG|registrador~1115_combout\ $end
$var wire 1 v( \BANCO_REG|registrador~395_q\ $end
$var wire 1 w( \BANCO_REG|registrador~491_q\ $end
$var wire 1 x( \BANCO_REG|registrador~523_q\ $end
$var wire 1 y( \BANCO_REG|registrador~1116_combout\ $end
$var wire 1 z( \BANCO_REG|registrador~1117_combout\ $end
$var wire 1 {( \BANCO_REG|saidaB[5]~24_combout\ $end
$var wire 1 |( \RAM1|memRAM~44_q\ $end
$var wire 1 }( \RAM1|memRAM~76_q\ $end
$var wire 1 ~( \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 !) \ULA1|ULA6|Somador|cOut~combout\ $end
$var wire 1 ") \BANCO_REG|registrador~44_q\ $end
$var wire 1 #) \BANCO_REG|registrador~172_q\ $end
$var wire 1 $) \BANCO_REG|registrador~108_q\ $end
$var wire 1 %) \BANCO_REG|registrador~236_q\ $end
$var wire 1 &) \BANCO_REG|registrador~1122_combout\ $end
$var wire 1 ') \BANCO_REG|registrador~76_q\ $end
$var wire 1 () \BANCO_REG|registrador~204_q\ $end
$var wire 1 )) \BANCO_REG|registrador~140_q\ $end
$var wire 1 *) \BANCO_REG|registrador~268_q\ $end
$var wire 1 +) \BANCO_REG|registrador~1123_combout\ $end
$var wire 1 ,) \BANCO_REG|registrador~300_q\ $end
$var wire 1 -) \BANCO_REG|registrador~428_q\ $end
$var wire 1 .) \BANCO_REG|registrador~364_q\ $end
$var wire 1 /) \BANCO_REG|registrador~492_q\ $end
$var wire 1 0) \BANCO_REG|registrador~1124_combout\ $end
$var wire 1 1) \BANCO_REG|registrador~460_q\ $end
$var wire 1 2) \BANCO_REG|registrador~396_q\ $end
$var wire 1 3) \BANCO_REG|registrador~524_q\ $end
$var wire 1 4) \BANCO_REG|registrador~1125_combout\ $end
$var wire 1 5) \BANCO_REG|registrador~1126_combout\ $end
$var wire 1 6) \BANCO_REG|saidaB[6]~25_combout\ $end
$var wire 1 7) \RAM1|memRAM~45_q\ $end
$var wire 1 8) \RAM1|memRAM~173_q\ $end
$var wire 1 9) \BANCO_REG|registrador~1392_combout\ $end
$var wire 1 :) \BANCO_REG|registrador~45_q\ $end
$var wire 1 ;) \BANCO_REG|registrador~77_q\ $end
$var wire 1 <) \BANCO_REG|registrador~109_q\ $end
$var wire 1 =) \BANCO_REG|registrador~141_q\ $end
$var wire 1 >) \BANCO_REG|registrador~1131_combout\ $end
$var wire 1 ?) \BANCO_REG|registrador~205_q\ $end
$var wire 1 @) \BANCO_REG|registrador~237_q\ $end
$var wire 1 A) \BANCO_REG|registrador~269_q\ $end
$var wire 1 B) \BANCO_REG|registrador~1132_combout\ $end
$var wire 1 C) \BANCO_REG|registrador~301_q\ $end
$var wire 1 D) \BANCO_REG|registrador~333_q\ $end
$var wire 1 E) \BANCO_REG|registrador~365_q\ $end
$var wire 1 F) \BANCO_REG|registrador~397_q\ $end
$var wire 1 G) \BANCO_REG|registrador~1133_combout\ $end
$var wire 1 H) \BANCO_REG|registrador~429_q\ $end
$var wire 1 I) \BANCO_REG|registrador~461_q\ $end
$var wire 1 J) \BANCO_REG|registrador~493_q\ $end
$var wire 1 K) \BANCO_REG|registrador~525_q\ $end
$var wire 1 L) \BANCO_REG|registrador~1134_combout\ $end
$var wire 1 M) \BANCO_REG|registrador~1135_combout\ $end
$var wire 1 N) \BANCO_REG|saidaB[7]~26_combout\ $end
$var wire 1 O) \RAM1|memRAM~46_q\ $end
$var wire 1 P) \RAM1|memRAM~558_q\ $end
$var wire 1 Q) \RAM1|memRAM~2823_combout\ $end
$var wire 1 R) \RAM1|memRAM~2824_combout\ $end
$var wire 1 S) \RAM1|memRAM~1070_q\ $end
$var wire 1 T) \RAM1|memRAM~2855_combout\ $end
$var wire 1 U) \RAM1|memRAM~2856_combout\ $end
$var wire 1 V) \RAM1|memRAM~1582_q\ $end
$var wire 1 W) \RAM1|memRAM~2234_combout\ $end
$var wire 1 X) \RAM1|memRAM~174_q\ $end
$var wire 1 Y) \RAM1|memRAM~2799_combout\ $end
$var wire 1 Z) \RAM1|memRAM~2800_combout\ $end
$var wire 1 [) \RAM1|memRAM~686_q\ $end
$var wire 1 \) \RAM1|memRAM~2825_combout\ $end
$var wire 1 ]) \RAM1|memRAM~2826_combout\ $end
$var wire 1 ^) \RAM1|memRAM~1198_q\ $end
$var wire 1 _) \RAM1|memRAM~2863_combout\ $end
$var wire 1 `) \RAM1|memRAM~2864_combout\ $end
$var wire 1 a) \RAM1|memRAM~1710_q\ $end
$var wire 1 b) \RAM1|memRAM~2235_combout\ $end
$var wire 1 c) \RAM1|memRAM~302_q\ $end
$var wire 1 d) \RAM1|memRAM~2807_combout\ $end
$var wire 1 e) \RAM1|memRAM~2808_combout\ $end
$var wire 1 f) \RAM1|memRAM~814_q\ $end
$var wire 1 g) \RAM1|memRAM~2827_combout\ $end
$var wire 1 h) \RAM1|memRAM~2828_combout\ $end
$var wire 1 i) \RAM1|memRAM~1326_q\ $end
$var wire 1 j) \RAM1|memRAM~2871_combout\ $end
$var wire 1 k) \RAM1|memRAM~2872_combout\ $end
$var wire 1 l) \RAM1|memRAM~1838_q\ $end
$var wire 1 m) \RAM1|memRAM~2236_combout\ $end
$var wire 1 n) \RAM1|memRAM~2783_combout\ $end
$var wire 1 o) \RAM1|memRAM~2784_combout\ $end
$var wire 1 p) \RAM1|memRAM~430_q\ $end
$var wire 1 q) \RAM1|memRAM~2815_combout\ $end
$var wire 1 r) \RAM1|memRAM~2816_combout\ $end
$var wire 1 s) \RAM1|memRAM~942_q\ $end
$var wire 1 t) \RAM1|memRAM~2829_combout\ $end
$var wire 1 u) \RAM1|memRAM~2830_combout\ $end
$var wire 1 v) \RAM1|memRAM~1454_q\ $end
$var wire 1 w) \RAM1|memRAM~2879_combout\ $end
$var wire 1 x) \RAM1|memRAM~2880_combout\ $end
$var wire 1 y) \RAM1|memRAM~1966_q\ $end
$var wire 1 z) \RAM1|memRAM~2237_combout\ $end
$var wire 1 {) \RAM1|memRAM~2238_combout\ $end
$var wire 1 |) \RAM1|memRAM~78_q\ $end
$var wire 1 }) \RAM1|memRAM~2793_combout\ $end
$var wire 1 ~) \RAM1|memRAM~2794_combout\ $end
$var wire 1 !* \RAM1|memRAM~590_q\ $end
$var wire 1 "* \RAM1|memRAM~2831_combout\ $end
$var wire 1 #* \RAM1|memRAM~2832_combout\ $end
$var wire 1 $* \RAM1|memRAM~1102_q\ $end
$var wire 1 %* \RAM1|memRAM~2857_combout\ $end
$var wire 1 &* \RAM1|memRAM~2858_combout\ $end
$var wire 1 '* \RAM1|memRAM~1614_q\ $end
$var wire 1 (* \RAM1|memRAM~2239_combout\ $end
$var wire 1 )* \RAM1|memRAM~2769_combout\ $end
$var wire 1 ** \RAM1|memRAM~2770_combout\ $end
$var wire 1 +* \RAM1|memRAM~206_q\ $end
$var wire 1 ,* \RAM1|memRAM~2801_combout\ $end
$var wire 1 -* \RAM1|memRAM~2802_combout\ $end
$var wire 1 .* \RAM1|memRAM~718_q\ $end
$var wire 1 /* \RAM1|memRAM~2833_combout\ $end
$var wire 1 0* \RAM1|memRAM~2834_combout\ $end
$var wire 1 1* \RAM1|memRAM~1230_q\ $end
$var wire 1 2* \RAM1|memRAM~2865_combout\ $end
$var wire 1 3* \RAM1|memRAM~2866_combout\ $end
$var wire 1 4* \RAM1|memRAM~1742_q\ $end
$var wire 1 5* \RAM1|memRAM~2240_combout\ $end
$var wire 1 6* \RAM1|memRAM~2777_combout\ $end
$var wire 1 7* \RAM1|memRAM~2778_combout\ $end
$var wire 1 8* \RAM1|memRAM~334_q\ $end
$var wire 1 9* \RAM1|memRAM~2809_combout\ $end
$var wire 1 :* \RAM1|memRAM~2810_combout\ $end
$var wire 1 ;* \RAM1|memRAM~846_q\ $end
$var wire 1 <* \RAM1|memRAM~2835_combout\ $end
$var wire 1 =* \RAM1|memRAM~2836_combout\ $end
$var wire 1 >* \RAM1|memRAM~1358_q\ $end
$var wire 1 ?* \RAM1|memRAM~2873_combout\ $end
$var wire 1 @* \RAM1|memRAM~2874_combout\ $end
$var wire 1 A* \RAM1|memRAM~1870_q\ $end
$var wire 1 B* \RAM1|memRAM~2241_combout\ $end
$var wire 1 C* \RAM1|memRAM~2785_combout\ $end
$var wire 1 D* \RAM1|memRAM~2786_combout\ $end
$var wire 1 E* \RAM1|memRAM~462_q\ $end
$var wire 1 F* \RAM1|memRAM~2817_combout\ $end
$var wire 1 G* \RAM1|memRAM~2818_combout\ $end
$var wire 1 H* \RAM1|memRAM~974_q\ $end
$var wire 1 I* \RAM1|memRAM~2837_combout\ $end
$var wire 1 J* \RAM1|memRAM~2838_combout\ $end
$var wire 1 K* \RAM1|memRAM~1486_q\ $end
$var wire 1 L* \RAM1|memRAM~2881_combout\ $end
$var wire 1 M* \RAM1|memRAM~2882_combout\ $end
$var wire 1 N* \RAM1|memRAM~1998_q\ $end
$var wire 1 O* \RAM1|memRAM~2242_combout\ $end
$var wire 1 P* \RAM1|memRAM~2243_combout\ $end
$var wire 1 Q* \RAM1|memRAM~110_q\ $end
$var wire 1 R* \RAM1|memRAM~2795_combout\ $end
$var wire 1 S* \RAM1|memRAM~2796_combout\ $end
$var wire 1 T* \RAM1|memRAM~622_q\ $end
$var wire 1 U* \RAM1|memRAM~2839_combout\ $end
$var wire 1 V* \RAM1|memRAM~2840_combout\ $end
$var wire 1 W* \RAM1|memRAM~1134_q\ $end
$var wire 1 X* \RAM1|memRAM~2859_combout\ $end
$var wire 1 Y* \RAM1|memRAM~2860_combout\ $end
$var wire 1 Z* \RAM1|memRAM~1646_q\ $end
$var wire 1 [* \RAM1|memRAM~2244_combout\ $end
$var wire 1 \* \RAM1|memRAM~2771_combout\ $end
$var wire 1 ]* \RAM1|memRAM~2772_combout\ $end
$var wire 1 ^* \RAM1|memRAM~238_q\ $end
$var wire 1 _* \RAM1|memRAM~2803_combout\ $end
$var wire 1 `* \RAM1|memRAM~2804_combout\ $end
$var wire 1 a* \RAM1|memRAM~750_q\ $end
$var wire 1 b* \RAM1|memRAM~2841_combout\ $end
$var wire 1 c* \RAM1|memRAM~2842_combout\ $end
$var wire 1 d* \RAM1|memRAM~1262_q\ $end
$var wire 1 e* \RAM1|memRAM~2867_combout\ $end
$var wire 1 f* \RAM1|memRAM~2868_combout\ $end
$var wire 1 g* \RAM1|memRAM~1774_q\ $end
$var wire 1 h* \RAM1|memRAM~2245_combout\ $end
$var wire 1 i* \RAM1|memRAM~2779_combout\ $end
$var wire 1 j* \RAM1|memRAM~2780_combout\ $end
$var wire 1 k* \RAM1|memRAM~366_q\ $end
$var wire 1 l* \RAM1|memRAM~2811_combout\ $end
$var wire 1 m* \RAM1|memRAM~2812_combout\ $end
$var wire 1 n* \RAM1|memRAM~878_q\ $end
$var wire 1 o* \RAM1|memRAM~2843_combout\ $end
$var wire 1 p* \RAM1|memRAM~2844_combout\ $end
$var wire 1 q* \RAM1|memRAM~1390_q\ $end
$var wire 1 r* \RAM1|memRAM~2875_combout\ $end
$var wire 1 s* \RAM1|memRAM~2876_combout\ $end
$var wire 1 t* \RAM1|memRAM~1902_q\ $end
$var wire 1 u* \RAM1|memRAM~2246_combout\ $end
$var wire 1 v* \RAM1|memRAM~2787_combout\ $end
$var wire 1 w* \RAM1|memRAM~2788_combout\ $end
$var wire 1 x* \RAM1|memRAM~494_q\ $end
$var wire 1 y* \RAM1|memRAM~2819_combout\ $end
$var wire 1 z* \RAM1|memRAM~2820_combout\ $end
$var wire 1 {* \RAM1|memRAM~1006_q\ $end
$var wire 1 |* \RAM1|memRAM~2845_combout\ $end
$var wire 1 }* \RAM1|memRAM~2846_combout\ $end
$var wire 1 ~* \RAM1|memRAM~1518_q\ $end
$var wire 1 !+ \RAM1|memRAM~2883_combout\ $end
$var wire 1 "+ \RAM1|memRAM~2884_combout\ $end
$var wire 1 #+ \RAM1|memRAM~2030_q\ $end
$var wire 1 $+ \RAM1|memRAM~2247_combout\ $end
$var wire 1 %+ \RAM1|memRAM~2248_combout\ $end
$var wire 1 &+ \RAM1|memRAM~2765_combout\ $end
$var wire 1 '+ \RAM1|memRAM~2766_combout\ $end
$var wire 1 (+ \RAM1|memRAM~142_q\ $end
$var wire 1 )+ \RAM1|memRAM~2773_combout\ $end
$var wire 1 *+ \RAM1|memRAM~2774_combout\ $end
$var wire 1 ++ \RAM1|memRAM~270_q\ $end
$var wire 1 ,+ \RAM1|memRAM~2781_combout\ $end
$var wire 1 -+ \RAM1|memRAM~2782_combout\ $end
$var wire 1 .+ \RAM1|memRAM~398_q\ $end
$var wire 1 /+ \RAM1|memRAM~2789_combout\ $end
$var wire 1 0+ \RAM1|memRAM~2790_combout\ $end
$var wire 1 1+ \RAM1|memRAM~526_q\ $end
$var wire 1 2+ \RAM1|memRAM~2249_combout\ $end
$var wire 1 3+ \RAM1|memRAM~2797_combout\ $end
$var wire 1 4+ \RAM1|memRAM~2798_combout\ $end
$var wire 1 5+ \RAM1|memRAM~654_q\ $end
$var wire 1 6+ \RAM1|memRAM~2805_combout\ $end
$var wire 1 7+ \RAM1|memRAM~2806_combout\ $end
$var wire 1 8+ \RAM1|memRAM~782_q\ $end
$var wire 1 9+ \RAM1|memRAM~2813_combout\ $end
$var wire 1 :+ \RAM1|memRAM~2814_combout\ $end
$var wire 1 ;+ \RAM1|memRAM~910_q\ $end
$var wire 1 <+ \RAM1|memRAM~2821_combout\ $end
$var wire 1 =+ \RAM1|memRAM~2822_combout\ $end
$var wire 1 >+ \RAM1|memRAM~1038_q\ $end
$var wire 1 ?+ \RAM1|memRAM~2250_combout\ $end
$var wire 1 @+ \RAM1|memRAM~2847_combout\ $end
$var wire 1 A+ \RAM1|memRAM~2848_combout\ $end
$var wire 1 B+ \RAM1|memRAM~1166_q\ $end
$var wire 1 C+ \RAM1|memRAM~2849_combout\ $end
$var wire 1 D+ \RAM1|memRAM~2850_combout\ $end
$var wire 1 E+ \RAM1|memRAM~1294_q\ $end
$var wire 1 F+ \RAM1|memRAM~2851_combout\ $end
$var wire 1 G+ \RAM1|memRAM~2852_combout\ $end
$var wire 1 H+ \RAM1|memRAM~1422_q\ $end
$var wire 1 I+ \RAM1|memRAM~2853_combout\ $end
$var wire 1 J+ \RAM1|memRAM~2854_combout\ $end
$var wire 1 K+ \RAM1|memRAM~1550_q\ $end
$var wire 1 L+ \RAM1|memRAM~2251_combout\ $end
$var wire 1 M+ \RAM1|memRAM~2861_combout\ $end
$var wire 1 N+ \RAM1|memRAM~2862_combout\ $end
$var wire 1 O+ \RAM1|memRAM~1678_q\ $end
$var wire 1 P+ \RAM1|memRAM~2869_combout\ $end
$var wire 1 Q+ \RAM1|memRAM~2870_combout\ $end
$var wire 1 R+ \RAM1|memRAM~1806_q\ $end
$var wire 1 S+ \RAM1|memRAM~2877_combout\ $end
$var wire 1 T+ \RAM1|memRAM~2878_combout\ $end
$var wire 1 U+ \RAM1|memRAM~1934_q\ $end
$var wire 1 V+ \RAM1|memRAM~2885_combout\ $end
$var wire 1 W+ \RAM1|memRAM~2886_combout\ $end
$var wire 1 X+ \RAM1|memRAM~2062_q\ $end
$var wire 1 Y+ \RAM1|memRAM~2252_combout\ $end
$var wire 1 Z+ \RAM1|memRAM~2253_combout\ $end
$var wire 1 [+ \RAM1|memRAM~2254_combout\ $end
$var wire 1 \+ \MUX_ULA_MEM|saida_MUX[7]~7_combout\ $end
$var wire 1 ]+ \BANCO_REG|registrador~173_q\ $end
$var wire 1 ^+ \ROM1|memROM~19_combout\ $end
$var wire 1 _+ \ROM1|memROM~18_combout\ $end
$var wire 1 `+ \BANCO_REG|registrador~1128_combout\ $end
$var wire 1 a+ \BANCO_REG|registrador~1127_combout\ $end
$var wire 1 b+ \BANCO_REG|registrador~1130_combout\ $end
$var wire 1 c+ \ROM1|memROM~20_combout\ $end
$var wire 1 d+ \BANCO_REG|registrador~1129_combout\ $end
$var wire 1 e+ \BANCO_REG|saidaA[7]~89_combout\ $end
$var wire 1 f+ \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 g+ \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 h+ \RAM1|memRAM~2775_combout\ $end
$var wire 1 i+ \RAM1|memRAM~2776_combout\ $end
$var wire 1 j+ \RAM1|memRAM~301_q\ $end
$var wire 1 k+ \RAM1|memRAM~429_q\ $end
$var wire 1 l+ \RAM1|memRAM~2213_combout\ $end
$var wire 1 m+ \RAM1|memRAM~77_q\ $end
$var wire 1 n+ \RAM1|memRAM~205_q\ $end
$var wire 1 o+ \RAM1|memRAM~333_q\ $end
$var wire 1 p+ \RAM1|memRAM~461_q\ $end
$var wire 1 q+ \RAM1|memRAM~2214_combout\ $end
$var wire 1 r+ \RAM1|memRAM~109_q\ $end
$var wire 1 s+ \RAM1|memRAM~237_q\ $end
$var wire 1 t+ \RAM1|memRAM~365_q\ $end
$var wire 1 u+ \RAM1|memRAM~493_q\ $end
$var wire 1 v+ \RAM1|memRAM~2215_combout\ $end
$var wire 1 w+ \RAM1|memRAM~141_q\ $end
$var wire 1 x+ \RAM1|memRAM~269_q\ $end
$var wire 1 y+ \RAM1|memRAM~397_q\ $end
$var wire 1 z+ \RAM1|memRAM~525_q\ $end
$var wire 1 {+ \RAM1|memRAM~2216_combout\ $end
$var wire 1 |+ \RAM1|memRAM~2217_combout\ $end
$var wire 1 }+ \RAM1|memRAM~557_q\ $end
$var wire 1 ~+ \RAM1|memRAM~685_q\ $end
$var wire 1 !, \RAM1|memRAM~813_q\ $end
$var wire 1 ", \RAM1|memRAM~941_q\ $end
$var wire 1 #, \RAM1|memRAM~2218_combout\ $end
$var wire 1 $, \RAM1|memRAM~589_q\ $end
$var wire 1 %, \RAM1|memRAM~717_q\ $end
$var wire 1 &, \RAM1|memRAM~845_q\ $end
$var wire 1 ', \RAM1|memRAM~973_q\ $end
$var wire 1 (, \RAM1|memRAM~2219_combout\ $end
$var wire 1 ), \RAM1|memRAM~621_q\ $end
$var wire 1 *, \RAM1|memRAM~749_q\ $end
$var wire 1 +, \RAM1|memRAM~877_q\ $end
$var wire 1 ,, \RAM1|memRAM~1005_q\ $end
$var wire 1 -, \RAM1|memRAM~2220_combout\ $end
$var wire 1 ., \RAM1|memRAM~653_q\ $end
$var wire 1 /, \RAM1|memRAM~781_q\ $end
$var wire 1 0, \RAM1|memRAM~909_q\ $end
$var wire 1 1, \RAM1|memRAM~1037_q\ $end
$var wire 1 2, \RAM1|memRAM~2221_combout\ $end
$var wire 1 3, \RAM1|memRAM~2222_combout\ $end
$var wire 1 4, \RAM1|memRAM~1069_q\ $end
$var wire 1 5, \RAM1|memRAM~1101_q\ $end
$var wire 1 6, \RAM1|memRAM~1133_q\ $end
$var wire 1 7, \RAM1|memRAM~1165_q\ $end
$var wire 1 8, \RAM1|memRAM~2223_combout\ $end
$var wire 1 9, \RAM1|memRAM~1197_q\ $end
$var wire 1 :, \RAM1|memRAM~1229_q\ $end
$var wire 1 ;, \RAM1|memRAM~1261_q\ $end
$var wire 1 <, \RAM1|memRAM~1293_q\ $end
$var wire 1 =, \RAM1|memRAM~2224_combout\ $end
$var wire 1 >, \RAM1|memRAM~1325_q\ $end
$var wire 1 ?, \RAM1|memRAM~1357_q\ $end
$var wire 1 @, \RAM1|memRAM~1389_q\ $end
$var wire 1 A, \RAM1|memRAM~1421_q\ $end
$var wire 1 B, \RAM1|memRAM~2225_combout\ $end
$var wire 1 C, \RAM1|memRAM~1453_q\ $end
$var wire 1 D, \RAM1|memRAM~1485_q\ $end
$var wire 1 E, \RAM1|memRAM~1517_q\ $end
$var wire 1 F, \RAM1|memRAM~1549_q\ $end
$var wire 1 G, \RAM1|memRAM~2226_combout\ $end
$var wire 1 H, \RAM1|memRAM~2227_combout\ $end
$var wire 1 I, \RAM1|memRAM~1581_q\ $end
$var wire 1 J, \RAM1|memRAM~1709_q\ $end
$var wire 1 K, \RAM1|memRAM~1837_q\ $end
$var wire 1 L, \RAM1|memRAM~1965_q\ $end
$var wire 1 M, \RAM1|memRAM~2228_combout\ $end
$var wire 1 N, \RAM1|memRAM~1613_q\ $end
$var wire 1 O, \RAM1|memRAM~1741_q\ $end
$var wire 1 P, \RAM1|memRAM~1869_q\ $end
$var wire 1 Q, \RAM1|memRAM~1997_q\ $end
$var wire 1 R, \RAM1|memRAM~2229_combout\ $end
$var wire 1 S, \RAM1|memRAM~1645_q\ $end
$var wire 1 T, \RAM1|memRAM~1773_q\ $end
$var wire 1 U, \RAM1|memRAM~1901_q\ $end
$var wire 1 V, \RAM1|memRAM~2029_q\ $end
$var wire 1 W, \RAM1|memRAM~2230_combout\ $end
$var wire 1 X, \RAM1|memRAM~1677_q\ $end
$var wire 1 Y, \RAM1|memRAM~1805_q\ $end
$var wire 1 Z, \RAM1|memRAM~1933_q\ $end
$var wire 1 [, \RAM1|memRAM~2061_q\ $end
$var wire 1 \, \RAM1|memRAM~2231_combout\ $end
$var wire 1 ], \RAM1|memRAM~2232_combout\ $end
$var wire 1 ^, \RAM1|memRAM~2233_combout\ $end
$var wire 1 _, \MUX_ULA_MEM|saida_MUX[6]~6_combout\ $end
$var wire 1 `, \BANCO_REG|registrador~332_q\ $end
$var wire 1 a, \BANCO_REG|registrador~1121_combout\ $end
$var wire 1 b, \BANCO_REG|registrador~1120_combout\ $end
$var wire 1 c, \BANCO_REG|registrador~1119_combout\ $end
$var wire 1 d, \BANCO_REG|registrador~1118_combout\ $end
$var wire 1 e, \BANCO_REG|saidaA[6]~93_combout\ $end
$var wire 1 f, \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 g, \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 h, \RAM1|memRAM~2763_combout\ $end
$var wire 1 i, \RAM1|memRAM~2764_combout\ $end
$var wire 1 j, \RAM1|memRAM~108_q\ $end
$var wire 1 k, \RAM1|memRAM~140_q\ $end
$var wire 1 l, \RAM1|memRAM~2192_combout\ $end
$var wire 1 m, \RAM1|memRAM~556_q\ $end
$var wire 1 n, \RAM1|memRAM~588_q\ $end
$var wire 1 o, \RAM1|memRAM~620_q\ $end
$var wire 1 p, \RAM1|memRAM~652_q\ $end
$var wire 1 q, \RAM1|memRAM~2193_combout\ $end
$var wire 1 r, \RAM1|memRAM~1068_q\ $end
$var wire 1 s, \RAM1|memRAM~1100_q\ $end
$var wire 1 t, \RAM1|memRAM~1132_q\ $end
$var wire 1 u, \RAM1|memRAM~1164_q\ $end
$var wire 1 v, \RAM1|memRAM~2194_combout\ $end
$var wire 1 w, \RAM1|memRAM~1580_q\ $end
$var wire 1 x, \RAM1|memRAM~1612_q\ $end
$var wire 1 y, \RAM1|memRAM~1644_q\ $end
$var wire 1 z, \RAM1|memRAM~1676_q\ $end
$var wire 1 {, \RAM1|memRAM~2195_combout\ $end
$var wire 1 |, \RAM1|memRAM~2196_combout\ $end
$var wire 1 }, \RAM1|memRAM~172_q\ $end
$var wire 1 ~, \RAM1|memRAM~204_q\ $end
$var wire 1 !- \RAM1|memRAM~236_q\ $end
$var wire 1 "- \RAM1|memRAM~268_q\ $end
$var wire 1 #- \RAM1|memRAM~2197_combout\ $end
$var wire 1 $- \RAM1|memRAM~684_q\ $end
$var wire 1 %- \RAM1|memRAM~716_q\ $end
$var wire 1 &- \RAM1|memRAM~748_q\ $end
$var wire 1 '- \RAM1|memRAM~780_q\ $end
$var wire 1 (- \RAM1|memRAM~2198_combout\ $end
$var wire 1 )- \RAM1|memRAM~1196_q\ $end
$var wire 1 *- \RAM1|memRAM~1228_q\ $end
$var wire 1 +- \RAM1|memRAM~1260_q\ $end
$var wire 1 ,- \RAM1|memRAM~1292_q\ $end
$var wire 1 -- \RAM1|memRAM~2199_combout\ $end
$var wire 1 .- \RAM1|memRAM~1708_q\ $end
$var wire 1 /- \RAM1|memRAM~1740_q\ $end
$var wire 1 0- \RAM1|memRAM~1772_q\ $end
$var wire 1 1- \RAM1|memRAM~1804_q\ $end
$var wire 1 2- \RAM1|memRAM~2200_combout\ $end
$var wire 1 3- \RAM1|memRAM~2201_combout\ $end
$var wire 1 4- \RAM1|memRAM~300_q\ $end
$var wire 1 5- \RAM1|memRAM~332_q\ $end
$var wire 1 6- \RAM1|memRAM~364_q\ $end
$var wire 1 7- \RAM1|memRAM~396_q\ $end
$var wire 1 8- \RAM1|memRAM~2202_combout\ $end
$var wire 1 9- \RAM1|memRAM~812_q\ $end
$var wire 1 :- \RAM1|memRAM~844_q\ $end
$var wire 1 ;- \RAM1|memRAM~876_q\ $end
$var wire 1 <- \RAM1|memRAM~908_q\ $end
$var wire 1 =- \RAM1|memRAM~2203_combout\ $end
$var wire 1 >- \RAM1|memRAM~1324_q\ $end
$var wire 1 ?- \RAM1|memRAM~1356_q\ $end
$var wire 1 @- \RAM1|memRAM~1388_q\ $end
$var wire 1 A- \RAM1|memRAM~1420_q\ $end
$var wire 1 B- \RAM1|memRAM~2204_combout\ $end
$var wire 1 C- \RAM1|memRAM~1836_q\ $end
$var wire 1 D- \RAM1|memRAM~1868_q\ $end
$var wire 1 E- \RAM1|memRAM~1900_q\ $end
$var wire 1 F- \RAM1|memRAM~1932_q\ $end
$var wire 1 G- \RAM1|memRAM~2205_combout\ $end
$var wire 1 H- \RAM1|memRAM~2206_combout\ $end
$var wire 1 I- \RAM1|memRAM~428_q\ $end
$var wire 1 J- \RAM1|memRAM~940_q\ $end
$var wire 1 K- \RAM1|memRAM~1452_q\ $end
$var wire 1 L- \RAM1|memRAM~1964_q\ $end
$var wire 1 M- \RAM1|memRAM~2207_combout\ $end
$var wire 1 N- \RAM1|memRAM~460_q\ $end
$var wire 1 O- \RAM1|memRAM~972_q\ $end
$var wire 1 P- \RAM1|memRAM~1484_q\ $end
$var wire 1 Q- \RAM1|memRAM~1996_q\ $end
$var wire 1 R- \RAM1|memRAM~2208_combout\ $end
$var wire 1 S- \RAM1|memRAM~492_q\ $end
$var wire 1 T- \RAM1|memRAM~1004_q\ $end
$var wire 1 U- \RAM1|memRAM~1516_q\ $end
$var wire 1 V- \RAM1|memRAM~2028_q\ $end
$var wire 1 W- \RAM1|memRAM~2209_combout\ $end
$var wire 1 X- \RAM1|memRAM~524_q\ $end
$var wire 1 Y- \RAM1|memRAM~1036_q\ $end
$var wire 1 Z- \RAM1|memRAM~1548_q\ $end
$var wire 1 [- \RAM1|memRAM~2060_q\ $end
$var wire 1 \- \RAM1|memRAM~2210_combout\ $end
$var wire 1 ]- \RAM1|memRAM~2211_combout\ $end
$var wire 1 ^- \RAM1|memRAM~2212_combout\ $end
$var wire 1 _- \MUX_ULA_MEM|saida_MUX[5]~5_combout\ $end
$var wire 1 `- \BANCO_REG|registrador~363_q\ $end
$var wire 1 a- \BANCO_REG|registrador~1112_combout\ $end
$var wire 1 b- \BANCO_REG|registrador~1111_combout\ $end
$var wire 1 c- \BANCO_REG|registrador~1110_combout\ $end
$var wire 1 d- \BANCO_REG|registrador~1109_combout\ $end
$var wire 1 e- \BANCO_REG|saidaA[5]~97_combout\ $end
$var wire 1 f- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 g- \RAM1|memRAM~2791_combout\ $end
$var wire 1 h- \RAM1|memRAM~2792_combout\ $end
$var wire 1 i- \RAM1|memRAM~555_q\ $end
$var wire 1 j- \RAM1|memRAM~1067_q\ $end
$var wire 1 k- \RAM1|memRAM~1579_q\ $end
$var wire 1 l- \RAM1|memRAM~2171_combout\ $end
$var wire 1 m- \RAM1|memRAM~171_q\ $end
$var wire 1 n- \RAM1|memRAM~683_q\ $end
$var wire 1 o- \RAM1|memRAM~1195_q\ $end
$var wire 1 p- \RAM1|memRAM~1707_q\ $end
$var wire 1 q- \RAM1|memRAM~2172_combout\ $end
$var wire 1 r- \RAM1|memRAM~299_q\ $end
$var wire 1 s- \RAM1|memRAM~811_q\ $end
$var wire 1 t- \RAM1|memRAM~1323_q\ $end
$var wire 1 u- \RAM1|memRAM~1835_q\ $end
$var wire 1 v- \RAM1|memRAM~2173_combout\ $end
$var wire 1 w- \RAM1|memRAM~427_q\ $end
$var wire 1 x- \RAM1|memRAM~939_q\ $end
$var wire 1 y- \RAM1|memRAM~1451_q\ $end
$var wire 1 z- \RAM1|memRAM~1963_q\ $end
$var wire 1 {- \RAM1|memRAM~2174_combout\ $end
$var wire 1 |- \RAM1|memRAM~2175_combout\ $end
$var wire 1 }- \RAM1|memRAM~75_q\ $end
$var wire 1 ~- \RAM1|memRAM~587_q\ $end
$var wire 1 !. \RAM1|memRAM~1099_q\ $end
$var wire 1 ". \RAM1|memRAM~1611_q\ $end
$var wire 1 #. \RAM1|memRAM~2176_combout\ $end
$var wire 1 $. \RAM1|memRAM~203_q\ $end
$var wire 1 %. \RAM1|memRAM~715_q\ $end
$var wire 1 &. \RAM1|memRAM~1227_q\ $end
$var wire 1 '. \RAM1|memRAM~1739_q\ $end
$var wire 1 (. \RAM1|memRAM~2177_combout\ $end
$var wire 1 ). \RAM1|memRAM~331_q\ $end
$var wire 1 *. \RAM1|memRAM~843_q\ $end
$var wire 1 +. \RAM1|memRAM~1355_q\ $end
$var wire 1 ,. \RAM1|memRAM~1867_q\ $end
$var wire 1 -. \RAM1|memRAM~2178_combout\ $end
$var wire 1 .. \RAM1|memRAM~459_q\ $end
$var wire 1 /. \RAM1|memRAM~971_q\ $end
$var wire 1 0. \RAM1|memRAM~1483_q\ $end
$var wire 1 1. \RAM1|memRAM~1995_q\ $end
$var wire 1 2. \RAM1|memRAM~2179_combout\ $end
$var wire 1 3. \RAM1|memRAM~2180_combout\ $end
$var wire 1 4. \RAM1|memRAM~107_q\ $end
$var wire 1 5. \RAM1|memRAM~619_q\ $end
$var wire 1 6. \RAM1|memRAM~1131_q\ $end
$var wire 1 7. \RAM1|memRAM~1643_q\ $end
$var wire 1 8. \RAM1|memRAM~2181_combout\ $end
$var wire 1 9. \RAM1|memRAM~235_q\ $end
$var wire 1 :. \RAM1|memRAM~747_q\ $end
$var wire 1 ;. \RAM1|memRAM~1259_q\ $end
$var wire 1 <. \RAM1|memRAM~1771_q\ $end
$var wire 1 =. \RAM1|memRAM~2182_combout\ $end
$var wire 1 >. \RAM1|memRAM~363_q\ $end
$var wire 1 ?. \RAM1|memRAM~875_q\ $end
$var wire 1 @. \RAM1|memRAM~1387_q\ $end
$var wire 1 A. \RAM1|memRAM~1899_q\ $end
$var wire 1 B. \RAM1|memRAM~2183_combout\ $end
$var wire 1 C. \RAM1|memRAM~491_q\ $end
$var wire 1 D. \RAM1|memRAM~1003_q\ $end
$var wire 1 E. \RAM1|memRAM~1515_q\ $end
$var wire 1 F. \RAM1|memRAM~2027_q\ $end
$var wire 1 G. \RAM1|memRAM~2184_combout\ $end
$var wire 1 H. \RAM1|memRAM~2185_combout\ $end
$var wire 1 I. \RAM1|memRAM~139_q\ $end
$var wire 1 J. \RAM1|memRAM~267_q\ $end
$var wire 1 K. \RAM1|memRAM~395_q\ $end
$var wire 1 L. \RAM1|memRAM~523_q\ $end
$var wire 1 M. \RAM1|memRAM~2186_combout\ $end
$var wire 1 N. \RAM1|memRAM~651_q\ $end
$var wire 1 O. \RAM1|memRAM~779_q\ $end
$var wire 1 P. \RAM1|memRAM~907_q\ $end
$var wire 1 Q. \RAM1|memRAM~1035_q\ $end
$var wire 1 R. \RAM1|memRAM~2187_combout\ $end
$var wire 1 S. \RAM1|memRAM~1163_q\ $end
$var wire 1 T. \RAM1|memRAM~1291_q\ $end
$var wire 1 U. \RAM1|memRAM~1419_q\ $end
$var wire 1 V. \RAM1|memRAM~1547_q\ $end
$var wire 1 W. \RAM1|memRAM~2188_combout\ $end
$var wire 1 X. \RAM1|memRAM~1675_q\ $end
$var wire 1 Y. \RAM1|memRAM~1803_q\ $end
$var wire 1 Z. \RAM1|memRAM~1931_q\ $end
$var wire 1 [. \RAM1|memRAM~2059_q\ $end
$var wire 1 \. \RAM1|memRAM~2189_combout\ $end
$var wire 1 ]. \RAM1|memRAM~2190_combout\ $end
$var wire 1 ^. \RAM1|memRAM~2191_combout\ $end
$var wire 1 _. \MUX_ULA_MEM|saida_MUX[4]~4_combout\ $end
$var wire 1 `. \BANCO_REG|registrador~42_q\ $end
$var wire 1 a. \BANCO_REG|registrador~1099_combout\ $end
$var wire 1 b. \BANCO_REG|registrador~1100_combout\ $end
$var wire 1 c. \BANCO_REG|registrador~1101_combout\ $end
$var wire 1 d. \BANCO_REG|registrador~1102_combout\ $end
$var wire 1 e. \BANCO_REG|registrador~1103_combout\ $end
$var wire 1 f. \BANCO_REG|saidaA[4]~3_combout\ $end
$var wire 1 g. \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 h. \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 i. \RAM1|memRAM~2767_combout\ $end
$var wire 1 j. \RAM1|memRAM~2768_combout\ $end
$var wire 1 k. \RAM1|memRAM~170_q\ $end
$var wire 1 l. \RAM1|memRAM~298_q\ $end
$var wire 1 m. \RAM1|memRAM~426_q\ $end
$var wire 1 n. \RAM1|memRAM~2150_combout\ $end
$var wire 1 o. \RAM1|memRAM~74_q\ $end
$var wire 1 p. \RAM1|memRAM~202_q\ $end
$var wire 1 q. \RAM1|memRAM~330_q\ $end
$var wire 1 r. \RAM1|memRAM~458_q\ $end
$var wire 1 s. \RAM1|memRAM~2151_combout\ $end
$var wire 1 t. \RAM1|memRAM~106_q\ $end
$var wire 1 u. \RAM1|memRAM~234_q\ $end
$var wire 1 v. \RAM1|memRAM~362_q\ $end
$var wire 1 w. \RAM1|memRAM~490_q\ $end
$var wire 1 x. \RAM1|memRAM~2152_combout\ $end
$var wire 1 y. \RAM1|memRAM~138_q\ $end
$var wire 1 z. \RAM1|memRAM~266_q\ $end
$var wire 1 {. \RAM1|memRAM~394_q\ $end
$var wire 1 |. \RAM1|memRAM~522_q\ $end
$var wire 1 }. \RAM1|memRAM~2153_combout\ $end
$var wire 1 ~. \RAM1|memRAM~2154_combout\ $end
$var wire 1 !/ \RAM1|memRAM~554_q\ $end
$var wire 1 "/ \RAM1|memRAM~682_q\ $end
$var wire 1 #/ \RAM1|memRAM~810_q\ $end
$var wire 1 $/ \RAM1|memRAM~938_q\ $end
$var wire 1 %/ \RAM1|memRAM~2155_combout\ $end
$var wire 1 &/ \RAM1|memRAM~586_q\ $end
$var wire 1 '/ \RAM1|memRAM~714_q\ $end
$var wire 1 (/ \RAM1|memRAM~842_q\ $end
$var wire 1 )/ \RAM1|memRAM~970_q\ $end
$var wire 1 */ \RAM1|memRAM~2156_combout\ $end
$var wire 1 +/ \RAM1|memRAM~618_q\ $end
$var wire 1 ,/ \RAM1|memRAM~746_q\ $end
$var wire 1 -/ \RAM1|memRAM~874_q\ $end
$var wire 1 ./ \RAM1|memRAM~1002_q\ $end
$var wire 1 // \RAM1|memRAM~2157_combout\ $end
$var wire 1 0/ \RAM1|memRAM~650_q\ $end
$var wire 1 1/ \RAM1|memRAM~778_q\ $end
$var wire 1 2/ \RAM1|memRAM~906_q\ $end
$var wire 1 3/ \RAM1|memRAM~1034_q\ $end
$var wire 1 4/ \RAM1|memRAM~2158_combout\ $end
$var wire 1 5/ \RAM1|memRAM~2159_combout\ $end
$var wire 1 6/ \RAM1|memRAM~1066_q\ $end
$var wire 1 7/ \RAM1|memRAM~1194_q\ $end
$var wire 1 8/ \RAM1|memRAM~1322_q\ $end
$var wire 1 9/ \RAM1|memRAM~1450_q\ $end
$var wire 1 :/ \RAM1|memRAM~2160_combout\ $end
$var wire 1 ;/ \RAM1|memRAM~1098_q\ $end
$var wire 1 </ \RAM1|memRAM~1226_q\ $end
$var wire 1 =/ \RAM1|memRAM~1354_q\ $end
$var wire 1 >/ \RAM1|memRAM~1482_q\ $end
$var wire 1 ?/ \RAM1|memRAM~2161_combout\ $end
$var wire 1 @/ \RAM1|memRAM~1130_q\ $end
$var wire 1 A/ \RAM1|memRAM~1258_q\ $end
$var wire 1 B/ \RAM1|memRAM~1386_q\ $end
$var wire 1 C/ \RAM1|memRAM~1514_q\ $end
$var wire 1 D/ \RAM1|memRAM~2162_combout\ $end
$var wire 1 E/ \RAM1|memRAM~1162_q\ $end
$var wire 1 F/ \RAM1|memRAM~1290_q\ $end
$var wire 1 G/ \RAM1|memRAM~1418_q\ $end
$var wire 1 H/ \RAM1|memRAM~1546_q\ $end
$var wire 1 I/ \RAM1|memRAM~2163_combout\ $end
$var wire 1 J/ \RAM1|memRAM~2164_combout\ $end
$var wire 1 K/ \RAM1|memRAM~1578_q\ $end
$var wire 1 L/ \RAM1|memRAM~1706_q\ $end
$var wire 1 M/ \RAM1|memRAM~1834_q\ $end
$var wire 1 N/ \RAM1|memRAM~1962_q\ $end
$var wire 1 O/ \RAM1|memRAM~2165_combout\ $end
$var wire 1 P/ \RAM1|memRAM~1610_q\ $end
$var wire 1 Q/ \RAM1|memRAM~1738_q\ $end
$var wire 1 R/ \RAM1|memRAM~1866_q\ $end
$var wire 1 S/ \RAM1|memRAM~1994_q\ $end
$var wire 1 T/ \RAM1|memRAM~2166_combout\ $end
$var wire 1 U/ \RAM1|memRAM~1642_q\ $end
$var wire 1 V/ \RAM1|memRAM~1770_q\ $end
$var wire 1 W/ \RAM1|memRAM~1898_q\ $end
$var wire 1 X/ \RAM1|memRAM~2026_q\ $end
$var wire 1 Y/ \RAM1|memRAM~2167_combout\ $end
$var wire 1 Z/ \RAM1|memRAM~1674_q\ $end
$var wire 1 [/ \RAM1|memRAM~1802_q\ $end
$var wire 1 \/ \RAM1|memRAM~1930_q\ $end
$var wire 1 ]/ \RAM1|memRAM~2058_q\ $end
$var wire 1 ^/ \RAM1|memRAM~2168_combout\ $end
$var wire 1 _/ \RAM1|memRAM~2169_combout\ $end
$var wire 1 `/ \RAM1|memRAM~2170_combout\ $end
$var wire 1 a/ \MUX_ULA_MEM|saida_MUX[3]~3_combout\ $end
$var wire 1 b/ \BANCO_REG|registrador~1385_combout\ $end
$var wire 1 c/ \BANCO_REG|registrador~41_q\ $end
$var wire 1 d/ \BANCO_REG|registrador~1089_combout\ $end
$var wire 1 e/ \BANCO_REG|registrador~1090_combout\ $end
$var wire 1 f/ \BANCO_REG|registrador~1091_combout\ $end
$var wire 1 g/ \BANCO_REG|registrador~1092_combout\ $end
$var wire 1 h/ \BANCO_REG|registrador~1093_combout\ $end
$var wire 1 i/ \ULA1|ULA4|Somador|saida~0_combout\ $end
$var wire 1 j/ \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 k/ \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 l/ \RAM1|memRAM~2761_combout\ $end
$var wire 1 m/ \RAM1|memRAM~2762_combout\ $end
$var wire 1 n/ \RAM1|memRAM~73_q\ $end
$var wire 1 o/ \RAM1|memRAM~105_q\ $end
$var wire 1 p/ \RAM1|memRAM~137_q\ $end
$var wire 1 q/ \RAM1|memRAM~2129_combout\ $end
$var wire 1 r/ \RAM1|memRAM~553_q\ $end
$var wire 1 s/ \RAM1|memRAM~585_q\ $end
$var wire 1 t/ \RAM1|memRAM~617_q\ $end
$var wire 1 u/ \RAM1|memRAM~649_q\ $end
$var wire 1 v/ \RAM1|memRAM~2130_combout\ $end
$var wire 1 w/ \RAM1|memRAM~1065_q\ $end
$var wire 1 x/ \RAM1|memRAM~1097_q\ $end
$var wire 1 y/ \RAM1|memRAM~1129_q\ $end
$var wire 1 z/ \RAM1|memRAM~1161_q\ $end
$var wire 1 {/ \RAM1|memRAM~2131_combout\ $end
$var wire 1 |/ \RAM1|memRAM~1577_q\ $end
$var wire 1 }/ \RAM1|memRAM~1609_q\ $end
$var wire 1 ~/ \RAM1|memRAM~1641_q\ $end
$var wire 1 !0 \RAM1|memRAM~1673_q\ $end
$var wire 1 "0 \RAM1|memRAM~2132_combout\ $end
$var wire 1 #0 \RAM1|memRAM~2133_combout\ $end
$var wire 1 $0 \RAM1|memRAM~169_q\ $end
$var wire 1 %0 \RAM1|memRAM~201_q\ $end
$var wire 1 &0 \RAM1|memRAM~233_q\ $end
$var wire 1 '0 \RAM1|memRAM~265_q\ $end
$var wire 1 (0 \RAM1|memRAM~2134_combout\ $end
$var wire 1 )0 \RAM1|memRAM~681_q\ $end
$var wire 1 *0 \RAM1|memRAM~713_q\ $end
$var wire 1 +0 \RAM1|memRAM~745_q\ $end
$var wire 1 ,0 \RAM1|memRAM~777_q\ $end
$var wire 1 -0 \RAM1|memRAM~2135_combout\ $end
$var wire 1 .0 \RAM1|memRAM~1193_q\ $end
$var wire 1 /0 \RAM1|memRAM~1225_q\ $end
$var wire 1 00 \RAM1|memRAM~1257_q\ $end
$var wire 1 10 \RAM1|memRAM~1289_q\ $end
$var wire 1 20 \RAM1|memRAM~2136_combout\ $end
$var wire 1 30 \RAM1|memRAM~1705_q\ $end
$var wire 1 40 \RAM1|memRAM~1737_q\ $end
$var wire 1 50 \RAM1|memRAM~1769_q\ $end
$var wire 1 60 \RAM1|memRAM~1801_q\ $end
$var wire 1 70 \RAM1|memRAM~2137_combout\ $end
$var wire 1 80 \RAM1|memRAM~2138_combout\ $end
$var wire 1 90 \RAM1|memRAM~297_q\ $end
$var wire 1 :0 \RAM1|memRAM~809_q\ $end
$var wire 1 ;0 \RAM1|memRAM~1321_q\ $end
$var wire 1 <0 \RAM1|memRAM~1833_q\ $end
$var wire 1 =0 \RAM1|memRAM~2139_combout\ $end
$var wire 1 >0 \RAM1|memRAM~329_q\ $end
$var wire 1 ?0 \RAM1|memRAM~841_q\ $end
$var wire 1 @0 \RAM1|memRAM~1353_q\ $end
$var wire 1 A0 \RAM1|memRAM~1865_q\ $end
$var wire 1 B0 \RAM1|memRAM~2140_combout\ $end
$var wire 1 C0 \RAM1|memRAM~361_q\ $end
$var wire 1 D0 \RAM1|memRAM~873_q\ $end
$var wire 1 E0 \RAM1|memRAM~1385_q\ $end
$var wire 1 F0 \RAM1|memRAM~1897_q\ $end
$var wire 1 G0 \RAM1|memRAM~2141_combout\ $end
$var wire 1 H0 \RAM1|memRAM~393_q\ $end
$var wire 1 I0 \RAM1|memRAM~905_q\ $end
$var wire 1 J0 \RAM1|memRAM~1417_q\ $end
$var wire 1 K0 \RAM1|memRAM~1929_q\ $end
$var wire 1 L0 \RAM1|memRAM~2142_combout\ $end
$var wire 1 M0 \RAM1|memRAM~2143_combout\ $end
$var wire 1 N0 \RAM1|memRAM~425_q\ $end
$var wire 1 O0 \RAM1|memRAM~457_q\ $end
$var wire 1 P0 \RAM1|memRAM~489_q\ $end
$var wire 1 Q0 \RAM1|memRAM~521_q\ $end
$var wire 1 R0 \RAM1|memRAM~2144_combout\ $end
$var wire 1 S0 \RAM1|memRAM~937_q\ $end
$var wire 1 T0 \RAM1|memRAM~969_q\ $end
$var wire 1 U0 \RAM1|memRAM~1001_q\ $end
$var wire 1 V0 \RAM1|memRAM~1033_q\ $end
$var wire 1 W0 \RAM1|memRAM~2145_combout\ $end
$var wire 1 X0 \RAM1|memRAM~1449_q\ $end
$var wire 1 Y0 \RAM1|memRAM~1481_q\ $end
$var wire 1 Z0 \RAM1|memRAM~1513_q\ $end
$var wire 1 [0 \RAM1|memRAM~1545_q\ $end
$var wire 1 \0 \RAM1|memRAM~2146_combout\ $end
$var wire 1 ]0 \RAM1|memRAM~1961_q\ $end
$var wire 1 ^0 \RAM1|memRAM~1993_q\ $end
$var wire 1 _0 \RAM1|memRAM~2025_q\ $end
$var wire 1 `0 \RAM1|memRAM~2057_q\ $end
$var wire 1 a0 \RAM1|memRAM~2147_combout\ $end
$var wire 1 b0 \RAM1|memRAM~2148_combout\ $end
$var wire 1 c0 \RAM1|memRAM~2149_combout\ $end
$var wire 1 d0 \MUX_ULA_MEM|saida_MUX[2]~2_combout\ $end
$var wire 1 e0 \BANCO_REG|registrador~360_q\ $end
$var wire 1 f0 \BANCO_REG|registrador~1083_combout\ $end
$var wire 1 g0 \BANCO_REG|registrador~1082_combout\ $end
$var wire 1 h0 \BANCO_REG|registrador~1081_combout\ $end
$var wire 1 i0 \BANCO_REG|registrador~1080_combout\ $end
$var wire 1 j0 \BANCO_REG|saidaA[2]~101_combout\ $end
$var wire 1 k0 \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 l0 \RAM1|memRAM~2759_combout\ $end
$var wire 1 m0 \RAM1|memRAM~2760_combout\ $end
$var wire 1 n0 \RAM1|memRAM~66_q\ $end
$var wire 1 o0 \RAM1|memRAM~194_q\ $end
$var wire 1 p0 \RAM1|memRAM~322_q\ $end
$var wire 1 q0 \RAM1|memRAM~450_q\ $end
$var wire 1 r0 \RAM1|memRAM~2654_combout\ $end
$var wire 1 s0 \RAM1|memRAM~98_q\ $end
$var wire 1 t0 \RAM1|memRAM~226_q\ $end
$var wire 1 u0 \RAM1|memRAM~354_q\ $end
$var wire 1 v0 \RAM1|memRAM~482_q\ $end
$var wire 1 w0 \RAM1|memRAM~2655_combout\ $end
$var wire 1 x0 \RAM1|memRAM~130_q\ $end
$var wire 1 y0 \RAM1|memRAM~258_q\ $end
$var wire 1 z0 \RAM1|memRAM~386_q\ $end
$var wire 1 {0 \RAM1|memRAM~514_q\ $end
$var wire 1 |0 \RAM1|memRAM~2656_combout\ $end
$var wire 1 }0 \RAM1|memRAM~162_q\ $end
$var wire 1 ~0 \RAM1|memRAM~290_q\ $end
$var wire 1 !1 \RAM1|memRAM~418_q\ $end
$var wire 1 "1 \RAM1|memRAM~546_q\ $end
$var wire 1 #1 \RAM1|memRAM~2657_combout\ $end
$var wire 1 $1 \RAM1|memRAM~2658_combout\ $end
$var wire 1 %1 \RAM1|memRAM~578_q\ $end
$var wire 1 &1 \RAM1|memRAM~706_q\ $end
$var wire 1 '1 \RAM1|memRAM~834_q\ $end
$var wire 1 (1 \RAM1|memRAM~962_q\ $end
$var wire 1 )1 \RAM1|memRAM~2659_combout\ $end
$var wire 1 *1 \RAM1|memRAM~610_q\ $end
$var wire 1 +1 \RAM1|memRAM~738_q\ $end
$var wire 1 ,1 \RAM1|memRAM~866_q\ $end
$var wire 1 -1 \RAM1|memRAM~994_q\ $end
$var wire 1 .1 \RAM1|memRAM~2660_combout\ $end
$var wire 1 /1 \RAM1|memRAM~642_q\ $end
$var wire 1 01 \RAM1|memRAM~770_q\ $end
$var wire 1 11 \RAM1|memRAM~898_q\ $end
$var wire 1 21 \RAM1|memRAM~1026_q\ $end
$var wire 1 31 \RAM1|memRAM~2661_combout\ $end
$var wire 1 41 \RAM1|memRAM~674_q\ $end
$var wire 1 51 \RAM1|memRAM~802_q\ $end
$var wire 1 61 \RAM1|memRAM~930_q\ $end
$var wire 1 71 \RAM1|memRAM~1058_q\ $end
$var wire 1 81 \RAM1|memRAM~2662_combout\ $end
$var wire 1 91 \RAM1|memRAM~2663_combout\ $end
$var wire 1 :1 \RAM1|memRAM~1090_q\ $end
$var wire 1 ;1 \RAM1|memRAM~1122_q\ $end
$var wire 1 <1 \RAM1|memRAM~1154_q\ $end
$var wire 1 =1 \RAM1|memRAM~1186_q\ $end
$var wire 1 >1 \RAM1|memRAM~2664_combout\ $end
$var wire 1 ?1 \RAM1|memRAM~1218_q\ $end
$var wire 1 @1 \RAM1|memRAM~1250_q\ $end
$var wire 1 A1 \RAM1|memRAM~1282_q\ $end
$var wire 1 B1 \RAM1|memRAM~1314_q\ $end
$var wire 1 C1 \RAM1|memRAM~2665_combout\ $end
$var wire 1 D1 \RAM1|memRAM~1346_q\ $end
$var wire 1 E1 \RAM1|memRAM~1378_q\ $end
$var wire 1 F1 \RAM1|memRAM~1410_q\ $end
$var wire 1 G1 \RAM1|memRAM~1442_q\ $end
$var wire 1 H1 \RAM1|memRAM~2666_combout\ $end
$var wire 1 I1 \RAM1|memRAM~1474_q\ $end
$var wire 1 J1 \RAM1|memRAM~1506_q\ $end
$var wire 1 K1 \RAM1|memRAM~1538_q\ $end
$var wire 1 L1 \RAM1|memRAM~1570_q\ $end
$var wire 1 M1 \RAM1|memRAM~2667_combout\ $end
$var wire 1 N1 \RAM1|memRAM~2668_combout\ $end
$var wire 1 O1 \RAM1|memRAM~1602_q\ $end
$var wire 1 P1 \RAM1|memRAM~1730_q\ $end
$var wire 1 Q1 \RAM1|memRAM~1858_q\ $end
$var wire 1 R1 \RAM1|memRAM~1986_q\ $end
$var wire 1 S1 \RAM1|memRAM~2669_combout\ $end
$var wire 1 T1 \RAM1|memRAM~1634_q\ $end
$var wire 1 U1 \RAM1|memRAM~1762_q\ $end
$var wire 1 V1 \RAM1|memRAM~1890_q\ $end
$var wire 1 W1 \RAM1|memRAM~2018_q\ $end
$var wire 1 X1 \RAM1|memRAM~2670_combout\ $end
$var wire 1 Y1 \RAM1|memRAM~1666_q\ $end
$var wire 1 Z1 \RAM1|memRAM~1794_q\ $end
$var wire 1 [1 \RAM1|memRAM~1922_q\ $end
$var wire 1 \1 \RAM1|memRAM~2050_q\ $end
$var wire 1 ]1 \RAM1|memRAM~2671_combout\ $end
$var wire 1 ^1 \RAM1|memRAM~1698_q\ $end
$var wire 1 _1 \RAM1|memRAM~1826_q\ $end
$var wire 1 `1 \RAM1|memRAM~1954_q\ $end
$var wire 1 a1 \RAM1|memRAM~2082_q\ $end
$var wire 1 b1 \RAM1|memRAM~2672_combout\ $end
$var wire 1 c1 \RAM1|memRAM~2673_combout\ $end
$var wire 1 d1 \RAM1|memRAM~2674_combout\ $end
$var wire 1 e1 \MUX_ULA_MEM|saida_MUX[27]~29_combout\ $end
$var wire 1 f1 \MUX_ULA_MEM|saida_MUX[27]~30_combout\ $end
$var wire 1 g1 \BANCO_REG|registrador~353_q\ $end
$var wire 1 h1 \BANCO_REG|registrador~1313_combout\ $end
$var wire 1 i1 \BANCO_REG|registrador~1312_combout\ $end
$var wire 1 j1 \BANCO_REG|registrador~1311_combout\ $end
$var wire 1 k1 \BANCO_REG|registrador~1310_combout\ $end
$var wire 1 l1 \BANCO_REG|saidaA[27]~21_combout\ $end
$var wire 1 m1 \BANCO_REG|registrador~66_q\ $end
$var wire 1 n1 \BANCO_REG|registrador~98_q\ $end
$var wire 1 o1 \BANCO_REG|registrador~130_q\ $end
$var wire 1 p1 \BANCO_REG|registrador~162_q\ $end
$var wire 1 q1 \BANCO_REG|registrador~1323_combout\ $end
$var wire 1 r1 \BANCO_REG|registrador~226_q\ $end
$var wire 1 s1 \BANCO_REG|registrador~258_q\ $end
$var wire 1 t1 \BANCO_REG|registrador~290_q\ $end
$var wire 1 u1 \BANCO_REG|registrador~1324_combout\ $end
$var wire 1 v1 \BANCO_REG|registrador~322_q\ $end
$var wire 1 w1 \BANCO_REG|registrador~354_q\ $end
$var wire 1 x1 \BANCO_REG|registrador~386_q\ $end
$var wire 1 y1 \BANCO_REG|registrador~418_q\ $end
$var wire 1 z1 \BANCO_REG|registrador~1325_combout\ $end
$var wire 1 {1 \BANCO_REG|registrador~450_q\ $end
$var wire 1 |1 \BANCO_REG|registrador~482_q\ $end
$var wire 1 }1 \BANCO_REG|registrador~514_q\ $end
$var wire 1 ~1 \BANCO_REG|registrador~546_q\ $end
$var wire 1 !2 \BANCO_REG|registrador~1326_combout\ $end
$var wire 1 "2 \BANCO_REG|registrador~1327_combout\ $end
$var wire 1 #2 \BANCO_REG|saidaB[28]~16_combout\ $end
$var wire 1 $2 \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 %2 \ULA1|ULA29|Somador|saida~0_combout\ $end
$var wire 1 &2 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 '2 \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 (2 \RAM1|memRAM~67_q\ $end
$var wire 1 )2 \RAM1|memRAM~579_q\ $end
$var wire 1 *2 \RAM1|memRAM~1091_q\ $end
$var wire 1 +2 \RAM1|memRAM~1603_q\ $end
$var wire 1 ,2 \RAM1|memRAM~2675_combout\ $end
$var wire 1 -2 \RAM1|memRAM~195_q\ $end
$var wire 1 .2 \RAM1|memRAM~707_q\ $end
$var wire 1 /2 \RAM1|memRAM~1219_q\ $end
$var wire 1 02 \RAM1|memRAM~1731_q\ $end
$var wire 1 12 \RAM1|memRAM~2676_combout\ $end
$var wire 1 22 \RAM1|memRAM~323_q\ $end
$var wire 1 32 \RAM1|memRAM~835_q\ $end
$var wire 1 42 \RAM1|memRAM~1347_q\ $end
$var wire 1 52 \RAM1|memRAM~1859_q\ $end
$var wire 1 62 \RAM1|memRAM~2677_combout\ $end
$var wire 1 72 \RAM1|memRAM~451_q\ $end
$var wire 1 82 \RAM1|memRAM~963_q\ $end
$var wire 1 92 \RAM1|memRAM~1475_q\ $end
$var wire 1 :2 \RAM1|memRAM~1987_q\ $end
$var wire 1 ;2 \RAM1|memRAM~2678_combout\ $end
$var wire 1 <2 \RAM1|memRAM~2679_combout\ $end
$var wire 1 =2 \RAM1|memRAM~99_q\ $end
$var wire 1 >2 \RAM1|memRAM~611_q\ $end
$var wire 1 ?2 \RAM1|memRAM~1123_q\ $end
$var wire 1 @2 \RAM1|memRAM~1635_q\ $end
$var wire 1 A2 \RAM1|memRAM~2680_combout\ $end
$var wire 1 B2 \RAM1|memRAM~227_q\ $end
$var wire 1 C2 \RAM1|memRAM~739_q\ $end
$var wire 1 D2 \RAM1|memRAM~1251_q\ $end
$var wire 1 E2 \RAM1|memRAM~1763_q\ $end
$var wire 1 F2 \RAM1|memRAM~2681_combout\ $end
$var wire 1 G2 \RAM1|memRAM~355_q\ $end
$var wire 1 H2 \RAM1|memRAM~867_q\ $end
$var wire 1 I2 \RAM1|memRAM~1379_q\ $end
$var wire 1 J2 \RAM1|memRAM~1891_q\ $end
$var wire 1 K2 \RAM1|memRAM~2682_combout\ $end
$var wire 1 L2 \RAM1|memRAM~483_q\ $end
$var wire 1 M2 \RAM1|memRAM~995_q\ $end
$var wire 1 N2 \RAM1|memRAM~1507_q\ $end
$var wire 1 O2 \RAM1|memRAM~2019_q\ $end
$var wire 1 P2 \RAM1|memRAM~2683_combout\ $end
$var wire 1 Q2 \RAM1|memRAM~2684_combout\ $end
$var wire 1 R2 \RAM1|memRAM~131_q\ $end
$var wire 1 S2 \RAM1|memRAM~643_q\ $end
$var wire 1 T2 \RAM1|memRAM~1155_q\ $end
$var wire 1 U2 \RAM1|memRAM~1667_q\ $end
$var wire 1 V2 \RAM1|memRAM~2685_combout\ $end
$var wire 1 W2 \RAM1|memRAM~259_q\ $end
$var wire 1 X2 \RAM1|memRAM~771_q\ $end
$var wire 1 Y2 \RAM1|memRAM~1283_q\ $end
$var wire 1 Z2 \RAM1|memRAM~1795_q\ $end
$var wire 1 [2 \RAM1|memRAM~2686_combout\ $end
$var wire 1 \2 \RAM1|memRAM~387_q\ $end
$var wire 1 ]2 \RAM1|memRAM~899_q\ $end
$var wire 1 ^2 \RAM1|memRAM~1411_q\ $end
$var wire 1 _2 \RAM1|memRAM~1923_q\ $end
$var wire 1 `2 \RAM1|memRAM~2687_combout\ $end
$var wire 1 a2 \RAM1|memRAM~515_q\ $end
$var wire 1 b2 \RAM1|memRAM~1027_q\ $end
$var wire 1 c2 \RAM1|memRAM~1539_q\ $end
$var wire 1 d2 \RAM1|memRAM~2051_q\ $end
$var wire 1 e2 \RAM1|memRAM~2688_combout\ $end
$var wire 1 f2 \RAM1|memRAM~2689_combout\ $end
$var wire 1 g2 \RAM1|memRAM~163_q\ $end
$var wire 1 h2 \RAM1|memRAM~291_q\ $end
$var wire 1 i2 \RAM1|memRAM~419_q\ $end
$var wire 1 j2 \RAM1|memRAM~547_q\ $end
$var wire 1 k2 \RAM1|memRAM~2690_combout\ $end
$var wire 1 l2 \RAM1|memRAM~675_q\ $end
$var wire 1 m2 \RAM1|memRAM~803_q\ $end
$var wire 1 n2 \RAM1|memRAM~931_q\ $end
$var wire 1 o2 \RAM1|memRAM~1059_q\ $end
$var wire 1 p2 \RAM1|memRAM~2691_combout\ $end
$var wire 1 q2 \RAM1|memRAM~1187_q\ $end
$var wire 1 r2 \RAM1|memRAM~1315_q\ $end
$var wire 1 s2 \RAM1|memRAM~1443_q\ $end
$var wire 1 t2 \RAM1|memRAM~1571_q\ $end
$var wire 1 u2 \RAM1|memRAM~2692_combout\ $end
$var wire 1 v2 \RAM1|memRAM~1699_q\ $end
$var wire 1 w2 \RAM1|memRAM~1827_q\ $end
$var wire 1 x2 \RAM1|memRAM~1955_q\ $end
$var wire 1 y2 \RAM1|memRAM~2083_q\ $end
$var wire 1 z2 \RAM1|memRAM~2693_combout\ $end
$var wire 1 {2 \RAM1|memRAM~2694_combout\ $end
$var wire 1 |2 \RAM1|memRAM~2695_combout\ $end
$var wire 1 }2 \MUX_ULA_MEM|saida_MUX[28]~31_combout\ $end
$var wire 1 ~2 \BANCO_REG|registrador~194_q\ $end
$var wire 1 !3 \BANCO_REG|registrador~1320_combout\ $end
$var wire 1 "3 \BANCO_REG|registrador~1319_combout\ $end
$var wire 1 #3 \BANCO_REG|registrador~1322_combout\ $end
$var wire 1 $3 \BANCO_REG|registrador~1321_combout\ $end
$var wire 1 %3 \BANCO_REG|saidaA[28]~17_combout\ $end
$var wire 1 &3 \ULA1|ULA30|Somador|cOut~0_combout\ $end
$var wire 1 '3 \BANCO_REG|registrador~1403_combout\ $end
$var wire 1 (3 \BANCO_REG|registrador~67_q\ $end
$var wire 1 )3 \BANCO_REG|registrador~99_q\ $end
$var wire 1 *3 \BANCO_REG|registrador~195_q\ $end
$var wire 1 +3 \BANCO_REG|registrador~227_q\ $end
$var wire 1 ,3 \BANCO_REG|registrador~1332_combout\ $end
$var wire 1 -3 \BANCO_REG|registrador~131_q\ $end
$var wire 1 .3 \BANCO_REG|registrador~163_q\ $end
$var wire 1 /3 \BANCO_REG|registrador~259_q\ $end
$var wire 1 03 \BANCO_REG|registrador~291_q\ $end
$var wire 1 13 \BANCO_REG|registrador~1333_combout\ $end
$var wire 1 23 \BANCO_REG|registrador~323_q\ $end
$var wire 1 33 \BANCO_REG|registrador~355_q\ $end
$var wire 1 43 \BANCO_REG|registrador~451_q\ $end
$var wire 1 53 \BANCO_REG|registrador~483_q\ $end
$var wire 1 63 \BANCO_REG|registrador~1334_combout\ $end
$var wire 1 73 \BANCO_REG|registrador~419_q\ $end
$var wire 1 83 \BANCO_REG|registrador~515_q\ $end
$var wire 1 93 \BANCO_REG|registrador~547_q\ $end
$var wire 1 :3 \BANCO_REG|registrador~1335_combout\ $end
$var wire 1 ;3 \BANCO_REG|registrador~1336_combout\ $end
$var wire 1 <3 \BANCO_REG|saidaB[29]~17_combout\ $end
$var wire 1 =3 \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 >3 \ULA1|ULA30|Somador|cOut~1_combout\ $end
$var wire 1 ?3 \BANCO_REG|registrador~68_q\ $end
$var wire 1 @3 \BANCO_REG|registrador~196_q\ $end
$var wire 1 A3 \BANCO_REG|registrador~132_q\ $end
$var wire 1 B3 \BANCO_REG|registrador~260_q\ $end
$var wire 1 C3 \BANCO_REG|registrador~1341_combout\ $end
$var wire 1 D3 \BANCO_REG|registrador~100_q\ $end
$var wire 1 E3 \BANCO_REG|registrador~228_q\ $end
$var wire 1 F3 \BANCO_REG|registrador~164_q\ $end
$var wire 1 G3 \BANCO_REG|registrador~292_q\ $end
$var wire 1 H3 \BANCO_REG|registrador~1342_combout\ $end
$var wire 1 I3 \BANCO_REG|registrador~324_q\ $end
$var wire 1 J3 \BANCO_REG|registrador~452_q\ $end
$var wire 1 K3 \BANCO_REG|registrador~388_q\ $end
$var wire 1 L3 \BANCO_REG|registrador~516_q\ $end
$var wire 1 M3 \BANCO_REG|registrador~1343_combout\ $end
$var wire 1 N3 \BANCO_REG|registrador~484_q\ $end
$var wire 1 O3 \BANCO_REG|registrador~420_q\ $end
$var wire 1 P3 \BANCO_REG|registrador~548_q\ $end
$var wire 1 Q3 \BANCO_REG|registrador~1344_combout\ $end
$var wire 1 R3 \BANCO_REG|registrador~1345_combout\ $end
$var wire 1 S3 \BANCO_REG|saidaB[30]~18_combout\ $end
$var wire 1 T3 \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 U3 \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 V3 \RAM1|memRAM~69_q\ $end
$var wire 1 W3 \RAM1|memRAM~197_q\ $end
$var wire 1 X3 \RAM1|memRAM~325_q\ $end
$var wire 1 Y3 \RAM1|memRAM~453_q\ $end
$var wire 1 Z3 \RAM1|memRAM~2717_combout\ $end
$var wire 1 [3 \RAM1|memRAM~101_q\ $end
$var wire 1 \3 \RAM1|memRAM~229_q\ $end
$var wire 1 ]3 \RAM1|memRAM~357_q\ $end
$var wire 1 ^3 \RAM1|memRAM~485_q\ $end
$var wire 1 _3 \RAM1|memRAM~2718_combout\ $end
$var wire 1 `3 \RAM1|memRAM~133_q\ $end
$var wire 1 a3 \RAM1|memRAM~261_q\ $end
$var wire 1 b3 \RAM1|memRAM~389_q\ $end
$var wire 1 c3 \RAM1|memRAM~517_q\ $end
$var wire 1 d3 \RAM1|memRAM~2719_combout\ $end
$var wire 1 e3 \RAM1|memRAM~165_q\ $end
$var wire 1 f3 \RAM1|memRAM~293_q\ $end
$var wire 1 g3 \RAM1|memRAM~421_q\ $end
$var wire 1 h3 \RAM1|memRAM~549_q\ $end
$var wire 1 i3 \RAM1|memRAM~2720_combout\ $end
$var wire 1 j3 \RAM1|memRAM~2721_combout\ $end
$var wire 1 k3 \RAM1|memRAM~581_q\ $end
$var wire 1 l3 \RAM1|memRAM~709_q\ $end
$var wire 1 m3 \RAM1|memRAM~837_q\ $end
$var wire 1 n3 \RAM1|memRAM~965_q\ $end
$var wire 1 o3 \RAM1|memRAM~2722_combout\ $end
$var wire 1 p3 \RAM1|memRAM~613_q\ $end
$var wire 1 q3 \RAM1|memRAM~741_q\ $end
$var wire 1 r3 \RAM1|memRAM~869_q\ $end
$var wire 1 s3 \RAM1|memRAM~997_q\ $end
$var wire 1 t3 \RAM1|memRAM~2723_combout\ $end
$var wire 1 u3 \RAM1|memRAM~645_q\ $end
$var wire 1 v3 \RAM1|memRAM~773_q\ $end
$var wire 1 w3 \RAM1|memRAM~901_q\ $end
$var wire 1 x3 \RAM1|memRAM~1029_q\ $end
$var wire 1 y3 \RAM1|memRAM~2724_combout\ $end
$var wire 1 z3 \RAM1|memRAM~677_q\ $end
$var wire 1 {3 \RAM1|memRAM~805_q\ $end
$var wire 1 |3 \RAM1|memRAM~933_q\ $end
$var wire 1 }3 \RAM1|memRAM~1061_q\ $end
$var wire 1 ~3 \RAM1|memRAM~2725_combout\ $end
$var wire 1 !4 \RAM1|memRAM~2726_combout\ $end
$var wire 1 "4 \RAM1|memRAM~1093_q\ $end
$var wire 1 #4 \RAM1|memRAM~1125_q\ $end
$var wire 1 $4 \RAM1|memRAM~1157_q\ $end
$var wire 1 %4 \RAM1|memRAM~1189_q\ $end
$var wire 1 &4 \RAM1|memRAM~2727_combout\ $end
$var wire 1 '4 \RAM1|memRAM~1221_q\ $end
$var wire 1 (4 \RAM1|memRAM~1253_q\ $end
$var wire 1 )4 \RAM1|memRAM~1285_q\ $end
$var wire 1 *4 \RAM1|memRAM~1317_q\ $end
$var wire 1 +4 \RAM1|memRAM~2728_combout\ $end
$var wire 1 ,4 \RAM1|memRAM~1349_q\ $end
$var wire 1 -4 \RAM1|memRAM~1381_q\ $end
$var wire 1 .4 \RAM1|memRAM~1413_q\ $end
$var wire 1 /4 \RAM1|memRAM~1445_q\ $end
$var wire 1 04 \RAM1|memRAM~2729_combout\ $end
$var wire 1 14 \RAM1|memRAM~1477_q\ $end
$var wire 1 24 \RAM1|memRAM~1509_q\ $end
$var wire 1 34 \RAM1|memRAM~1541_q\ $end
$var wire 1 44 \RAM1|memRAM~1573_q\ $end
$var wire 1 54 \RAM1|memRAM~2730_combout\ $end
$var wire 1 64 \RAM1|memRAM~2731_combout\ $end
$var wire 1 74 \RAM1|memRAM~1605_q\ $end
$var wire 1 84 \RAM1|memRAM~1733_q\ $end
$var wire 1 94 \RAM1|memRAM~1861_q\ $end
$var wire 1 :4 \RAM1|memRAM~1989_q\ $end
$var wire 1 ;4 \RAM1|memRAM~2732_combout\ $end
$var wire 1 <4 \RAM1|memRAM~1637_q\ $end
$var wire 1 =4 \RAM1|memRAM~1765_q\ $end
$var wire 1 >4 \RAM1|memRAM~1893_q\ $end
$var wire 1 ?4 \RAM1|memRAM~2021_q\ $end
$var wire 1 @4 \RAM1|memRAM~2733_combout\ $end
$var wire 1 A4 \RAM1|memRAM~1669_q\ $end
$var wire 1 B4 \RAM1|memRAM~1797_q\ $end
$var wire 1 C4 \RAM1|memRAM~1925_q\ $end
$var wire 1 D4 \RAM1|memRAM~2053_q\ $end
$var wire 1 E4 \RAM1|memRAM~2734_combout\ $end
$var wire 1 F4 \RAM1|memRAM~1701_q\ $end
$var wire 1 G4 \RAM1|memRAM~1829_q\ $end
$var wire 1 H4 \RAM1|memRAM~1957_q\ $end
$var wire 1 I4 \RAM1|memRAM~2085_q\ $end
$var wire 1 J4 \RAM1|memRAM~2735_combout\ $end
$var wire 1 K4 \RAM1|memRAM~2736_combout\ $end
$var wire 1 L4 \RAM1|memRAM~2737_combout\ $end
$var wire 1 M4 \MUX_ULA_MEM|saida_MUX[30]~34_combout\ $end
$var wire 1 N4 \BANCO_REG|registrador~356_q\ $end
$var wire 1 O4 \BANCO_REG|registrador~1340_combout\ $end
$var wire 1 P4 \BANCO_REG|registrador~1339_combout\ $end
$var wire 1 Q4 \BANCO_REG|registrador~1338_combout\ $end
$var wire 1 R4 \BANCO_REG|registrador~1337_combout\ $end
$var wire 1 S4 \BANCO_REG|saidaA[30]~9_combout\ $end
$var wire 1 T4 \BANCO_REG|registrador~485_q\ $end
$var wire 1 U4 \BANCO_REG|registrador~421_q\ $end
$var wire 1 V4 \BANCO_REG|registrador~549_q\ $end
$var wire 1 W4 \BANCO_REG|registrador~1353_combout\ $end
$var wire 1 X4 \BANCO_REG|registrador~325_q\ $end
$var wire 1 Y4 \BANCO_REG|registrador~453_q\ $end
$var wire 1 Z4 \BANCO_REG|registrador~389_q\ $end
$var wire 1 [4 \BANCO_REG|registrador~517_q\ $end
$var wire 1 \4 \BANCO_REG|registrador~1352_combout\ $end
$var wire 1 ]4 \BANCO_REG|registrador~101_q\ $end
$var wire 1 ^4 \BANCO_REG|registrador~229_q\ $end
$var wire 1 _4 \BANCO_REG|registrador~165_q\ $end
$var wire 1 `4 \BANCO_REG|registrador~293_q\ $end
$var wire 1 a4 \BANCO_REG|registrador~1351_combout\ $end
$var wire 1 b4 \BANCO_REG|registrador~1404_combout\ $end
$var wire 1 c4 \BANCO_REG|registrador~69_q\ $end
$var wire 1 d4 \BANCO_REG|registrador~197_q\ $end
$var wire 1 e4 \BANCO_REG|registrador~133_q\ $end
$var wire 1 f4 \BANCO_REG|registrador~261_q\ $end
$var wire 1 g4 \BANCO_REG|registrador~1350_combout\ $end
$var wire 1 h4 \BANCO_REG|saidaB[31]~31_combout\ $end
$var wire 1 i4 \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 j4 \ULA1|ULA32|Somador|saida~0_combout\ $end
$var wire 1 k4 \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 l4 \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 m4 \RAM1|memRAM~70_q\ $end
$var wire 1 n4 \RAM1|memRAM~582_q\ $end
$var wire 1 o4 \RAM1|memRAM~1094_q\ $end
$var wire 1 p4 \RAM1|memRAM~1606_q\ $end
$var wire 1 q4 \RAM1|memRAM~2738_combout\ $end
$var wire 1 r4 \RAM1|memRAM~198_q\ $end
$var wire 1 s4 \RAM1|memRAM~710_q\ $end
$var wire 1 t4 \RAM1|memRAM~1222_q\ $end
$var wire 1 u4 \RAM1|memRAM~1734_q\ $end
$var wire 1 v4 \RAM1|memRAM~2739_combout\ $end
$var wire 1 w4 \RAM1|memRAM~326_q\ $end
$var wire 1 x4 \RAM1|memRAM~838_q\ $end
$var wire 1 y4 \RAM1|memRAM~1350_q\ $end
$var wire 1 z4 \RAM1|memRAM~1862_q\ $end
$var wire 1 {4 \RAM1|memRAM~2740_combout\ $end
$var wire 1 |4 \RAM1|memRAM~454_q\ $end
$var wire 1 }4 \RAM1|memRAM~966_q\ $end
$var wire 1 ~4 \RAM1|memRAM~1478_q\ $end
$var wire 1 !5 \RAM1|memRAM~1990_q\ $end
$var wire 1 "5 \RAM1|memRAM~2741_combout\ $end
$var wire 1 #5 \RAM1|memRAM~2742_combout\ $end
$var wire 1 $5 \RAM1|memRAM~102_q\ $end
$var wire 1 %5 \RAM1|memRAM~614_q\ $end
$var wire 1 &5 \RAM1|memRAM~1126_q\ $end
$var wire 1 '5 \RAM1|memRAM~1638_q\ $end
$var wire 1 (5 \RAM1|memRAM~2743_combout\ $end
$var wire 1 )5 \RAM1|memRAM~230_q\ $end
$var wire 1 *5 \RAM1|memRAM~742_q\ $end
$var wire 1 +5 \RAM1|memRAM~1254_q\ $end
$var wire 1 ,5 \RAM1|memRAM~1766_q\ $end
$var wire 1 -5 \RAM1|memRAM~2744_combout\ $end
$var wire 1 .5 \RAM1|memRAM~358_q\ $end
$var wire 1 /5 \RAM1|memRAM~870_q\ $end
$var wire 1 05 \RAM1|memRAM~1382_q\ $end
$var wire 1 15 \RAM1|memRAM~1894_q\ $end
$var wire 1 25 \RAM1|memRAM~2745_combout\ $end
$var wire 1 35 \RAM1|memRAM~486_q\ $end
$var wire 1 45 \RAM1|memRAM~998_q\ $end
$var wire 1 55 \RAM1|memRAM~1510_q\ $end
$var wire 1 65 \RAM1|memRAM~2022_q\ $end
$var wire 1 75 \RAM1|memRAM~2746_combout\ $end
$var wire 1 85 \RAM1|memRAM~2747_combout\ $end
$var wire 1 95 \RAM1|memRAM~134_q\ $end
$var wire 1 :5 \RAM1|memRAM~646_q\ $end
$var wire 1 ;5 \RAM1|memRAM~1158_q\ $end
$var wire 1 <5 \RAM1|memRAM~1670_q\ $end
$var wire 1 =5 \RAM1|memRAM~2748_combout\ $end
$var wire 1 >5 \RAM1|memRAM~262_q\ $end
$var wire 1 ?5 \RAM1|memRAM~774_q\ $end
$var wire 1 @5 \RAM1|memRAM~1286_q\ $end
$var wire 1 A5 \RAM1|memRAM~1798_q\ $end
$var wire 1 B5 \RAM1|memRAM~2749_combout\ $end
$var wire 1 C5 \RAM1|memRAM~390_q\ $end
$var wire 1 D5 \RAM1|memRAM~902_q\ $end
$var wire 1 E5 \RAM1|memRAM~1414_q\ $end
$var wire 1 F5 \RAM1|memRAM~1926_q\ $end
$var wire 1 G5 \RAM1|memRAM~2750_combout\ $end
$var wire 1 H5 \RAM1|memRAM~518_q\ $end
$var wire 1 I5 \RAM1|memRAM~1030_q\ $end
$var wire 1 J5 \RAM1|memRAM~1542_q\ $end
$var wire 1 K5 \RAM1|memRAM~2054_q\ $end
$var wire 1 L5 \RAM1|memRAM~2751_combout\ $end
$var wire 1 M5 \RAM1|memRAM~2752_combout\ $end
$var wire 1 N5 \RAM1|memRAM~166_q\ $end
$var wire 1 O5 \RAM1|memRAM~294_q\ $end
$var wire 1 P5 \RAM1|memRAM~422_q\ $end
$var wire 1 Q5 \RAM1|memRAM~550_q\ $end
$var wire 1 R5 \RAM1|memRAM~2753_combout\ $end
$var wire 1 S5 \RAM1|memRAM~678_q\ $end
$var wire 1 T5 \RAM1|memRAM~806_q\ $end
$var wire 1 U5 \RAM1|memRAM~934_q\ $end
$var wire 1 V5 \RAM1|memRAM~1062_q\ $end
$var wire 1 W5 \RAM1|memRAM~2754_combout\ $end
$var wire 1 X5 \RAM1|memRAM~1190_q\ $end
$var wire 1 Y5 \RAM1|memRAM~1318_q\ $end
$var wire 1 Z5 \RAM1|memRAM~1446_q\ $end
$var wire 1 [5 \RAM1|memRAM~1574_q\ $end
$var wire 1 \5 \RAM1|memRAM~2755_combout\ $end
$var wire 1 ]5 \RAM1|memRAM~1702_q\ $end
$var wire 1 ^5 \RAM1|memRAM~1830_q\ $end
$var wire 1 _5 \RAM1|memRAM~1958_q\ $end
$var wire 1 `5 \RAM1|memRAM~2086_q\ $end
$var wire 1 a5 \RAM1|memRAM~2756_combout\ $end
$var wire 1 b5 \RAM1|memRAM~2757_combout\ $end
$var wire 1 c5 \RAM1|memRAM~2758_combout\ $end
$var wire 1 d5 \MUX_ULA_MEM|saida_MUX[31]~35_combout\ $end
$var wire 1 e5 \BANCO_REG|registrador~357_q\ $end
$var wire 1 f5 \BANCO_REG|registrador~1349_combout\ $end
$var wire 1 g5 \BANCO_REG|registrador~1348_combout\ $end
$var wire 1 h5 \BANCO_REG|registrador~1347_combout\ $end
$var wire 1 i5 \BANCO_REG|registrador~1346_combout\ $end
$var wire 1 j5 \BANCO_REG|saidaA[31]~5_combout\ $end
$var wire 1 k5 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 l5 \BANCO_REG|registrador~38_q\ $end
$var wire 1 m5 \BANCO_REG|registrador~70_q\ $end
$var wire 1 n5 \BANCO_REG|registrador~102_q\ $end
$var wire 1 o5 \BANCO_REG|registrador~134_q\ $end
$var wire 1 p5 \BANCO_REG|registrador~1066_combout\ $end
$var wire 1 q5 \BANCO_REG|registrador~198_q\ $end
$var wire 1 r5 \BANCO_REG|registrador~230_q\ $end
$var wire 1 s5 \BANCO_REG|registrador~262_q\ $end
$var wire 1 t5 \BANCO_REG|registrador~1067_combout\ $end
$var wire 1 u5 \BANCO_REG|registrador~294_q\ $end
$var wire 1 v5 \BANCO_REG|registrador~326_q\ $end
$var wire 1 w5 \BANCO_REG|registrador~1376_combout\ $end
$var wire 1 x5 \BANCO_REG|registrador~358_q\ $end
$var wire 1 y5 \BANCO_REG|registrador~390_q\ $end
$var wire 1 z5 \BANCO_REG|registrador~1068_combout\ $end
$var wire 1 {5 \BANCO_REG|registrador~1377_combout\ $end
$var wire 1 |5 \BANCO_REG|registrador~422_q\ $end
$var wire 1 }5 \BANCO_REG|registrador~454_q\ $end
$var wire 1 ~5 \BANCO_REG|registrador~486_q\ $end
$var wire 1 !6 \BANCO_REG|registrador~518_q\ $end
$var wire 1 "6 \BANCO_REG|registrador~1069_combout\ $end
$var wire 1 #6 \BANCO_REG|registrador~1070_combout\ $end
$var wire 1 $6 \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 %6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 &6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 '6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 (6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 )6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ $end
$var wire 1 *6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\ $end
$var wire 1 +6 \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ $end
$var wire 1 ,6 \MUX_ULA_MEM|saida_MUX[0]~0_combout\ $end
$var wire 1 -6 \BANCO_REG|registrador~166_q\ $end
$var wire 1 .6 \BANCO_REG|registrador~1063_combout\ $end
$var wire 1 /6 \BANCO_REG|registrador~1062_combout\ $end
$var wire 1 06 \BANCO_REG|registrador~1065_combout\ $end
$var wire 1 16 \BANCO_REG|registrador~1064_combout\ $end
$var wire 1 26 \BANCO_REG|saidaA[0]~109_combout\ $end
$var wire 1 36 \ULA1|ULA1|Somador|cOut~combout\ $end
$var wire 1 46 \BANCO_REG|registrador~1378_combout\ $end
$var wire 1 56 \BANCO_REG|registrador~39_q\ $end
$var wire 1 66 \BANCO_REG|registrador~71_q\ $end
$var wire 1 76 \BANCO_REG|registrador~103_q\ $end
$var wire 1 86 \BANCO_REG|registrador~135_q\ $end
$var wire 1 96 \BANCO_REG|registrador~1075_combout\ $end
$var wire 1 :6 \BANCO_REG|registrador~199_q\ $end
$var wire 1 ;6 \BANCO_REG|registrador~231_q\ $end
$var wire 1 <6 \BANCO_REG|registrador~263_q\ $end
$var wire 1 =6 \BANCO_REG|registrador~1076_combout\ $end
$var wire 1 >6 \BANCO_REG|registrador~295_q\ $end
$var wire 1 ?6 \BANCO_REG|registrador~1379_combout\ $end
$var wire 1 @6 \BANCO_REG|registrador~327_q\ $end
$var wire 1 A6 \BANCO_REG|registrador~1380_combout\ $end
$var wire 1 B6 \BANCO_REG|registrador~359_q\ $end
$var wire 1 C6 \BANCO_REG|registrador~391_q\ $end
$var wire 1 D6 \BANCO_REG|registrador~1077_combout\ $end
$var wire 1 E6 \BANCO_REG|registrador~423_q\ $end
$var wire 1 F6 \BANCO_REG|registrador~1381_combout\ $end
$var wire 1 G6 \BANCO_REG|registrador~455_q\ $end
$var wire 1 H6 \BANCO_REG|registrador~487_q\ $end
$var wire 1 I6 \BANCO_REG|registrador~519_q\ $end
$var wire 1 J6 \BANCO_REG|registrador~1078_combout\ $end
$var wire 1 K6 \BANCO_REG|registrador~1079_combout\ $end
$var wire 1 L6 \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 M6 \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 N6 \BANCO_REG|saidaB[1]~20_combout\ $end
$var wire 1 O6 \RAM1|memRAM~40_q\ $end
$var wire 1 P6 \RAM1|memRAM~552_q\ $end
$var wire 1 Q6 \RAM1|memRAM~1064_q\ $end
$var wire 1 R6 \RAM1|memRAM~1576_q\ $end
$var wire 1 S6 \RAM1|memRAM~2108_combout\ $end
$var wire 1 T6 \RAM1|memRAM~168_q\ $end
$var wire 1 U6 \RAM1|memRAM~680_q\ $end
$var wire 1 V6 \RAM1|memRAM~1192_q\ $end
$var wire 1 W6 \RAM1|memRAM~1704_q\ $end
$var wire 1 X6 \RAM1|memRAM~2109_combout\ $end
$var wire 1 Y6 \RAM1|memRAM~296_q\ $end
$var wire 1 Z6 \RAM1|memRAM~808_q\ $end
$var wire 1 [6 \RAM1|memRAM~1320_q\ $end
$var wire 1 \6 \RAM1|memRAM~1832_q\ $end
$var wire 1 ]6 \RAM1|memRAM~2110_combout\ $end
$var wire 1 ^6 \RAM1|memRAM~424_q\ $end
$var wire 1 _6 \RAM1|memRAM~936_q\ $end
$var wire 1 `6 \RAM1|memRAM~1448_q\ $end
$var wire 1 a6 \RAM1|memRAM~1960_q\ $end
$var wire 1 b6 \RAM1|memRAM~2111_combout\ $end
$var wire 1 c6 \RAM1|memRAM~2112_combout\ $end
$var wire 1 d6 \RAM1|memRAM~72_q\ $end
$var wire 1 e6 \RAM1|memRAM~584_q\ $end
$var wire 1 f6 \RAM1|memRAM~1096_q\ $end
$var wire 1 g6 \RAM1|memRAM~1608_q\ $end
$var wire 1 h6 \RAM1|memRAM~2113_combout\ $end
$var wire 1 i6 \RAM1|memRAM~200_q\ $end
$var wire 1 j6 \RAM1|memRAM~712_q\ $end
$var wire 1 k6 \RAM1|memRAM~1224_q\ $end
$var wire 1 l6 \RAM1|memRAM~1736_q\ $end
$var wire 1 m6 \RAM1|memRAM~2114_combout\ $end
$var wire 1 n6 \RAM1|memRAM~328_q\ $end
$var wire 1 o6 \RAM1|memRAM~840_q\ $end
$var wire 1 p6 \RAM1|memRAM~1352_q\ $end
$var wire 1 q6 \RAM1|memRAM~1864_q\ $end
$var wire 1 r6 \RAM1|memRAM~2115_combout\ $end
$var wire 1 s6 \RAM1|memRAM~456_q\ $end
$var wire 1 t6 \RAM1|memRAM~968_q\ $end
$var wire 1 u6 \RAM1|memRAM~1480_q\ $end
$var wire 1 v6 \RAM1|memRAM~1992_q\ $end
$var wire 1 w6 \RAM1|memRAM~2116_combout\ $end
$var wire 1 x6 \RAM1|memRAM~2117_combout\ $end
$var wire 1 y6 \RAM1|memRAM~104_q\ $end
$var wire 1 z6 \RAM1|memRAM~616_q\ $end
$var wire 1 {6 \RAM1|memRAM~1128_q\ $end
$var wire 1 |6 \RAM1|memRAM~1640_q\ $end
$var wire 1 }6 \RAM1|memRAM~2118_combout\ $end
$var wire 1 ~6 \RAM1|memRAM~232_q\ $end
$var wire 1 !7 \RAM1|memRAM~744_q\ $end
$var wire 1 "7 \RAM1|memRAM~1256_q\ $end
$var wire 1 #7 \RAM1|memRAM~1768_q\ $end
$var wire 1 $7 \RAM1|memRAM~2119_combout\ $end
$var wire 1 %7 \RAM1|memRAM~360_q\ $end
$var wire 1 &7 \RAM1|memRAM~872_q\ $end
$var wire 1 '7 \RAM1|memRAM~1384_q\ $end
$var wire 1 (7 \RAM1|memRAM~1896_q\ $end
$var wire 1 )7 \RAM1|memRAM~2120_combout\ $end
$var wire 1 *7 \RAM1|memRAM~488_q\ $end
$var wire 1 +7 \RAM1|memRAM~1000_q\ $end
$var wire 1 ,7 \RAM1|memRAM~1512_q\ $end
$var wire 1 -7 \RAM1|memRAM~2024_q\ $end
$var wire 1 .7 \RAM1|memRAM~2121_combout\ $end
$var wire 1 /7 \RAM1|memRAM~2122_combout\ $end
$var wire 1 07 \RAM1|memRAM~136_q\ $end
$var wire 1 17 \RAM1|memRAM~648_q\ $end
$var wire 1 27 \RAM1|memRAM~1160_q\ $end
$var wire 1 37 \RAM1|memRAM~1672_q\ $end
$var wire 1 47 \RAM1|memRAM~2123_combout\ $end
$var wire 1 57 \RAM1|memRAM~264_q\ $end
$var wire 1 67 \RAM1|memRAM~776_q\ $end
$var wire 1 77 \RAM1|memRAM~1288_q\ $end
$var wire 1 87 \RAM1|memRAM~1800_q\ $end
$var wire 1 97 \RAM1|memRAM~2124_combout\ $end
$var wire 1 :7 \RAM1|memRAM~392_q\ $end
$var wire 1 ;7 \RAM1|memRAM~904_q\ $end
$var wire 1 <7 \RAM1|memRAM~1416_q\ $end
$var wire 1 =7 \RAM1|memRAM~1928_q\ $end
$var wire 1 >7 \RAM1|memRAM~2125_combout\ $end
$var wire 1 ?7 \RAM1|memRAM~520_q\ $end
$var wire 1 @7 \RAM1|memRAM~1032_q\ $end
$var wire 1 A7 \RAM1|memRAM~1544_q\ $end
$var wire 1 B7 \RAM1|memRAM~2056_q\ $end
$var wire 1 C7 \RAM1|memRAM~2126_combout\ $end
$var wire 1 D7 \RAM1|memRAM~2127_combout\ $end
$var wire 1 E7 \RAM1|memRAM~2128_combout\ $end
$var wire 1 F7 \MUX_ULA_MEM|saida_MUX[1]~1_combout\ $end
$var wire 1 G7 \BANCO_REG|registrador~167_q\ $end
$var wire 1 H7 \BANCO_REG|registrador~1072_combout\ $end
$var wire 1 I7 \BANCO_REG|registrador~1071_combout\ $end
$var wire 1 J7 \BANCO_REG|registrador~1074_combout\ $end
$var wire 1 K7 \BANCO_REG|registrador~1073_combout\ $end
$var wire 1 L7 \BANCO_REG|saidaA[1]~105_combout\ $end
$var wire 1 M7 \ULA1|ULA2|Somador|cOut~combout\ $end
$var wire 1 N7 \ULA1|ULA5|Somador|saida~0_combout\ $end
$var wire 1 O7 \ULA1|ULA5|Somador|cOut~0_combout\ $end
$var wire 1 P7 \ULA1|ULA7|Somador|cOut~combout\ $end
$var wire 1 Q7 \BANCO_REG|registrador~78_q\ $end
$var wire 1 R7 \BANCO_REG|registrador~174_q\ $end
$var wire 1 S7 \BANCO_REG|registrador~206_q\ $end
$var wire 1 T7 \BANCO_REG|registrador~1141_combout\ $end
$var wire 1 U7 \BANCO_REG|registrador~110_q\ $end
$var wire 1 V7 \BANCO_REG|registrador~142_q\ $end
$var wire 1 W7 \BANCO_REG|registrador~238_q\ $end
$var wire 1 X7 \BANCO_REG|registrador~270_q\ $end
$var wire 1 Y7 \BANCO_REG|registrador~1142_combout\ $end
$var wire 1 Z7 \BANCO_REG|registrador~302_q\ $end
$var wire 1 [7 \BANCO_REG|registrador~334_q\ $end
$var wire 1 \7 \BANCO_REG|registrador~430_q\ $end
$var wire 1 ]7 \BANCO_REG|registrador~462_q\ $end
$var wire 1 ^7 \BANCO_REG|registrador~1143_combout\ $end
$var wire 1 _7 \BANCO_REG|registrador~366_q\ $end
$var wire 1 `7 \BANCO_REG|registrador~398_q\ $end
$var wire 1 a7 \BANCO_REG|registrador~494_q\ $end
$var wire 1 b7 \BANCO_REG|registrador~526_q\ $end
$var wire 1 c7 \BANCO_REG|registrador~1144_combout\ $end
$var wire 1 d7 \BANCO_REG|registrador~1145_combout\ $end
$var wire 1 e7 \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 f7 \ULA1|ULA9|Somador|saida~0_combout\ $end
$var wire 1 g7 \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 h7 \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 i7 \BANCO_REG|saidaB[8]~27_combout\ $end
$var wire 1 j7 \RAM1|memRAM~47_q\ $end
$var wire 1 k7 \RAM1|memRAM~79_q\ $end
$var wire 1 l7 \RAM1|memRAM~111_q\ $end
$var wire 1 m7 \RAM1|memRAM~143_q\ $end
$var wire 1 n7 \RAM1|memRAM~2255_combout\ $end
$var wire 1 o7 \RAM1|memRAM~559_q\ $end
$var wire 1 p7 \RAM1|memRAM~591_q\ $end
$var wire 1 q7 \RAM1|memRAM~623_q\ $end
$var wire 1 r7 \RAM1|memRAM~655_q\ $end
$var wire 1 s7 \RAM1|memRAM~2256_combout\ $end
$var wire 1 t7 \RAM1|memRAM~1071_q\ $end
$var wire 1 u7 \RAM1|memRAM~1103_q\ $end
$var wire 1 v7 \RAM1|memRAM~1135_q\ $end
$var wire 1 w7 \RAM1|memRAM~1167_q\ $end
$var wire 1 x7 \RAM1|memRAM~2257_combout\ $end
$var wire 1 y7 \RAM1|memRAM~1583_q\ $end
$var wire 1 z7 \RAM1|memRAM~1615_q\ $end
$var wire 1 {7 \RAM1|memRAM~1647_q\ $end
$var wire 1 |7 \RAM1|memRAM~1679_q\ $end
$var wire 1 }7 \RAM1|memRAM~2258_combout\ $end
$var wire 1 ~7 \RAM1|memRAM~2259_combout\ $end
$var wire 1 !8 \RAM1|memRAM~175_q\ $end
$var wire 1 "8 \RAM1|memRAM~207_q\ $end
$var wire 1 #8 \RAM1|memRAM~239_q\ $end
$var wire 1 $8 \RAM1|memRAM~271_q\ $end
$var wire 1 %8 \RAM1|memRAM~2260_combout\ $end
$var wire 1 &8 \RAM1|memRAM~687_q\ $end
$var wire 1 '8 \RAM1|memRAM~719_q\ $end
$var wire 1 (8 \RAM1|memRAM~751_q\ $end
$var wire 1 )8 \RAM1|memRAM~783_q\ $end
$var wire 1 *8 \RAM1|memRAM~2261_combout\ $end
$var wire 1 +8 \RAM1|memRAM~1199_q\ $end
$var wire 1 ,8 \RAM1|memRAM~1231_q\ $end
$var wire 1 -8 \RAM1|memRAM~1263_q\ $end
$var wire 1 .8 \RAM1|memRAM~1295_q\ $end
$var wire 1 /8 \RAM1|memRAM~2262_combout\ $end
$var wire 1 08 \RAM1|memRAM~1711_q\ $end
$var wire 1 18 \RAM1|memRAM~1743_q\ $end
$var wire 1 28 \RAM1|memRAM~1775_q\ $end
$var wire 1 38 \RAM1|memRAM~1807_q\ $end
$var wire 1 48 \RAM1|memRAM~2263_combout\ $end
$var wire 1 58 \RAM1|memRAM~2264_combout\ $end
$var wire 1 68 \RAM1|memRAM~303_q\ $end
$var wire 1 78 \RAM1|memRAM~335_q\ $end
$var wire 1 88 \RAM1|memRAM~367_q\ $end
$var wire 1 98 \RAM1|memRAM~399_q\ $end
$var wire 1 :8 \RAM1|memRAM~2265_combout\ $end
$var wire 1 ;8 \RAM1|memRAM~815_q\ $end
$var wire 1 <8 \RAM1|memRAM~847_q\ $end
$var wire 1 =8 \RAM1|memRAM~879_q\ $end
$var wire 1 >8 \RAM1|memRAM~911_q\ $end
$var wire 1 ?8 \RAM1|memRAM~2266_combout\ $end
$var wire 1 @8 \RAM1|memRAM~1327_q\ $end
$var wire 1 A8 \RAM1|memRAM~1359_q\ $end
$var wire 1 B8 \RAM1|memRAM~1391_q\ $end
$var wire 1 C8 \RAM1|memRAM~1423_q\ $end
$var wire 1 D8 \RAM1|memRAM~2267_combout\ $end
$var wire 1 E8 \RAM1|memRAM~1839_q\ $end
$var wire 1 F8 \RAM1|memRAM~1871_q\ $end
$var wire 1 G8 \RAM1|memRAM~1903_q\ $end
$var wire 1 H8 \RAM1|memRAM~1935_q\ $end
$var wire 1 I8 \RAM1|memRAM~2268_combout\ $end
$var wire 1 J8 \RAM1|memRAM~2269_combout\ $end
$var wire 1 K8 \RAM1|memRAM~431_q\ $end
$var wire 1 L8 \RAM1|memRAM~943_q\ $end
$var wire 1 M8 \RAM1|memRAM~1455_q\ $end
$var wire 1 N8 \RAM1|memRAM~1967_q\ $end
$var wire 1 O8 \RAM1|memRAM~2270_combout\ $end
$var wire 1 P8 \RAM1|memRAM~463_q\ $end
$var wire 1 Q8 \RAM1|memRAM~975_q\ $end
$var wire 1 R8 \RAM1|memRAM~1487_q\ $end
$var wire 1 S8 \RAM1|memRAM~1999_q\ $end
$var wire 1 T8 \RAM1|memRAM~2271_combout\ $end
$var wire 1 U8 \RAM1|memRAM~495_q\ $end
$var wire 1 V8 \RAM1|memRAM~1007_q\ $end
$var wire 1 W8 \RAM1|memRAM~1519_q\ $end
$var wire 1 X8 \RAM1|memRAM~2031_q\ $end
$var wire 1 Y8 \RAM1|memRAM~2272_combout\ $end
$var wire 1 Z8 \RAM1|memRAM~527_q\ $end
$var wire 1 [8 \RAM1|memRAM~1039_q\ $end
$var wire 1 \8 \RAM1|memRAM~1551_q\ $end
$var wire 1 ]8 \RAM1|memRAM~2063_q\ $end
$var wire 1 ^8 \RAM1|memRAM~2273_combout\ $end
$var wire 1 _8 \RAM1|memRAM~2274_combout\ $end
$var wire 1 `8 \RAM1|memRAM~2275_combout\ $end
$var wire 1 a8 \MUX_ULA_MEM|saida_MUX[8]~8_combout\ $end
$var wire 1 b8 \BANCO_REG|registrador~46_q\ $end
$var wire 1 c8 \BANCO_REG|registrador~1136_combout\ $end
$var wire 1 d8 \BANCO_REG|registrador~1137_combout\ $end
$var wire 1 e8 \BANCO_REG|registrador~1138_combout\ $end
$var wire 1 f8 \BANCO_REG|registrador~1139_combout\ $end
$var wire 1 g8 \BANCO_REG|registrador~1140_combout\ $end
$var wire 1 h8 \BANCO_REG|saidaA[8]~1_combout\ $end
$var wire 1 i8 \ULA1|ULA9|Somador|cOut~combout\ $end
$var wire 1 j8 \BANCO_REG|saidaA[9]~4_combout\ $end
$var wire 1 k8 \BANCO_REG|registrador~175_q\ $end
$var wire 1 l8 \BANCO_REG|registrador~111_q\ $end
$var wire 1 m8 \BANCO_REG|registrador~239_q\ $end
$var wire 1 n8 \BANCO_REG|registrador~1151_combout\ $end
$var wire 1 o8 \BANCO_REG|registrador~79_q\ $end
$var wire 1 p8 \BANCO_REG|registrador~207_q\ $end
$var wire 1 q8 \BANCO_REG|registrador~143_q\ $end
$var wire 1 r8 \BANCO_REG|registrador~271_q\ $end
$var wire 1 s8 \BANCO_REG|registrador~1152_combout\ $end
$var wire 1 t8 \BANCO_REG|registrador~303_q\ $end
$var wire 1 u8 \BANCO_REG|registrador~431_q\ $end
$var wire 1 v8 \BANCO_REG|registrador~367_q\ $end
$var wire 1 w8 \BANCO_REG|registrador~495_q\ $end
$var wire 1 x8 \BANCO_REG|registrador~1153_combout\ $end
$var wire 1 y8 \BANCO_REG|registrador~335_q\ $end
$var wire 1 z8 \BANCO_REG|registrador~463_q\ $end
$var wire 1 {8 \BANCO_REG|registrador~399_q\ $end
$var wire 1 |8 \BANCO_REG|registrador~527_q\ $end
$var wire 1 }8 \BANCO_REG|registrador~1154_combout\ $end
$var wire 1 ~8 \BANCO_REG|registrador~1155_combout\ $end
$var wire 1 !9 \BANCO_REG|saidaB[9]~0_combout\ $end
$var wire 1 "9 \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 #9 \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 $9 \RAM1|memRAM~48_q\ $end
$var wire 1 %9 \RAM1|memRAM~176_q\ $end
$var wire 1 &9 \RAM1|memRAM~304_q\ $end
$var wire 1 '9 \RAM1|memRAM~432_q\ $end
$var wire 1 (9 \RAM1|memRAM~2276_combout\ $end
$var wire 1 )9 \RAM1|memRAM~80_q\ $end
$var wire 1 *9 \RAM1|memRAM~208_q\ $end
$var wire 1 +9 \RAM1|memRAM~336_q\ $end
$var wire 1 ,9 \RAM1|memRAM~464_q\ $end
$var wire 1 -9 \RAM1|memRAM~2277_combout\ $end
$var wire 1 .9 \RAM1|memRAM~112_q\ $end
$var wire 1 /9 \RAM1|memRAM~240_q\ $end
$var wire 1 09 \RAM1|memRAM~368_q\ $end
$var wire 1 19 \RAM1|memRAM~496_q\ $end
$var wire 1 29 \RAM1|memRAM~2278_combout\ $end
$var wire 1 39 \RAM1|memRAM~144_q\ $end
$var wire 1 49 \RAM1|memRAM~272_q\ $end
$var wire 1 59 \RAM1|memRAM~400_q\ $end
$var wire 1 69 \RAM1|memRAM~528_q\ $end
$var wire 1 79 \RAM1|memRAM~2279_combout\ $end
$var wire 1 89 \RAM1|memRAM~2280_combout\ $end
$var wire 1 99 \RAM1|memRAM~560_q\ $end
$var wire 1 :9 \RAM1|memRAM~688_q\ $end
$var wire 1 ;9 \RAM1|memRAM~816_q\ $end
$var wire 1 <9 \RAM1|memRAM~944_q\ $end
$var wire 1 =9 \RAM1|memRAM~2281_combout\ $end
$var wire 1 >9 \RAM1|memRAM~592_q\ $end
$var wire 1 ?9 \RAM1|memRAM~720_q\ $end
$var wire 1 @9 \RAM1|memRAM~848_q\ $end
$var wire 1 A9 \RAM1|memRAM~976_q\ $end
$var wire 1 B9 \RAM1|memRAM~2282_combout\ $end
$var wire 1 C9 \RAM1|memRAM~624_q\ $end
$var wire 1 D9 \RAM1|memRAM~752_q\ $end
$var wire 1 E9 \RAM1|memRAM~880_q\ $end
$var wire 1 F9 \RAM1|memRAM~1008_q\ $end
$var wire 1 G9 \RAM1|memRAM~2283_combout\ $end
$var wire 1 H9 \RAM1|memRAM~656_q\ $end
$var wire 1 I9 \RAM1|memRAM~784_q\ $end
$var wire 1 J9 \RAM1|memRAM~912_q\ $end
$var wire 1 K9 \RAM1|memRAM~1040_q\ $end
$var wire 1 L9 \RAM1|memRAM~2284_combout\ $end
$var wire 1 M9 \RAM1|memRAM~2285_combout\ $end
$var wire 1 N9 \RAM1|memRAM~1072_q\ $end
$var wire 1 O9 \RAM1|memRAM~1104_q\ $end
$var wire 1 P9 \RAM1|memRAM~1136_q\ $end
$var wire 1 Q9 \RAM1|memRAM~1168_q\ $end
$var wire 1 R9 \RAM1|memRAM~2286_combout\ $end
$var wire 1 S9 \RAM1|memRAM~1200_q\ $end
$var wire 1 T9 \RAM1|memRAM~1232_q\ $end
$var wire 1 U9 \RAM1|memRAM~1264_q\ $end
$var wire 1 V9 \RAM1|memRAM~1296_q\ $end
$var wire 1 W9 \RAM1|memRAM~2287_combout\ $end
$var wire 1 X9 \RAM1|memRAM~1328_q\ $end
$var wire 1 Y9 \RAM1|memRAM~1360_q\ $end
$var wire 1 Z9 \RAM1|memRAM~1392_q\ $end
$var wire 1 [9 \RAM1|memRAM~1424_q\ $end
$var wire 1 \9 \RAM1|memRAM~2288_combout\ $end
$var wire 1 ]9 \RAM1|memRAM~1456_q\ $end
$var wire 1 ^9 \RAM1|memRAM~1488_q\ $end
$var wire 1 _9 \RAM1|memRAM~1520_q\ $end
$var wire 1 `9 \RAM1|memRAM~1552_q\ $end
$var wire 1 a9 \RAM1|memRAM~2289_combout\ $end
$var wire 1 b9 \RAM1|memRAM~2290_combout\ $end
$var wire 1 c9 \RAM1|memRAM~1584_q\ $end
$var wire 1 d9 \RAM1|memRAM~1712_q\ $end
$var wire 1 e9 \RAM1|memRAM~1840_q\ $end
$var wire 1 f9 \RAM1|memRAM~1968_q\ $end
$var wire 1 g9 \RAM1|memRAM~2291_combout\ $end
$var wire 1 h9 \RAM1|memRAM~1616_q\ $end
$var wire 1 i9 \RAM1|memRAM~1744_q\ $end
$var wire 1 j9 \RAM1|memRAM~1872_q\ $end
$var wire 1 k9 \RAM1|memRAM~2000_q\ $end
$var wire 1 l9 \RAM1|memRAM~2292_combout\ $end
$var wire 1 m9 \RAM1|memRAM~1648_q\ $end
$var wire 1 n9 \RAM1|memRAM~1776_q\ $end
$var wire 1 o9 \RAM1|memRAM~1904_q\ $end
$var wire 1 p9 \RAM1|memRAM~2032_q\ $end
$var wire 1 q9 \RAM1|memRAM~2293_combout\ $end
$var wire 1 r9 \RAM1|memRAM~1680_q\ $end
$var wire 1 s9 \RAM1|memRAM~1808_q\ $end
$var wire 1 t9 \RAM1|memRAM~1936_q\ $end
$var wire 1 u9 \RAM1|memRAM~2064_q\ $end
$var wire 1 v9 \RAM1|memRAM~2294_combout\ $end
$var wire 1 w9 \RAM1|memRAM~2295_combout\ $end
$var wire 1 x9 \RAM1|memRAM~2296_combout\ $end
$var wire 1 y9 \MUX_ULA_MEM|saida_MUX[9]~9_combout\ $end
$var wire 1 z9 \BANCO_REG|registrador~1393_combout\ $end
$var wire 1 {9 \BANCO_REG|registrador~47_q\ $end
$var wire 1 |9 \BANCO_REG|registrador~1146_combout\ $end
$var wire 1 }9 \BANCO_REG|registrador~1147_combout\ $end
$var wire 1 ~9 \BANCO_REG|registrador~1148_combout\ $end
$var wire 1 !: \BANCO_REG|registrador~1149_combout\ $end
$var wire 1 ": \BANCO_REG|registrador~1150_combout\ $end
$var wire 1 #: \ULA1|ULA10|Somador|saida~0_combout\ $end
$var wire 1 $: \ULA1|ULA10|Somador|cOut~0_combout\ $end
$var wire 1 %: \ULA1|ULA10|Somador|cOut~1_combout\ $end
$var wire 1 &: \BANCO_REG|registrador~48_q\ $end
$var wire 1 ': \BANCO_REG|registrador~80_q\ $end
$var wire 1 (: \BANCO_REG|registrador~112_q\ $end
$var wire 1 ): \BANCO_REG|registrador~144_q\ $end
$var wire 1 *: \BANCO_REG|registrador~1160_combout\ $end
$var wire 1 +: \BANCO_REG|registrador~208_q\ $end
$var wire 1 ,: \BANCO_REG|registrador~240_q\ $end
$var wire 1 -: \BANCO_REG|registrador~272_q\ $end
$var wire 1 .: \BANCO_REG|registrador~1161_combout\ $end
$var wire 1 /: \BANCO_REG|registrador~304_q\ $end
$var wire 1 0: \BANCO_REG|registrador~336_q\ $end
$var wire 1 1: \BANCO_REG|registrador~368_q\ $end
$var wire 1 2: \BANCO_REG|registrador~400_q\ $end
$var wire 1 3: \BANCO_REG|registrador~1162_combout\ $end
$var wire 1 4: \BANCO_REG|registrador~432_q\ $end
$var wire 1 5: \BANCO_REG|registrador~464_q\ $end
$var wire 1 6: \BANCO_REG|registrador~496_q\ $end
$var wire 1 7: \BANCO_REG|registrador~528_q\ $end
$var wire 1 8: \BANCO_REG|registrador~1163_combout\ $end
$var wire 1 9: \BANCO_REG|registrador~1164_combout\ $end
$var wire 1 :: \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 ;: \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 <: \BANCO_REG|saidaB[10]~28_combout\ $end
$var wire 1 =: \RAM1|memRAM~49_q\ $end
$var wire 1 >: \RAM1|memRAM~561_q\ $end
$var wire 1 ?: \RAM1|memRAM~1073_q\ $end
$var wire 1 @: \RAM1|memRAM~1585_q\ $end
$var wire 1 A: \RAM1|memRAM~2297_combout\ $end
$var wire 1 B: \RAM1|memRAM~177_q\ $end
$var wire 1 C: \RAM1|memRAM~689_q\ $end
$var wire 1 D: \RAM1|memRAM~1201_q\ $end
$var wire 1 E: \RAM1|memRAM~1713_q\ $end
$var wire 1 F: \RAM1|memRAM~2298_combout\ $end
$var wire 1 G: \RAM1|memRAM~305_q\ $end
$var wire 1 H: \RAM1|memRAM~817_q\ $end
$var wire 1 I: \RAM1|memRAM~1329_q\ $end
$var wire 1 J: \RAM1|memRAM~1841_q\ $end
$var wire 1 K: \RAM1|memRAM~2299_combout\ $end
$var wire 1 L: \RAM1|memRAM~433_q\ $end
$var wire 1 M: \RAM1|memRAM~945_q\ $end
$var wire 1 N: \RAM1|memRAM~1457_q\ $end
$var wire 1 O: \RAM1|memRAM~1969_q\ $end
$var wire 1 P: \RAM1|memRAM~2300_combout\ $end
$var wire 1 Q: \RAM1|memRAM~2301_combout\ $end
$var wire 1 R: \RAM1|memRAM~81_q\ $end
$var wire 1 S: \RAM1|memRAM~593_q\ $end
$var wire 1 T: \RAM1|memRAM~1105_q\ $end
$var wire 1 U: \RAM1|memRAM~1617_q\ $end
$var wire 1 V: \RAM1|memRAM~2302_combout\ $end
$var wire 1 W: \RAM1|memRAM~209_q\ $end
$var wire 1 X: \RAM1|memRAM~721_q\ $end
$var wire 1 Y: \RAM1|memRAM~1233_q\ $end
$var wire 1 Z: \RAM1|memRAM~1745_q\ $end
$var wire 1 [: \RAM1|memRAM~2303_combout\ $end
$var wire 1 \: \RAM1|memRAM~337_q\ $end
$var wire 1 ]: \RAM1|memRAM~849_q\ $end
$var wire 1 ^: \RAM1|memRAM~1361_q\ $end
$var wire 1 _: \RAM1|memRAM~1873_q\ $end
$var wire 1 `: \RAM1|memRAM~2304_combout\ $end
$var wire 1 a: \RAM1|memRAM~465_q\ $end
$var wire 1 b: \RAM1|memRAM~977_q\ $end
$var wire 1 c: \RAM1|memRAM~1489_q\ $end
$var wire 1 d: \RAM1|memRAM~2001_q\ $end
$var wire 1 e: \RAM1|memRAM~2305_combout\ $end
$var wire 1 f: \RAM1|memRAM~2306_combout\ $end
$var wire 1 g: \RAM1|memRAM~113_q\ $end
$var wire 1 h: \RAM1|memRAM~625_q\ $end
$var wire 1 i: \RAM1|memRAM~1137_q\ $end
$var wire 1 j: \RAM1|memRAM~1649_q\ $end
$var wire 1 k: \RAM1|memRAM~2307_combout\ $end
$var wire 1 l: \RAM1|memRAM~241_q\ $end
$var wire 1 m: \RAM1|memRAM~753_q\ $end
$var wire 1 n: \RAM1|memRAM~1265_q\ $end
$var wire 1 o: \RAM1|memRAM~1777_q\ $end
$var wire 1 p: \RAM1|memRAM~2308_combout\ $end
$var wire 1 q: \RAM1|memRAM~369_q\ $end
$var wire 1 r: \RAM1|memRAM~881_q\ $end
$var wire 1 s: \RAM1|memRAM~1393_q\ $end
$var wire 1 t: \RAM1|memRAM~1905_q\ $end
$var wire 1 u: \RAM1|memRAM~2309_combout\ $end
$var wire 1 v: \RAM1|memRAM~497_q\ $end
$var wire 1 w: \RAM1|memRAM~1009_q\ $end
$var wire 1 x: \RAM1|memRAM~1521_q\ $end
$var wire 1 y: \RAM1|memRAM~2033_q\ $end
$var wire 1 z: \RAM1|memRAM~2310_combout\ $end
$var wire 1 {: \RAM1|memRAM~2311_combout\ $end
$var wire 1 |: \RAM1|memRAM~145_q\ $end
$var wire 1 }: \RAM1|memRAM~273_q\ $end
$var wire 1 ~: \RAM1|memRAM~401_q\ $end
$var wire 1 !; \RAM1|memRAM~529_q\ $end
$var wire 1 "; \RAM1|memRAM~2312_combout\ $end
$var wire 1 #; \RAM1|memRAM~657_q\ $end
$var wire 1 $; \RAM1|memRAM~785_q\ $end
$var wire 1 %; \RAM1|memRAM~913_q\ $end
$var wire 1 &; \RAM1|memRAM~1041_q\ $end
$var wire 1 '; \RAM1|memRAM~2313_combout\ $end
$var wire 1 (; \RAM1|memRAM~1169_q\ $end
$var wire 1 ); \RAM1|memRAM~1297_q\ $end
$var wire 1 *; \RAM1|memRAM~1425_q\ $end
$var wire 1 +; \RAM1|memRAM~1553_q\ $end
$var wire 1 ,; \RAM1|memRAM~2314_combout\ $end
$var wire 1 -; \RAM1|memRAM~1681_q\ $end
$var wire 1 .; \RAM1|memRAM~1809_q\ $end
$var wire 1 /; \RAM1|memRAM~1937_q\ $end
$var wire 1 0; \RAM1|memRAM~2065_q\ $end
$var wire 1 1; \RAM1|memRAM~2315_combout\ $end
$var wire 1 2; \RAM1|memRAM~2316_combout\ $end
$var wire 1 3; \RAM1|memRAM~2317_combout\ $end
$var wire 1 4; \MUX_ULA_MEM|saida_MUX[10]~10_combout\ $end
$var wire 1 5; \BANCO_REG|registrador~176_q\ $end
$var wire 1 6; \BANCO_REG|registrador~1157_combout\ $end
$var wire 1 7; \BANCO_REG|registrador~1156_combout\ $end
$var wire 1 8; \BANCO_REG|registrador~1159_combout\ $end
$var wire 1 9; \BANCO_REG|registrador~1158_combout\ $end
$var wire 1 :; \BANCO_REG|saidaA[10]~85_combout\ $end
$var wire 1 ;; \ULA1|ULA11|Somador|cOut~combout\ $end
$var wire 1 <; \BANCO_REG|registrador~1394_combout\ $end
$var wire 1 =; \BANCO_REG|registrador~49_q\ $end
$var wire 1 >; \BANCO_REG|registrador~81_q\ $end
$var wire 1 ?; \BANCO_REG|registrador~177_q\ $end
$var wire 1 @; \BANCO_REG|registrador~209_q\ $end
$var wire 1 A; \BANCO_REG|registrador~1169_combout\ $end
$var wire 1 B; \BANCO_REG|registrador~113_q\ $end
$var wire 1 C; \BANCO_REG|registrador~145_q\ $end
$var wire 1 D; \BANCO_REG|registrador~241_q\ $end
$var wire 1 E; \BANCO_REG|registrador~273_q\ $end
$var wire 1 F; \BANCO_REG|registrador~1170_combout\ $end
$var wire 1 G; \BANCO_REG|registrador~305_q\ $end
$var wire 1 H; \BANCO_REG|registrador~337_q\ $end
$var wire 1 I; \BANCO_REG|registrador~433_q\ $end
$var wire 1 J; \BANCO_REG|registrador~465_q\ $end
$var wire 1 K; \BANCO_REG|registrador~1171_combout\ $end
$var wire 1 L; \BANCO_REG|registrador~401_q\ $end
$var wire 1 M; \BANCO_REG|registrador~497_q\ $end
$var wire 1 N; \BANCO_REG|registrador~529_q\ $end
$var wire 1 O; \BANCO_REG|registrador~1172_combout\ $end
$var wire 1 P; \BANCO_REG|registrador~1173_combout\ $end
$var wire 1 Q; \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 R; \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 S; \BANCO_REG|saidaB[11]~29_combout\ $end
$var wire 1 T; \RAM1|memRAM~50_q\ $end
$var wire 1 U; \RAM1|memRAM~82_q\ $end
$var wire 1 V; \RAM1|memRAM~114_q\ $end
$var wire 1 W; \RAM1|memRAM~146_q\ $end
$var wire 1 X; \RAM1|memRAM~2318_combout\ $end
$var wire 1 Y; \RAM1|memRAM~562_q\ $end
$var wire 1 Z; \RAM1|memRAM~594_q\ $end
$var wire 1 [; \RAM1|memRAM~626_q\ $end
$var wire 1 \; \RAM1|memRAM~658_q\ $end
$var wire 1 ]; \RAM1|memRAM~2319_combout\ $end
$var wire 1 ^; \RAM1|memRAM~1074_q\ $end
$var wire 1 _; \RAM1|memRAM~1106_q\ $end
$var wire 1 `; \RAM1|memRAM~1138_q\ $end
$var wire 1 a; \RAM1|memRAM~1170_q\ $end
$var wire 1 b; \RAM1|memRAM~2320_combout\ $end
$var wire 1 c; \RAM1|memRAM~1586_q\ $end
$var wire 1 d; \RAM1|memRAM~1618_q\ $end
$var wire 1 e; \RAM1|memRAM~1650_q\ $end
$var wire 1 f; \RAM1|memRAM~1682_q\ $end
$var wire 1 g; \RAM1|memRAM~2321_combout\ $end
$var wire 1 h; \RAM1|memRAM~2322_combout\ $end
$var wire 1 i; \RAM1|memRAM~178_q\ $end
$var wire 1 j; \RAM1|memRAM~210_q\ $end
$var wire 1 k; \RAM1|memRAM~242_q\ $end
$var wire 1 l; \RAM1|memRAM~274_q\ $end
$var wire 1 m; \RAM1|memRAM~2323_combout\ $end
$var wire 1 n; \RAM1|memRAM~690_q\ $end
$var wire 1 o; \RAM1|memRAM~722_q\ $end
$var wire 1 p; \RAM1|memRAM~754_q\ $end
$var wire 1 q; \RAM1|memRAM~786_q\ $end
$var wire 1 r; \RAM1|memRAM~2324_combout\ $end
$var wire 1 s; \RAM1|memRAM~1202_q\ $end
$var wire 1 t; \RAM1|memRAM~1234_q\ $end
$var wire 1 u; \RAM1|memRAM~1266_q\ $end
$var wire 1 v; \RAM1|memRAM~1298_q\ $end
$var wire 1 w; \RAM1|memRAM~2325_combout\ $end
$var wire 1 x; \RAM1|memRAM~1714_q\ $end
$var wire 1 y; \RAM1|memRAM~1746_q\ $end
$var wire 1 z; \RAM1|memRAM~1778_q\ $end
$var wire 1 {; \RAM1|memRAM~1810_q\ $end
$var wire 1 |; \RAM1|memRAM~2326_combout\ $end
$var wire 1 }; \RAM1|memRAM~2327_combout\ $end
$var wire 1 ~; \RAM1|memRAM~306_q\ $end
$var wire 1 !< \RAM1|memRAM~338_q\ $end
$var wire 1 "< \RAM1|memRAM~370_q\ $end
$var wire 1 #< \RAM1|memRAM~402_q\ $end
$var wire 1 $< \RAM1|memRAM~2328_combout\ $end
$var wire 1 %< \RAM1|memRAM~818_q\ $end
$var wire 1 &< \RAM1|memRAM~850_q\ $end
$var wire 1 '< \RAM1|memRAM~882_q\ $end
$var wire 1 (< \RAM1|memRAM~914_q\ $end
$var wire 1 )< \RAM1|memRAM~2329_combout\ $end
$var wire 1 *< \RAM1|memRAM~1330_q\ $end
$var wire 1 +< \RAM1|memRAM~1362_q\ $end
$var wire 1 ,< \RAM1|memRAM~1394_q\ $end
$var wire 1 -< \RAM1|memRAM~1426_q\ $end
$var wire 1 .< \RAM1|memRAM~2330_combout\ $end
$var wire 1 /< \RAM1|memRAM~1842_q\ $end
$var wire 1 0< \RAM1|memRAM~1874_q\ $end
$var wire 1 1< \RAM1|memRAM~1906_q\ $end
$var wire 1 2< \RAM1|memRAM~1938_q\ $end
$var wire 1 3< \RAM1|memRAM~2331_combout\ $end
$var wire 1 4< \RAM1|memRAM~2332_combout\ $end
$var wire 1 5< \RAM1|memRAM~434_q\ $end
$var wire 1 6< \RAM1|memRAM~946_q\ $end
$var wire 1 7< \RAM1|memRAM~1458_q\ $end
$var wire 1 8< \RAM1|memRAM~1970_q\ $end
$var wire 1 9< \RAM1|memRAM~2333_combout\ $end
$var wire 1 :< \RAM1|memRAM~466_q\ $end
$var wire 1 ;< \RAM1|memRAM~978_q\ $end
$var wire 1 << \RAM1|memRAM~1490_q\ $end
$var wire 1 =< \RAM1|memRAM~2002_q\ $end
$var wire 1 >< \RAM1|memRAM~2334_combout\ $end
$var wire 1 ?< \RAM1|memRAM~498_q\ $end
$var wire 1 @< \RAM1|memRAM~1010_q\ $end
$var wire 1 A< \RAM1|memRAM~1522_q\ $end
$var wire 1 B< \RAM1|memRAM~2034_q\ $end
$var wire 1 C< \RAM1|memRAM~2335_combout\ $end
$var wire 1 D< \RAM1|memRAM~530_q\ $end
$var wire 1 E< \RAM1|memRAM~1042_q\ $end
$var wire 1 F< \RAM1|memRAM~1554_q\ $end
$var wire 1 G< \RAM1|memRAM~2066_q\ $end
$var wire 1 H< \RAM1|memRAM~2336_combout\ $end
$var wire 1 I< \RAM1|memRAM~2337_combout\ $end
$var wire 1 J< \RAM1|memRAM~2338_combout\ $end
$var wire 1 K< \MUX_ULA_MEM|saida_MUX[11]~11_combout\ $end
$var wire 1 L< \BANCO_REG|registrador~369_q\ $end
$var wire 1 M< \BANCO_REG|registrador~1168_combout\ $end
$var wire 1 N< \BANCO_REG|registrador~1167_combout\ $end
$var wire 1 O< \BANCO_REG|registrador~1166_combout\ $end
$var wire 1 P< \BANCO_REG|registrador~1165_combout\ $end
$var wire 1 Q< \BANCO_REG|saidaA[11]~81_combout\ $end
$var wire 1 R< \ULA1|ULA12|Somador|cOut~combout\ $end
$var wire 1 S< \BANCO_REG|registrador~50_q\ $end
$var wire 1 T< \BANCO_REG|registrador~178_q\ $end
$var wire 1 U< \BANCO_REG|registrador~114_q\ $end
$var wire 1 V< \BANCO_REG|registrador~242_q\ $end
$var wire 1 W< \BANCO_REG|registrador~1178_combout\ $end
$var wire 1 X< \BANCO_REG|registrador~82_q\ $end
$var wire 1 Y< \BANCO_REG|registrador~210_q\ $end
$var wire 1 Z< \BANCO_REG|registrador~146_q\ $end
$var wire 1 [< \BANCO_REG|registrador~274_q\ $end
$var wire 1 \< \BANCO_REG|registrador~1179_combout\ $end
$var wire 1 ]< \BANCO_REG|registrador~306_q\ $end
$var wire 1 ^< \BANCO_REG|registrador~434_q\ $end
$var wire 1 _< \BANCO_REG|registrador~370_q\ $end
$var wire 1 `< \BANCO_REG|registrador~498_q\ $end
$var wire 1 a< \BANCO_REG|registrador~1180_combout\ $end
$var wire 1 b< \BANCO_REG|registrador~466_q\ $end
$var wire 1 c< \BANCO_REG|registrador~402_q\ $end
$var wire 1 d< \BANCO_REG|registrador~530_q\ $end
$var wire 1 e< \BANCO_REG|registrador~1181_combout\ $end
$var wire 1 f< \BANCO_REG|registrador~1182_combout\ $end
$var wire 1 g< \BANCO_REG|saidaB[12]~1_combout\ $end
$var wire 1 h< \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 i< \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 j< \RAM1|memRAM~51_q\ $end
$var wire 1 k< \RAM1|memRAM~179_q\ $end
$var wire 1 l< \RAM1|memRAM~307_q\ $end
$var wire 1 m< \RAM1|memRAM~435_q\ $end
$var wire 1 n< \RAM1|memRAM~2339_combout\ $end
$var wire 1 o< \RAM1|memRAM~83_q\ $end
$var wire 1 p< \RAM1|memRAM~211_q\ $end
$var wire 1 q< \RAM1|memRAM~339_q\ $end
$var wire 1 r< \RAM1|memRAM~467_q\ $end
$var wire 1 s< \RAM1|memRAM~2340_combout\ $end
$var wire 1 t< \RAM1|memRAM~115_q\ $end
$var wire 1 u< \RAM1|memRAM~243_q\ $end
$var wire 1 v< \RAM1|memRAM~371_q\ $end
$var wire 1 w< \RAM1|memRAM~499_q\ $end
$var wire 1 x< \RAM1|memRAM~2341_combout\ $end
$var wire 1 y< \RAM1|memRAM~147_q\ $end
$var wire 1 z< \RAM1|memRAM~275_q\ $end
$var wire 1 {< \RAM1|memRAM~403_q\ $end
$var wire 1 |< \RAM1|memRAM~531_q\ $end
$var wire 1 }< \RAM1|memRAM~2342_combout\ $end
$var wire 1 ~< \RAM1|memRAM~2343_combout\ $end
$var wire 1 != \RAM1|memRAM~563_q\ $end
$var wire 1 "= \RAM1|memRAM~691_q\ $end
$var wire 1 #= \RAM1|memRAM~819_q\ $end
$var wire 1 $= \RAM1|memRAM~947_q\ $end
$var wire 1 %= \RAM1|memRAM~2344_combout\ $end
$var wire 1 &= \RAM1|memRAM~595_q\ $end
$var wire 1 '= \RAM1|memRAM~723_q\ $end
$var wire 1 (= \RAM1|memRAM~851_q\ $end
$var wire 1 )= \RAM1|memRAM~979_q\ $end
$var wire 1 *= \RAM1|memRAM~2345_combout\ $end
$var wire 1 += \RAM1|memRAM~627_q\ $end
$var wire 1 ,= \RAM1|memRAM~755_q\ $end
$var wire 1 -= \RAM1|memRAM~883_q\ $end
$var wire 1 .= \RAM1|memRAM~1011_q\ $end
$var wire 1 /= \RAM1|memRAM~2346_combout\ $end
$var wire 1 0= \RAM1|memRAM~659_q\ $end
$var wire 1 1= \RAM1|memRAM~787_q\ $end
$var wire 1 2= \RAM1|memRAM~915_q\ $end
$var wire 1 3= \RAM1|memRAM~1043_q\ $end
$var wire 1 4= \RAM1|memRAM~2347_combout\ $end
$var wire 1 5= \RAM1|memRAM~2348_combout\ $end
$var wire 1 6= \RAM1|memRAM~1075_q\ $end
$var wire 1 7= \RAM1|memRAM~1107_q\ $end
$var wire 1 8= \RAM1|memRAM~1139_q\ $end
$var wire 1 9= \RAM1|memRAM~1171_q\ $end
$var wire 1 := \RAM1|memRAM~2349_combout\ $end
$var wire 1 ;= \RAM1|memRAM~1203_q\ $end
$var wire 1 <= \RAM1|memRAM~1235_q\ $end
$var wire 1 == \RAM1|memRAM~1267_q\ $end
$var wire 1 >= \RAM1|memRAM~1299_q\ $end
$var wire 1 ?= \RAM1|memRAM~2350_combout\ $end
$var wire 1 @= \RAM1|memRAM~1331_q\ $end
$var wire 1 A= \RAM1|memRAM~1363_q\ $end
$var wire 1 B= \RAM1|memRAM~1395_q\ $end
$var wire 1 C= \RAM1|memRAM~1427_q\ $end
$var wire 1 D= \RAM1|memRAM~2351_combout\ $end
$var wire 1 E= \RAM1|memRAM~1459_q\ $end
$var wire 1 F= \RAM1|memRAM~1491_q\ $end
$var wire 1 G= \RAM1|memRAM~1523_q\ $end
$var wire 1 H= \RAM1|memRAM~1555_q\ $end
$var wire 1 I= \RAM1|memRAM~2352_combout\ $end
$var wire 1 J= \RAM1|memRAM~2353_combout\ $end
$var wire 1 K= \RAM1|memRAM~1587_q\ $end
$var wire 1 L= \RAM1|memRAM~1715_q\ $end
$var wire 1 M= \RAM1|memRAM~1843_q\ $end
$var wire 1 N= \RAM1|memRAM~1971_q\ $end
$var wire 1 O= \RAM1|memRAM~2354_combout\ $end
$var wire 1 P= \RAM1|memRAM~1619_q\ $end
$var wire 1 Q= \RAM1|memRAM~1747_q\ $end
$var wire 1 R= \RAM1|memRAM~1875_q\ $end
$var wire 1 S= \RAM1|memRAM~2003_q\ $end
$var wire 1 T= \RAM1|memRAM~2355_combout\ $end
$var wire 1 U= \RAM1|memRAM~1651_q\ $end
$var wire 1 V= \RAM1|memRAM~1779_q\ $end
$var wire 1 W= \RAM1|memRAM~1907_q\ $end
$var wire 1 X= \RAM1|memRAM~2035_q\ $end
$var wire 1 Y= \RAM1|memRAM~2356_combout\ $end
$var wire 1 Z= \RAM1|memRAM~1683_q\ $end
$var wire 1 [= \RAM1|memRAM~1811_q\ $end
$var wire 1 \= \RAM1|memRAM~1939_q\ $end
$var wire 1 ]= \RAM1|memRAM~2067_q\ $end
$var wire 1 ^= \RAM1|memRAM~2357_combout\ $end
$var wire 1 _= \RAM1|memRAM~2358_combout\ $end
$var wire 1 `= \RAM1|memRAM~2359_combout\ $end
$var wire 1 a= \MUX_ULA_MEM|saida_MUX[12]~12_combout\ $end
$var wire 1 b= \BANCO_REG|registrador~338_q\ $end
$var wire 1 c= \BANCO_REG|registrador~1177_combout\ $end
$var wire 1 d= \BANCO_REG|registrador~1176_combout\ $end
$var wire 1 e= \BANCO_REG|registrador~1175_combout\ $end
$var wire 1 f= \BANCO_REG|registrador~1174_combout\ $end
$var wire 1 g= \BANCO_REG|saidaA[12]~77_combout\ $end
$var wire 1 h= \BANCO_REG|registrador~1395_combout\ $end
$var wire 1 i= \BANCO_REG|registrador~51_q\ $end
$var wire 1 j= \BANCO_REG|registrador~83_q\ $end
$var wire 1 k= \BANCO_REG|registrador~115_q\ $end
$var wire 1 l= \BANCO_REG|registrador~147_q\ $end
$var wire 1 m= \BANCO_REG|registrador~1187_combout\ $end
$var wire 1 n= \BANCO_REG|registrador~211_q\ $end
$var wire 1 o= \BANCO_REG|registrador~243_q\ $end
$var wire 1 p= \BANCO_REG|registrador~275_q\ $end
$var wire 1 q= \BANCO_REG|registrador~1188_combout\ $end
$var wire 1 r= \BANCO_REG|registrador~307_q\ $end
$var wire 1 s= \BANCO_REG|registrador~339_q\ $end
$var wire 1 t= \BANCO_REG|registrador~371_q\ $end
$var wire 1 u= \BANCO_REG|registrador~403_q\ $end
$var wire 1 v= \BANCO_REG|registrador~1189_combout\ $end
$var wire 1 w= \BANCO_REG|registrador~435_q\ $end
$var wire 1 x= \BANCO_REG|registrador~467_q\ $end
$var wire 1 y= \BANCO_REG|registrador~499_q\ $end
$var wire 1 z= \BANCO_REG|registrador~531_q\ $end
$var wire 1 {= \BANCO_REG|registrador~1190_combout\ $end
$var wire 1 |= \BANCO_REG|registrador~1191_combout\ $end
$var wire 1 }= \BANCO_REG|saidaB[13]~2_combout\ $end
$var wire 1 ~= \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 !> \ULA1|ULA14|Somador|saida~0_combout\ $end
$var wire 1 "> \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 #> \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 $> \RAM1|memRAM~52_q\ $end
$var wire 1 %> \RAM1|memRAM~564_q\ $end
$var wire 1 &> \RAM1|memRAM~1076_q\ $end
$var wire 1 '> \RAM1|memRAM~1588_q\ $end
$var wire 1 (> \RAM1|memRAM~2360_combout\ $end
$var wire 1 )> \RAM1|memRAM~180_q\ $end
$var wire 1 *> \RAM1|memRAM~692_q\ $end
$var wire 1 +> \RAM1|memRAM~1204_q\ $end
$var wire 1 ,> \RAM1|memRAM~1716_q\ $end
$var wire 1 -> \RAM1|memRAM~2361_combout\ $end
$var wire 1 .> \RAM1|memRAM~308_q\ $end
$var wire 1 /> \RAM1|memRAM~820_q\ $end
$var wire 1 0> \RAM1|memRAM~1332_q\ $end
$var wire 1 1> \RAM1|memRAM~1844_q\ $end
$var wire 1 2> \RAM1|memRAM~2362_combout\ $end
$var wire 1 3> \RAM1|memRAM~436_q\ $end
$var wire 1 4> \RAM1|memRAM~948_q\ $end
$var wire 1 5> \RAM1|memRAM~1460_q\ $end
$var wire 1 6> \RAM1|memRAM~1972_q\ $end
$var wire 1 7> \RAM1|memRAM~2363_combout\ $end
$var wire 1 8> \RAM1|memRAM~2364_combout\ $end
$var wire 1 9> \RAM1|memRAM~84_q\ $end
$var wire 1 :> \RAM1|memRAM~596_q\ $end
$var wire 1 ;> \RAM1|memRAM~1108_q\ $end
$var wire 1 <> \RAM1|memRAM~1620_q\ $end
$var wire 1 => \RAM1|memRAM~2365_combout\ $end
$var wire 1 >> \RAM1|memRAM~212_q\ $end
$var wire 1 ?> \RAM1|memRAM~724_q\ $end
$var wire 1 @> \RAM1|memRAM~1236_q\ $end
$var wire 1 A> \RAM1|memRAM~1748_q\ $end
$var wire 1 B> \RAM1|memRAM~2366_combout\ $end
$var wire 1 C> \RAM1|memRAM~340_q\ $end
$var wire 1 D> \RAM1|memRAM~852_q\ $end
$var wire 1 E> \RAM1|memRAM~1364_q\ $end
$var wire 1 F> \RAM1|memRAM~1876_q\ $end
$var wire 1 G> \RAM1|memRAM~2367_combout\ $end
$var wire 1 H> \RAM1|memRAM~468_q\ $end
$var wire 1 I> \RAM1|memRAM~980_q\ $end
$var wire 1 J> \RAM1|memRAM~1492_q\ $end
$var wire 1 K> \RAM1|memRAM~2004_q\ $end
$var wire 1 L> \RAM1|memRAM~2368_combout\ $end
$var wire 1 M> \RAM1|memRAM~2369_combout\ $end
$var wire 1 N> \RAM1|memRAM~116_q\ $end
$var wire 1 O> \RAM1|memRAM~628_q\ $end
$var wire 1 P> \RAM1|memRAM~1140_q\ $end
$var wire 1 Q> \RAM1|memRAM~1652_q\ $end
$var wire 1 R> \RAM1|memRAM~2370_combout\ $end
$var wire 1 S> \RAM1|memRAM~244_q\ $end
$var wire 1 T> \RAM1|memRAM~756_q\ $end
$var wire 1 U> \RAM1|memRAM~1268_q\ $end
$var wire 1 V> \RAM1|memRAM~1780_q\ $end
$var wire 1 W> \RAM1|memRAM~2371_combout\ $end
$var wire 1 X> \RAM1|memRAM~372_q\ $end
$var wire 1 Y> \RAM1|memRAM~884_q\ $end
$var wire 1 Z> \RAM1|memRAM~1396_q\ $end
$var wire 1 [> \RAM1|memRAM~1908_q\ $end
$var wire 1 \> \RAM1|memRAM~2372_combout\ $end
$var wire 1 ]> \RAM1|memRAM~500_q\ $end
$var wire 1 ^> \RAM1|memRAM~1012_q\ $end
$var wire 1 _> \RAM1|memRAM~1524_q\ $end
$var wire 1 `> \RAM1|memRAM~2036_q\ $end
$var wire 1 a> \RAM1|memRAM~2373_combout\ $end
$var wire 1 b> \RAM1|memRAM~2374_combout\ $end
$var wire 1 c> \RAM1|memRAM~148_q\ $end
$var wire 1 d> \RAM1|memRAM~276_q\ $end
$var wire 1 e> \RAM1|memRAM~404_q\ $end
$var wire 1 f> \RAM1|memRAM~532_q\ $end
$var wire 1 g> \RAM1|memRAM~2375_combout\ $end
$var wire 1 h> \RAM1|memRAM~660_q\ $end
$var wire 1 i> \RAM1|memRAM~788_q\ $end
$var wire 1 j> \RAM1|memRAM~916_q\ $end
$var wire 1 k> \RAM1|memRAM~1044_q\ $end
$var wire 1 l> \RAM1|memRAM~2376_combout\ $end
$var wire 1 m> \RAM1|memRAM~1172_q\ $end
$var wire 1 n> \RAM1|memRAM~1300_q\ $end
$var wire 1 o> \RAM1|memRAM~1428_q\ $end
$var wire 1 p> \RAM1|memRAM~1556_q\ $end
$var wire 1 q> \RAM1|memRAM~2377_combout\ $end
$var wire 1 r> \RAM1|memRAM~1684_q\ $end
$var wire 1 s> \RAM1|memRAM~1812_q\ $end
$var wire 1 t> \RAM1|memRAM~1940_q\ $end
$var wire 1 u> \RAM1|memRAM~2068_q\ $end
$var wire 1 v> \RAM1|memRAM~2378_combout\ $end
$var wire 1 w> \RAM1|memRAM~2379_combout\ $end
$var wire 1 x> \RAM1|memRAM~2380_combout\ $end
$var wire 1 y> \MUX_ULA_MEM|saida_MUX[13]~13_combout\ $end
$var wire 1 z> \BANCO_REG|registrador~179_q\ $end
$var wire 1 {> \BANCO_REG|registrador~1184_combout\ $end
$var wire 1 |> \BANCO_REG|registrador~1183_combout\ $end
$var wire 1 }> \BANCO_REG|registrador~1186_combout\ $end
$var wire 1 ~> \BANCO_REG|registrador~1185_combout\ $end
$var wire 1 !? \BANCO_REG|saidaA[13]~73_combout\ $end
$var wire 1 "? \ULA1|ULA14|Somador|cOut~combout\ $end
$var wire 1 #? \BANCO_REG|saidaA[14]~2_combout\ $end
$var wire 1 $? \BANCO_REG|registrador~84_q\ $end
$var wire 1 %? \BANCO_REG|registrador~180_q\ $end
$var wire 1 &? \BANCO_REG|registrador~212_q\ $end
$var wire 1 '? \BANCO_REG|registrador~1197_combout\ $end
$var wire 1 (? \BANCO_REG|registrador~116_q\ $end
$var wire 1 )? \BANCO_REG|registrador~148_q\ $end
$var wire 1 *? \BANCO_REG|registrador~244_q\ $end
$var wire 1 +? \BANCO_REG|registrador~276_q\ $end
$var wire 1 ,? \BANCO_REG|registrador~1198_combout\ $end
$var wire 1 -? \BANCO_REG|registrador~308_q\ $end
$var wire 1 .? \BANCO_REG|registrador~340_q\ $end
$var wire 1 /? \BANCO_REG|registrador~436_q\ $end
$var wire 1 0? \BANCO_REG|registrador~468_q\ $end
$var wire 1 1? \BANCO_REG|registrador~1199_combout\ $end
$var wire 1 2? \BANCO_REG|registrador~372_q\ $end
$var wire 1 3? \BANCO_REG|registrador~404_q\ $end
$var wire 1 4? \BANCO_REG|registrador~500_q\ $end
$var wire 1 5? \BANCO_REG|registrador~532_q\ $end
$var wire 1 6? \BANCO_REG|registrador~1200_combout\ $end
$var wire 1 7? \BANCO_REG|registrador~1201_combout\ $end
$var wire 1 8? \ROM1|memROM~24_combout\ $end
$var wire 1 9? \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 :? \ULA1|ULA15|InverterOuNao|saida_MUX[0]~1_combout\ $end
$var wire 1 ;? \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 <? \BANCO_REG|saidaB[14]~30_combout\ $end
$var wire 1 =? \RAM1|memRAM~53_q\ $end
$var wire 1 >? \RAM1|memRAM~85_q\ $end
$var wire 1 ?? \RAM1|memRAM~117_q\ $end
$var wire 1 @? \RAM1|memRAM~149_q\ $end
$var wire 1 A? \RAM1|memRAM~2381_combout\ $end
$var wire 1 B? \RAM1|memRAM~565_q\ $end
$var wire 1 C? \RAM1|memRAM~597_q\ $end
$var wire 1 D? \RAM1|memRAM~629_q\ $end
$var wire 1 E? \RAM1|memRAM~661_q\ $end
$var wire 1 F? \RAM1|memRAM~2382_combout\ $end
$var wire 1 G? \RAM1|memRAM~1077_q\ $end
$var wire 1 H? \RAM1|memRAM~1109_q\ $end
$var wire 1 I? \RAM1|memRAM~1141_q\ $end
$var wire 1 J? \RAM1|memRAM~1173_q\ $end
$var wire 1 K? \RAM1|memRAM~2383_combout\ $end
$var wire 1 L? \RAM1|memRAM~1589_q\ $end
$var wire 1 M? \RAM1|memRAM~1621_q\ $end
$var wire 1 N? \RAM1|memRAM~1653_q\ $end
$var wire 1 O? \RAM1|memRAM~1685_q\ $end
$var wire 1 P? \RAM1|memRAM~2384_combout\ $end
$var wire 1 Q? \RAM1|memRAM~2385_combout\ $end
$var wire 1 R? \RAM1|memRAM~181_q\ $end
$var wire 1 S? \RAM1|memRAM~213_q\ $end
$var wire 1 T? \RAM1|memRAM~245_q\ $end
$var wire 1 U? \RAM1|memRAM~277_q\ $end
$var wire 1 V? \RAM1|memRAM~2386_combout\ $end
$var wire 1 W? \RAM1|memRAM~693_q\ $end
$var wire 1 X? \RAM1|memRAM~725_q\ $end
$var wire 1 Y? \RAM1|memRAM~757_q\ $end
$var wire 1 Z? \RAM1|memRAM~789_q\ $end
$var wire 1 [? \RAM1|memRAM~2387_combout\ $end
$var wire 1 \? \RAM1|memRAM~1205_q\ $end
$var wire 1 ]? \RAM1|memRAM~1237_q\ $end
$var wire 1 ^? \RAM1|memRAM~1269_q\ $end
$var wire 1 _? \RAM1|memRAM~1301_q\ $end
$var wire 1 `? \RAM1|memRAM~2388_combout\ $end
$var wire 1 a? \RAM1|memRAM~1717_q\ $end
$var wire 1 b? \RAM1|memRAM~1749_q\ $end
$var wire 1 c? \RAM1|memRAM~1781_q\ $end
$var wire 1 d? \RAM1|memRAM~1813_q\ $end
$var wire 1 e? \RAM1|memRAM~2389_combout\ $end
$var wire 1 f? \RAM1|memRAM~2390_combout\ $end
$var wire 1 g? \RAM1|memRAM~309_q\ $end
$var wire 1 h? \RAM1|memRAM~341_q\ $end
$var wire 1 i? \RAM1|memRAM~373_q\ $end
$var wire 1 j? \RAM1|memRAM~405_q\ $end
$var wire 1 k? \RAM1|memRAM~2391_combout\ $end
$var wire 1 l? \RAM1|memRAM~821_q\ $end
$var wire 1 m? \RAM1|memRAM~853_q\ $end
$var wire 1 n? \RAM1|memRAM~885_q\ $end
$var wire 1 o? \RAM1|memRAM~917_q\ $end
$var wire 1 p? \RAM1|memRAM~2392_combout\ $end
$var wire 1 q? \RAM1|memRAM~1333_q\ $end
$var wire 1 r? \RAM1|memRAM~1365_q\ $end
$var wire 1 s? \RAM1|memRAM~1397_q\ $end
$var wire 1 t? \RAM1|memRAM~1429_q\ $end
$var wire 1 u? \RAM1|memRAM~2393_combout\ $end
$var wire 1 v? \RAM1|memRAM~1845_q\ $end
$var wire 1 w? \RAM1|memRAM~1877_q\ $end
$var wire 1 x? \RAM1|memRAM~1909_q\ $end
$var wire 1 y? \RAM1|memRAM~1941_q\ $end
$var wire 1 z? \RAM1|memRAM~2394_combout\ $end
$var wire 1 {? \RAM1|memRAM~2395_combout\ $end
$var wire 1 |? \RAM1|memRAM~437_q\ $end
$var wire 1 }? \RAM1|memRAM~949_q\ $end
$var wire 1 ~? \RAM1|memRAM~1461_q\ $end
$var wire 1 !@ \RAM1|memRAM~1973_q\ $end
$var wire 1 "@ \RAM1|memRAM~2396_combout\ $end
$var wire 1 #@ \RAM1|memRAM~469_q\ $end
$var wire 1 $@ \RAM1|memRAM~981_q\ $end
$var wire 1 %@ \RAM1|memRAM~1493_q\ $end
$var wire 1 &@ \RAM1|memRAM~2005_q\ $end
$var wire 1 '@ \RAM1|memRAM~2397_combout\ $end
$var wire 1 (@ \RAM1|memRAM~501_q\ $end
$var wire 1 )@ \RAM1|memRAM~1013_q\ $end
$var wire 1 *@ \RAM1|memRAM~1525_q\ $end
$var wire 1 +@ \RAM1|memRAM~2037_q\ $end
$var wire 1 ,@ \RAM1|memRAM~2398_combout\ $end
$var wire 1 -@ \RAM1|memRAM~533_q\ $end
$var wire 1 .@ \RAM1|memRAM~1045_q\ $end
$var wire 1 /@ \RAM1|memRAM~1557_q\ $end
$var wire 1 0@ \RAM1|memRAM~2069_q\ $end
$var wire 1 1@ \RAM1|memRAM~2399_combout\ $end
$var wire 1 2@ \RAM1|memRAM~2400_combout\ $end
$var wire 1 3@ \RAM1|memRAM~2401_combout\ $end
$var wire 1 4@ \MUX_ULA_MEM|saida_MUX[14]~14_combout\ $end
$var wire 1 5@ \BANCO_REG|registrador~52_q\ $end
$var wire 1 6@ \BANCO_REG|registrador~1192_combout\ $end
$var wire 1 7@ \BANCO_REG|registrador~1193_combout\ $end
$var wire 1 8@ \BANCO_REG|registrador~1194_combout\ $end
$var wire 1 9@ \BANCO_REG|registrador~1195_combout\ $end
$var wire 1 :@ \BANCO_REG|registrador~1196_combout\ $end
$var wire 1 ;@ \ULA1|ULA15|Somador|saida~0_combout\ $end
$var wire 1 <@ \ULA1|ULA15|Somador|cOut~0_combout\ $end
$var wire 1 =@ \ULA1|ULA15|Somador|cOut~1_combout\ $end
$var wire 1 >@ \BANCO_REG|registrador~1396_combout\ $end
$var wire 1 ?@ \BANCO_REG|registrador~53_q\ $end
$var wire 1 @@ \BANCO_REG|registrador~181_q\ $end
$var wire 1 A@ \BANCO_REG|registrador~117_q\ $end
$var wire 1 B@ \BANCO_REG|registrador~245_q\ $end
$var wire 1 C@ \BANCO_REG|registrador~1206_combout\ $end
$var wire 1 D@ \BANCO_REG|registrador~85_q\ $end
$var wire 1 E@ \BANCO_REG|registrador~213_q\ $end
$var wire 1 F@ \BANCO_REG|registrador~149_q\ $end
$var wire 1 G@ \BANCO_REG|registrador~277_q\ $end
$var wire 1 H@ \BANCO_REG|registrador~1207_combout\ $end
$var wire 1 I@ \BANCO_REG|registrador~309_q\ $end
$var wire 1 J@ \BANCO_REG|registrador~437_q\ $end
$var wire 1 K@ \BANCO_REG|registrador~373_q\ $end
$var wire 1 L@ \BANCO_REG|registrador~501_q\ $end
$var wire 1 M@ \BANCO_REG|registrador~1208_combout\ $end
$var wire 1 N@ \BANCO_REG|registrador~469_q\ $end
$var wire 1 O@ \BANCO_REG|registrador~405_q\ $end
$var wire 1 P@ \BANCO_REG|registrador~533_q\ $end
$var wire 1 Q@ \BANCO_REG|registrador~1209_combout\ $end
$var wire 1 R@ \BANCO_REG|registrador~1210_combout\ $end
$var wire 1 S@ \BANCO_REG|saidaB[15]~3_combout\ $end
$var wire 1 T@ \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 U@ \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 V@ \RAM1|memRAM~54_q\ $end
$var wire 1 W@ \RAM1|memRAM~182_q\ $end
$var wire 1 X@ \RAM1|memRAM~310_q\ $end
$var wire 1 Y@ \RAM1|memRAM~438_q\ $end
$var wire 1 Z@ \RAM1|memRAM~2402_combout\ $end
$var wire 1 [@ \RAM1|memRAM~86_q\ $end
$var wire 1 \@ \RAM1|memRAM~214_q\ $end
$var wire 1 ]@ \RAM1|memRAM~342_q\ $end
$var wire 1 ^@ \RAM1|memRAM~470_q\ $end
$var wire 1 _@ \RAM1|memRAM~2403_combout\ $end
$var wire 1 `@ \RAM1|memRAM~118_q\ $end
$var wire 1 a@ \RAM1|memRAM~246_q\ $end
$var wire 1 b@ \RAM1|memRAM~374_q\ $end
$var wire 1 c@ \RAM1|memRAM~502_q\ $end
$var wire 1 d@ \RAM1|memRAM~2404_combout\ $end
$var wire 1 e@ \RAM1|memRAM~150_q\ $end
$var wire 1 f@ \RAM1|memRAM~278_q\ $end
$var wire 1 g@ \RAM1|memRAM~406_q\ $end
$var wire 1 h@ \RAM1|memRAM~534_q\ $end
$var wire 1 i@ \RAM1|memRAM~2405_combout\ $end
$var wire 1 j@ \RAM1|memRAM~2406_combout\ $end
$var wire 1 k@ \RAM1|memRAM~566_q\ $end
$var wire 1 l@ \RAM1|memRAM~694_q\ $end
$var wire 1 m@ \RAM1|memRAM~822_q\ $end
$var wire 1 n@ \RAM1|memRAM~950_q\ $end
$var wire 1 o@ \RAM1|memRAM~2407_combout\ $end
$var wire 1 p@ \RAM1|memRAM~598_q\ $end
$var wire 1 q@ \RAM1|memRAM~726_q\ $end
$var wire 1 r@ \RAM1|memRAM~854_q\ $end
$var wire 1 s@ \RAM1|memRAM~982_q\ $end
$var wire 1 t@ \RAM1|memRAM~2408_combout\ $end
$var wire 1 u@ \RAM1|memRAM~630_q\ $end
$var wire 1 v@ \RAM1|memRAM~758_q\ $end
$var wire 1 w@ \RAM1|memRAM~886_q\ $end
$var wire 1 x@ \RAM1|memRAM~1014_q\ $end
$var wire 1 y@ \RAM1|memRAM~2409_combout\ $end
$var wire 1 z@ \RAM1|memRAM~662_q\ $end
$var wire 1 {@ \RAM1|memRAM~790_q\ $end
$var wire 1 |@ \RAM1|memRAM~918_q\ $end
$var wire 1 }@ \RAM1|memRAM~1046_q\ $end
$var wire 1 ~@ \RAM1|memRAM~2410_combout\ $end
$var wire 1 !A \RAM1|memRAM~2411_combout\ $end
$var wire 1 "A \RAM1|memRAM~1078_q\ $end
$var wire 1 #A \RAM1|memRAM~1110_q\ $end
$var wire 1 $A \RAM1|memRAM~1142_q\ $end
$var wire 1 %A \RAM1|memRAM~1174_q\ $end
$var wire 1 &A \RAM1|memRAM~2412_combout\ $end
$var wire 1 'A \RAM1|memRAM~1206_q\ $end
$var wire 1 (A \RAM1|memRAM~1238_q\ $end
$var wire 1 )A \RAM1|memRAM~1270_q\ $end
$var wire 1 *A \RAM1|memRAM~1302_q\ $end
$var wire 1 +A \RAM1|memRAM~2413_combout\ $end
$var wire 1 ,A \RAM1|memRAM~1334_q\ $end
$var wire 1 -A \RAM1|memRAM~1366_q\ $end
$var wire 1 .A \RAM1|memRAM~1398_q\ $end
$var wire 1 /A \RAM1|memRAM~1430_q\ $end
$var wire 1 0A \RAM1|memRAM~2414_combout\ $end
$var wire 1 1A \RAM1|memRAM~1462_q\ $end
$var wire 1 2A \RAM1|memRAM~1494_q\ $end
$var wire 1 3A \RAM1|memRAM~1526_q\ $end
$var wire 1 4A \RAM1|memRAM~1558_q\ $end
$var wire 1 5A \RAM1|memRAM~2415_combout\ $end
$var wire 1 6A \RAM1|memRAM~2416_combout\ $end
$var wire 1 7A \RAM1|memRAM~1590_q\ $end
$var wire 1 8A \RAM1|memRAM~1718_q\ $end
$var wire 1 9A \RAM1|memRAM~1846_q\ $end
$var wire 1 :A \RAM1|memRAM~1974_q\ $end
$var wire 1 ;A \RAM1|memRAM~2417_combout\ $end
$var wire 1 <A \RAM1|memRAM~1622_q\ $end
$var wire 1 =A \RAM1|memRAM~1750_q\ $end
$var wire 1 >A \RAM1|memRAM~1878_q\ $end
$var wire 1 ?A \RAM1|memRAM~2006_q\ $end
$var wire 1 @A \RAM1|memRAM~2418_combout\ $end
$var wire 1 AA \RAM1|memRAM~1654_q\ $end
$var wire 1 BA \RAM1|memRAM~1782_q\ $end
$var wire 1 CA \RAM1|memRAM~1910_q\ $end
$var wire 1 DA \RAM1|memRAM~2038_q\ $end
$var wire 1 EA \RAM1|memRAM~2419_combout\ $end
$var wire 1 FA \RAM1|memRAM~1686_q\ $end
$var wire 1 GA \RAM1|memRAM~1814_q\ $end
$var wire 1 HA \RAM1|memRAM~1942_q\ $end
$var wire 1 IA \RAM1|memRAM~2070_q\ $end
$var wire 1 JA \RAM1|memRAM~2420_combout\ $end
$var wire 1 KA \RAM1|memRAM~2421_combout\ $end
$var wire 1 LA \RAM1|memRAM~2422_combout\ $end
$var wire 1 MA \MUX_ULA_MEM|saida_MUX[15]~15_combout\ $end
$var wire 1 NA \BANCO_REG|registrador~341_q\ $end
$var wire 1 OA \BANCO_REG|registrador~1205_combout\ $end
$var wire 1 PA \BANCO_REG|registrador~1204_combout\ $end
$var wire 1 QA \BANCO_REG|registrador~1203_combout\ $end
$var wire 1 RA \BANCO_REG|registrador~1202_combout\ $end
$var wire 1 SA \BANCO_REG|saidaA[15]~69_combout\ $end
$var wire 1 TA \ULA1|ULA16|Somador|cOut~combout\ $end
$var wire 1 UA \BANCO_REG|registrador~54_q\ $end
$var wire 1 VA \BANCO_REG|registrador~86_q\ $end
$var wire 1 WA \BANCO_REG|registrador~118_q\ $end
$var wire 1 XA \BANCO_REG|registrador~150_q\ $end
$var wire 1 YA \BANCO_REG|registrador~1215_combout\ $end
$var wire 1 ZA \BANCO_REG|registrador~214_q\ $end
$var wire 1 [A \BANCO_REG|registrador~246_q\ $end
$var wire 1 \A \BANCO_REG|registrador~278_q\ $end
$var wire 1 ]A \BANCO_REG|registrador~1216_combout\ $end
$var wire 1 ^A \BANCO_REG|registrador~310_q\ $end
$var wire 1 _A \BANCO_REG|registrador~342_q\ $end
$var wire 1 `A \BANCO_REG|registrador~374_q\ $end
$var wire 1 aA \BANCO_REG|registrador~406_q\ $end
$var wire 1 bA \BANCO_REG|registrador~1217_combout\ $end
$var wire 1 cA \BANCO_REG|registrador~438_q\ $end
$var wire 1 dA \BANCO_REG|registrador~470_q\ $end
$var wire 1 eA \BANCO_REG|registrador~502_q\ $end
$var wire 1 fA \BANCO_REG|registrador~534_q\ $end
$var wire 1 gA \BANCO_REG|registrador~1218_combout\ $end
$var wire 1 hA \BANCO_REG|registrador~1219_combout\ $end
$var wire 1 iA \BANCO_REG|saidaB[16]~4_combout\ $end
$var wire 1 jA \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 kA \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 lA \RAM1|memRAM~55_q\ $end
$var wire 1 mA \RAM1|memRAM~567_q\ $end
$var wire 1 nA \RAM1|memRAM~1079_q\ $end
$var wire 1 oA \RAM1|memRAM~1591_q\ $end
$var wire 1 pA \RAM1|memRAM~2423_combout\ $end
$var wire 1 qA \RAM1|memRAM~183_q\ $end
$var wire 1 rA \RAM1|memRAM~695_q\ $end
$var wire 1 sA \RAM1|memRAM~1207_q\ $end
$var wire 1 tA \RAM1|memRAM~1719_q\ $end
$var wire 1 uA \RAM1|memRAM~2424_combout\ $end
$var wire 1 vA \RAM1|memRAM~311_q\ $end
$var wire 1 wA \RAM1|memRAM~823_q\ $end
$var wire 1 xA \RAM1|memRAM~1335_q\ $end
$var wire 1 yA \RAM1|memRAM~1847_q\ $end
$var wire 1 zA \RAM1|memRAM~2425_combout\ $end
$var wire 1 {A \RAM1|memRAM~439_q\ $end
$var wire 1 |A \RAM1|memRAM~951_q\ $end
$var wire 1 }A \RAM1|memRAM~1463_q\ $end
$var wire 1 ~A \RAM1|memRAM~1975_q\ $end
$var wire 1 !B \RAM1|memRAM~2426_combout\ $end
$var wire 1 "B \RAM1|memRAM~2427_combout\ $end
$var wire 1 #B \RAM1|memRAM~87_q\ $end
$var wire 1 $B \RAM1|memRAM~599_q\ $end
$var wire 1 %B \RAM1|memRAM~1111_q\ $end
$var wire 1 &B \RAM1|memRAM~1623_q\ $end
$var wire 1 'B \RAM1|memRAM~2428_combout\ $end
$var wire 1 (B \RAM1|memRAM~215_q\ $end
$var wire 1 )B \RAM1|memRAM~727_q\ $end
$var wire 1 *B \RAM1|memRAM~1239_q\ $end
$var wire 1 +B \RAM1|memRAM~1751_q\ $end
$var wire 1 ,B \RAM1|memRAM~2429_combout\ $end
$var wire 1 -B \RAM1|memRAM~343_q\ $end
$var wire 1 .B \RAM1|memRAM~855_q\ $end
$var wire 1 /B \RAM1|memRAM~1367_q\ $end
$var wire 1 0B \RAM1|memRAM~1879_q\ $end
$var wire 1 1B \RAM1|memRAM~2430_combout\ $end
$var wire 1 2B \RAM1|memRAM~471_q\ $end
$var wire 1 3B \RAM1|memRAM~983_q\ $end
$var wire 1 4B \RAM1|memRAM~1495_q\ $end
$var wire 1 5B \RAM1|memRAM~2007_q\ $end
$var wire 1 6B \RAM1|memRAM~2431_combout\ $end
$var wire 1 7B \RAM1|memRAM~2432_combout\ $end
$var wire 1 8B \RAM1|memRAM~119_q\ $end
$var wire 1 9B \RAM1|memRAM~631_q\ $end
$var wire 1 :B \RAM1|memRAM~1143_q\ $end
$var wire 1 ;B \RAM1|memRAM~1655_q\ $end
$var wire 1 <B \RAM1|memRAM~2433_combout\ $end
$var wire 1 =B \RAM1|memRAM~247_q\ $end
$var wire 1 >B \RAM1|memRAM~759_q\ $end
$var wire 1 ?B \RAM1|memRAM~1271_q\ $end
$var wire 1 @B \RAM1|memRAM~1783_q\ $end
$var wire 1 AB \RAM1|memRAM~2434_combout\ $end
$var wire 1 BB \RAM1|memRAM~375_q\ $end
$var wire 1 CB \RAM1|memRAM~887_q\ $end
$var wire 1 DB \RAM1|memRAM~1399_q\ $end
$var wire 1 EB \RAM1|memRAM~1911_q\ $end
$var wire 1 FB \RAM1|memRAM~2435_combout\ $end
$var wire 1 GB \RAM1|memRAM~503_q\ $end
$var wire 1 HB \RAM1|memRAM~1015_q\ $end
$var wire 1 IB \RAM1|memRAM~1527_q\ $end
$var wire 1 JB \RAM1|memRAM~2039_q\ $end
$var wire 1 KB \RAM1|memRAM~2436_combout\ $end
$var wire 1 LB \RAM1|memRAM~2437_combout\ $end
$var wire 1 MB \RAM1|memRAM~151_q\ $end
$var wire 1 NB \RAM1|memRAM~279_q\ $end
$var wire 1 OB \RAM1|memRAM~407_q\ $end
$var wire 1 PB \RAM1|memRAM~535_q\ $end
$var wire 1 QB \RAM1|memRAM~2438_combout\ $end
$var wire 1 RB \RAM1|memRAM~663_q\ $end
$var wire 1 SB \RAM1|memRAM~791_q\ $end
$var wire 1 TB \RAM1|memRAM~919_q\ $end
$var wire 1 UB \RAM1|memRAM~1047_q\ $end
$var wire 1 VB \RAM1|memRAM~2439_combout\ $end
$var wire 1 WB \RAM1|memRAM~1175_q\ $end
$var wire 1 XB \RAM1|memRAM~1303_q\ $end
$var wire 1 YB \RAM1|memRAM~1431_q\ $end
$var wire 1 ZB \RAM1|memRAM~1559_q\ $end
$var wire 1 [B \RAM1|memRAM~2440_combout\ $end
$var wire 1 \B \RAM1|memRAM~1687_q\ $end
$var wire 1 ]B \RAM1|memRAM~1815_q\ $end
$var wire 1 ^B \RAM1|memRAM~1943_q\ $end
$var wire 1 _B \RAM1|memRAM~2071_q\ $end
$var wire 1 `B \RAM1|memRAM~2441_combout\ $end
$var wire 1 aB \RAM1|memRAM~2442_combout\ $end
$var wire 1 bB \RAM1|memRAM~2443_combout\ $end
$var wire 1 cB \MUX_ULA_MEM|saida_MUX[16]~16_combout\ $end
$var wire 1 dB \BANCO_REG|registrador~182_q\ $end
$var wire 1 eB \BANCO_REG|registrador~1212_combout\ $end
$var wire 1 fB \BANCO_REG|registrador~1211_combout\ $end
$var wire 1 gB \BANCO_REG|registrador~1214_combout\ $end
$var wire 1 hB \BANCO_REG|registrador~1213_combout\ $end
$var wire 1 iB \BANCO_REG|saidaA[16]~65_combout\ $end
$var wire 1 jB \ULA1|ULA17|Somador|cOut~combout\ $end
$var wire 1 kB \BANCO_REG|registrador~1397_combout\ $end
$var wire 1 lB \BANCO_REG|registrador~55_q\ $end
$var wire 1 mB \BANCO_REG|registrador~87_q\ $end
$var wire 1 nB \BANCO_REG|registrador~183_q\ $end
$var wire 1 oB \BANCO_REG|registrador~215_q\ $end
$var wire 1 pB \BANCO_REG|registrador~1224_combout\ $end
$var wire 1 qB \BANCO_REG|registrador~119_q\ $end
$var wire 1 rB \BANCO_REG|registrador~151_q\ $end
$var wire 1 sB \BANCO_REG|registrador~247_q\ $end
$var wire 1 tB \BANCO_REG|registrador~279_q\ $end
$var wire 1 uB \BANCO_REG|registrador~1225_combout\ $end
$var wire 1 vB \BANCO_REG|registrador~311_q\ $end
$var wire 1 wB \BANCO_REG|registrador~343_q\ $end
$var wire 1 xB \BANCO_REG|registrador~439_q\ $end
$var wire 1 yB \BANCO_REG|registrador~471_q\ $end
$var wire 1 zB \BANCO_REG|registrador~1226_combout\ $end
$var wire 1 {B \BANCO_REG|registrador~407_q\ $end
$var wire 1 |B \BANCO_REG|registrador~503_q\ $end
$var wire 1 }B \BANCO_REG|registrador~535_q\ $end
$var wire 1 ~B \BANCO_REG|registrador~1227_combout\ $end
$var wire 1 !C \BANCO_REG|registrador~1228_combout\ $end
$var wire 1 "C \BANCO_REG|saidaB[17]~5_combout\ $end
$var wire 1 #C \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 $C \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 %C \RAM1|memRAM~56_q\ $end
$var wire 1 &C \RAM1|memRAM~88_q\ $end
$var wire 1 'C \RAM1|memRAM~120_q\ $end
$var wire 1 (C \RAM1|memRAM~152_q\ $end
$var wire 1 )C \RAM1|memRAM~2444_combout\ $end
$var wire 1 *C \RAM1|memRAM~568_q\ $end
$var wire 1 +C \RAM1|memRAM~600_q\ $end
$var wire 1 ,C \RAM1|memRAM~632_q\ $end
$var wire 1 -C \RAM1|memRAM~664_q\ $end
$var wire 1 .C \RAM1|memRAM~2445_combout\ $end
$var wire 1 /C \RAM1|memRAM~1080_q\ $end
$var wire 1 0C \RAM1|memRAM~1112_q\ $end
$var wire 1 1C \RAM1|memRAM~1144_q\ $end
$var wire 1 2C \RAM1|memRAM~1176_q\ $end
$var wire 1 3C \RAM1|memRAM~2446_combout\ $end
$var wire 1 4C \RAM1|memRAM~1592_q\ $end
$var wire 1 5C \RAM1|memRAM~1624_q\ $end
$var wire 1 6C \RAM1|memRAM~1656_q\ $end
$var wire 1 7C \RAM1|memRAM~1688_q\ $end
$var wire 1 8C \RAM1|memRAM~2447_combout\ $end
$var wire 1 9C \RAM1|memRAM~2448_combout\ $end
$var wire 1 :C \RAM1|memRAM~184_q\ $end
$var wire 1 ;C \RAM1|memRAM~216_q\ $end
$var wire 1 <C \RAM1|memRAM~248_q\ $end
$var wire 1 =C \RAM1|memRAM~280_q\ $end
$var wire 1 >C \RAM1|memRAM~2449_combout\ $end
$var wire 1 ?C \RAM1|memRAM~696_q\ $end
$var wire 1 @C \RAM1|memRAM~728_q\ $end
$var wire 1 AC \RAM1|memRAM~760_q\ $end
$var wire 1 BC \RAM1|memRAM~792_q\ $end
$var wire 1 CC \RAM1|memRAM~2450_combout\ $end
$var wire 1 DC \RAM1|memRAM~1208_q\ $end
$var wire 1 EC \RAM1|memRAM~1240_q\ $end
$var wire 1 FC \RAM1|memRAM~1272_q\ $end
$var wire 1 GC \RAM1|memRAM~1304_q\ $end
$var wire 1 HC \RAM1|memRAM~2451_combout\ $end
$var wire 1 IC \RAM1|memRAM~1720_q\ $end
$var wire 1 JC \RAM1|memRAM~1752_q\ $end
$var wire 1 KC \RAM1|memRAM~1784_q\ $end
$var wire 1 LC \RAM1|memRAM~1816_q\ $end
$var wire 1 MC \RAM1|memRAM~2452_combout\ $end
$var wire 1 NC \RAM1|memRAM~2453_combout\ $end
$var wire 1 OC \RAM1|memRAM~312_q\ $end
$var wire 1 PC \RAM1|memRAM~344_q\ $end
$var wire 1 QC \RAM1|memRAM~376_q\ $end
$var wire 1 RC \RAM1|memRAM~408_q\ $end
$var wire 1 SC \RAM1|memRAM~2454_combout\ $end
$var wire 1 TC \RAM1|memRAM~824_q\ $end
$var wire 1 UC \RAM1|memRAM~856_q\ $end
$var wire 1 VC \RAM1|memRAM~888_q\ $end
$var wire 1 WC \RAM1|memRAM~920_q\ $end
$var wire 1 XC \RAM1|memRAM~2455_combout\ $end
$var wire 1 YC \RAM1|memRAM~1336_q\ $end
$var wire 1 ZC \RAM1|memRAM~1368_q\ $end
$var wire 1 [C \RAM1|memRAM~1400_q\ $end
$var wire 1 \C \RAM1|memRAM~1432_q\ $end
$var wire 1 ]C \RAM1|memRAM~2456_combout\ $end
$var wire 1 ^C \RAM1|memRAM~1848_q\ $end
$var wire 1 _C \RAM1|memRAM~1880_q\ $end
$var wire 1 `C \RAM1|memRAM~1912_q\ $end
$var wire 1 aC \RAM1|memRAM~1944_q\ $end
$var wire 1 bC \RAM1|memRAM~2457_combout\ $end
$var wire 1 cC \RAM1|memRAM~2458_combout\ $end
$var wire 1 dC \RAM1|memRAM~440_q\ $end
$var wire 1 eC \RAM1|memRAM~952_q\ $end
$var wire 1 fC \RAM1|memRAM~1464_q\ $end
$var wire 1 gC \RAM1|memRAM~1976_q\ $end
$var wire 1 hC \RAM1|memRAM~2459_combout\ $end
$var wire 1 iC \RAM1|memRAM~472_q\ $end
$var wire 1 jC \RAM1|memRAM~984_q\ $end
$var wire 1 kC \RAM1|memRAM~1496_q\ $end
$var wire 1 lC \RAM1|memRAM~2008_q\ $end
$var wire 1 mC \RAM1|memRAM~2460_combout\ $end
$var wire 1 nC \RAM1|memRAM~504_q\ $end
$var wire 1 oC \RAM1|memRAM~1016_q\ $end
$var wire 1 pC \RAM1|memRAM~1528_q\ $end
$var wire 1 qC \RAM1|memRAM~2040_q\ $end
$var wire 1 rC \RAM1|memRAM~2461_combout\ $end
$var wire 1 sC \RAM1|memRAM~536_q\ $end
$var wire 1 tC \RAM1|memRAM~1048_q\ $end
$var wire 1 uC \RAM1|memRAM~1560_q\ $end
$var wire 1 vC \RAM1|memRAM~2072_q\ $end
$var wire 1 wC \RAM1|memRAM~2462_combout\ $end
$var wire 1 xC \RAM1|memRAM~2463_combout\ $end
$var wire 1 yC \RAM1|memRAM~2464_combout\ $end
$var wire 1 zC \MUX_ULA_MEM|saida_MUX[17]~17_combout\ $end
$var wire 1 {C \BANCO_REG|registrador~375_q\ $end
$var wire 1 |C \BANCO_REG|registrador~1223_combout\ $end
$var wire 1 }C \BANCO_REG|registrador~1222_combout\ $end
$var wire 1 ~C \BANCO_REG|registrador~1221_combout\ $end
$var wire 1 !D \BANCO_REG|registrador~1220_combout\ $end
$var wire 1 "D \BANCO_REG|saidaA[17]~61_combout\ $end
$var wire 1 #D \BANCO_REG|registrador~56_q\ $end
$var wire 1 $D \BANCO_REG|registrador~184_q\ $end
$var wire 1 %D \BANCO_REG|registrador~120_q\ $end
$var wire 1 &D \BANCO_REG|registrador~248_q\ $end
$var wire 1 'D \BANCO_REG|registrador~1233_combout\ $end
$var wire 1 (D \BANCO_REG|registrador~88_q\ $end
$var wire 1 )D \BANCO_REG|registrador~216_q\ $end
$var wire 1 *D \BANCO_REG|registrador~152_q\ $end
$var wire 1 +D \BANCO_REG|registrador~280_q\ $end
$var wire 1 ,D \BANCO_REG|registrador~1234_combout\ $end
$var wire 1 -D \BANCO_REG|registrador~312_q\ $end
$var wire 1 .D \BANCO_REG|registrador~440_q\ $end
$var wire 1 /D \BANCO_REG|registrador~376_q\ $end
$var wire 1 0D \BANCO_REG|registrador~504_q\ $end
$var wire 1 1D \BANCO_REG|registrador~1235_combout\ $end
$var wire 1 2D \BANCO_REG|registrador~472_q\ $end
$var wire 1 3D \BANCO_REG|registrador~408_q\ $end
$var wire 1 4D \BANCO_REG|registrador~536_q\ $end
$var wire 1 5D \BANCO_REG|registrador~1236_combout\ $end
$var wire 1 6D \BANCO_REG|registrador~1237_combout\ $end
$var wire 1 7D \BANCO_REG|saidaB[18]~6_combout\ $end
$var wire 1 8D \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 9D \ULA1|ULA19|Somador|saida~0_combout\ $end
$var wire 1 :D \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ;D \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 <D \RAM1|memRAM~57_q\ $end
$var wire 1 =D \RAM1|memRAM~185_q\ $end
$var wire 1 >D \RAM1|memRAM~313_q\ $end
$var wire 1 ?D \RAM1|memRAM~441_q\ $end
$var wire 1 @D \RAM1|memRAM~2465_combout\ $end
$var wire 1 AD \RAM1|memRAM~89_q\ $end
$var wire 1 BD \RAM1|memRAM~217_q\ $end
$var wire 1 CD \RAM1|memRAM~345_q\ $end
$var wire 1 DD \RAM1|memRAM~473_q\ $end
$var wire 1 ED \RAM1|memRAM~2466_combout\ $end
$var wire 1 FD \RAM1|memRAM~121_q\ $end
$var wire 1 GD \RAM1|memRAM~249_q\ $end
$var wire 1 HD \RAM1|memRAM~377_q\ $end
$var wire 1 ID \RAM1|memRAM~505_q\ $end
$var wire 1 JD \RAM1|memRAM~2467_combout\ $end
$var wire 1 KD \RAM1|memRAM~153_q\ $end
$var wire 1 LD \RAM1|memRAM~281_q\ $end
$var wire 1 MD \RAM1|memRAM~409_q\ $end
$var wire 1 ND \RAM1|memRAM~537_q\ $end
$var wire 1 OD \RAM1|memRAM~2468_combout\ $end
$var wire 1 PD \RAM1|memRAM~2469_combout\ $end
$var wire 1 QD \RAM1|memRAM~569_q\ $end
$var wire 1 RD \RAM1|memRAM~697_q\ $end
$var wire 1 SD \RAM1|memRAM~825_q\ $end
$var wire 1 TD \RAM1|memRAM~953_q\ $end
$var wire 1 UD \RAM1|memRAM~2470_combout\ $end
$var wire 1 VD \RAM1|memRAM~601_q\ $end
$var wire 1 WD \RAM1|memRAM~729_q\ $end
$var wire 1 XD \RAM1|memRAM~857_q\ $end
$var wire 1 YD \RAM1|memRAM~985_q\ $end
$var wire 1 ZD \RAM1|memRAM~2471_combout\ $end
$var wire 1 [D \RAM1|memRAM~633_q\ $end
$var wire 1 \D \RAM1|memRAM~761_q\ $end
$var wire 1 ]D \RAM1|memRAM~889_q\ $end
$var wire 1 ^D \RAM1|memRAM~1017_q\ $end
$var wire 1 _D \RAM1|memRAM~2472_combout\ $end
$var wire 1 `D \RAM1|memRAM~665_q\ $end
$var wire 1 aD \RAM1|memRAM~793_q\ $end
$var wire 1 bD \RAM1|memRAM~921_q\ $end
$var wire 1 cD \RAM1|memRAM~1049_q\ $end
$var wire 1 dD \RAM1|memRAM~2473_combout\ $end
$var wire 1 eD \RAM1|memRAM~2474_combout\ $end
$var wire 1 fD \RAM1|memRAM~1081_q\ $end
$var wire 1 gD \RAM1|memRAM~1113_q\ $end
$var wire 1 hD \RAM1|memRAM~1145_q\ $end
$var wire 1 iD \RAM1|memRAM~1177_q\ $end
$var wire 1 jD \RAM1|memRAM~2475_combout\ $end
$var wire 1 kD \RAM1|memRAM~1209_q\ $end
$var wire 1 lD \RAM1|memRAM~1241_q\ $end
$var wire 1 mD \RAM1|memRAM~1273_q\ $end
$var wire 1 nD \RAM1|memRAM~1305_q\ $end
$var wire 1 oD \RAM1|memRAM~2476_combout\ $end
$var wire 1 pD \RAM1|memRAM~1337_q\ $end
$var wire 1 qD \RAM1|memRAM~1369_q\ $end
$var wire 1 rD \RAM1|memRAM~1401_q\ $end
$var wire 1 sD \RAM1|memRAM~1433_q\ $end
$var wire 1 tD \RAM1|memRAM~2477_combout\ $end
$var wire 1 uD \RAM1|memRAM~1465_q\ $end
$var wire 1 vD \RAM1|memRAM~1497_q\ $end
$var wire 1 wD \RAM1|memRAM~1529_q\ $end
$var wire 1 xD \RAM1|memRAM~1561_q\ $end
$var wire 1 yD \RAM1|memRAM~2478_combout\ $end
$var wire 1 zD \RAM1|memRAM~2479_combout\ $end
$var wire 1 {D \RAM1|memRAM~1593_q\ $end
$var wire 1 |D \RAM1|memRAM~1721_q\ $end
$var wire 1 }D \RAM1|memRAM~1849_q\ $end
$var wire 1 ~D \RAM1|memRAM~1977_q\ $end
$var wire 1 !E \RAM1|memRAM~2480_combout\ $end
$var wire 1 "E \RAM1|memRAM~1625_q\ $end
$var wire 1 #E \RAM1|memRAM~1753_q\ $end
$var wire 1 $E \RAM1|memRAM~1881_q\ $end
$var wire 1 %E \RAM1|memRAM~2009_q\ $end
$var wire 1 &E \RAM1|memRAM~2481_combout\ $end
$var wire 1 'E \RAM1|memRAM~1657_q\ $end
$var wire 1 (E \RAM1|memRAM~1785_q\ $end
$var wire 1 )E \RAM1|memRAM~1913_q\ $end
$var wire 1 *E \RAM1|memRAM~2041_q\ $end
$var wire 1 +E \RAM1|memRAM~2482_combout\ $end
$var wire 1 ,E \RAM1|memRAM~1689_q\ $end
$var wire 1 -E \RAM1|memRAM~1817_q\ $end
$var wire 1 .E \RAM1|memRAM~1945_q\ $end
$var wire 1 /E \RAM1|memRAM~2073_q\ $end
$var wire 1 0E \RAM1|memRAM~2483_combout\ $end
$var wire 1 1E \RAM1|memRAM~2484_combout\ $end
$var wire 1 2E \RAM1|memRAM~2485_combout\ $end
$var wire 1 3E \MUX_ULA_MEM|saida_MUX[18]~18_combout\ $end
$var wire 1 4E \BANCO_REG|registrador~344_q\ $end
$var wire 1 5E \BANCO_REG|registrador~1232_combout\ $end
$var wire 1 6E \BANCO_REG|registrador~1231_combout\ $end
$var wire 1 7E \BANCO_REG|registrador~1230_combout\ $end
$var wire 1 8E \BANCO_REG|registrador~1229_combout\ $end
$var wire 1 9E \BANCO_REG|saidaA[18]~57_combout\ $end
$var wire 1 :E \ULA1|ULA19|Somador|cOut~combout\ $end
$var wire 1 ;E \BANCO_REG|registrador~1398_combout\ $end
$var wire 1 <E \BANCO_REG|registrador~57_q\ $end
$var wire 1 =E \BANCO_REG|registrador~89_q\ $end
$var wire 1 >E \BANCO_REG|registrador~121_q\ $end
$var wire 1 ?E \BANCO_REG|registrador~153_q\ $end
$var wire 1 @E \BANCO_REG|registrador~1242_combout\ $end
$var wire 1 AE \BANCO_REG|registrador~217_q\ $end
$var wire 1 BE \BANCO_REG|registrador~249_q\ $end
$var wire 1 CE \BANCO_REG|registrador~281_q\ $end
$var wire 1 DE \BANCO_REG|registrador~1243_combout\ $end
$var wire 1 EE \BANCO_REG|registrador~313_q\ $end
$var wire 1 FE \BANCO_REG|registrador~345_q\ $end
$var wire 1 GE \BANCO_REG|registrador~377_q\ $end
$var wire 1 HE \BANCO_REG|registrador~409_q\ $end
$var wire 1 IE \BANCO_REG|registrador~1244_combout\ $end
$var wire 1 JE \BANCO_REG|registrador~441_q\ $end
$var wire 1 KE \BANCO_REG|registrador~473_q\ $end
$var wire 1 LE \BANCO_REG|registrador~505_q\ $end
$var wire 1 ME \BANCO_REG|registrador~537_q\ $end
$var wire 1 NE \BANCO_REG|registrador~1245_combout\ $end
$var wire 1 OE \BANCO_REG|registrador~1246_combout\ $end
$var wire 1 PE \BANCO_REG|saidaB[19]~7_combout\ $end
$var wire 1 QE \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 RE \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 SE \RAM1|memRAM~58_q\ $end
$var wire 1 TE \RAM1|memRAM~570_q\ $end
$var wire 1 UE \RAM1|memRAM~1082_q\ $end
$var wire 1 VE \RAM1|memRAM~1594_q\ $end
$var wire 1 WE \RAM1|memRAM~2486_combout\ $end
$var wire 1 XE \RAM1|memRAM~186_q\ $end
$var wire 1 YE \RAM1|memRAM~698_q\ $end
$var wire 1 ZE \RAM1|memRAM~1210_q\ $end
$var wire 1 [E \RAM1|memRAM~1722_q\ $end
$var wire 1 \E \RAM1|memRAM~2487_combout\ $end
$var wire 1 ]E \RAM1|memRAM~314_q\ $end
$var wire 1 ^E \RAM1|memRAM~826_q\ $end
$var wire 1 _E \RAM1|memRAM~1338_q\ $end
$var wire 1 `E \RAM1|memRAM~1850_q\ $end
$var wire 1 aE \RAM1|memRAM~2488_combout\ $end
$var wire 1 bE \RAM1|memRAM~442_q\ $end
$var wire 1 cE \RAM1|memRAM~954_q\ $end
$var wire 1 dE \RAM1|memRAM~1466_q\ $end
$var wire 1 eE \RAM1|memRAM~1978_q\ $end
$var wire 1 fE \RAM1|memRAM~2489_combout\ $end
$var wire 1 gE \RAM1|memRAM~2490_combout\ $end
$var wire 1 hE \RAM1|memRAM~90_q\ $end
$var wire 1 iE \RAM1|memRAM~602_q\ $end
$var wire 1 jE \RAM1|memRAM~1114_q\ $end
$var wire 1 kE \RAM1|memRAM~1626_q\ $end
$var wire 1 lE \RAM1|memRAM~2491_combout\ $end
$var wire 1 mE \RAM1|memRAM~218_q\ $end
$var wire 1 nE \RAM1|memRAM~730_q\ $end
$var wire 1 oE \RAM1|memRAM~1242_q\ $end
$var wire 1 pE \RAM1|memRAM~1754_q\ $end
$var wire 1 qE \RAM1|memRAM~2492_combout\ $end
$var wire 1 rE \RAM1|memRAM~346_q\ $end
$var wire 1 sE \RAM1|memRAM~858_q\ $end
$var wire 1 tE \RAM1|memRAM~1370_q\ $end
$var wire 1 uE \RAM1|memRAM~1882_q\ $end
$var wire 1 vE \RAM1|memRAM~2493_combout\ $end
$var wire 1 wE \RAM1|memRAM~474_q\ $end
$var wire 1 xE \RAM1|memRAM~986_q\ $end
$var wire 1 yE \RAM1|memRAM~1498_q\ $end
$var wire 1 zE \RAM1|memRAM~2010_q\ $end
$var wire 1 {E \RAM1|memRAM~2494_combout\ $end
$var wire 1 |E \RAM1|memRAM~2495_combout\ $end
$var wire 1 }E \RAM1|memRAM~122_q\ $end
$var wire 1 ~E \RAM1|memRAM~634_q\ $end
$var wire 1 !F \RAM1|memRAM~1146_q\ $end
$var wire 1 "F \RAM1|memRAM~1658_q\ $end
$var wire 1 #F \RAM1|memRAM~2496_combout\ $end
$var wire 1 $F \RAM1|memRAM~250_q\ $end
$var wire 1 %F \RAM1|memRAM~762_q\ $end
$var wire 1 &F \RAM1|memRAM~1274_q\ $end
$var wire 1 'F \RAM1|memRAM~1786_q\ $end
$var wire 1 (F \RAM1|memRAM~2497_combout\ $end
$var wire 1 )F \RAM1|memRAM~378_q\ $end
$var wire 1 *F \RAM1|memRAM~890_q\ $end
$var wire 1 +F \RAM1|memRAM~1402_q\ $end
$var wire 1 ,F \RAM1|memRAM~1914_q\ $end
$var wire 1 -F \RAM1|memRAM~2498_combout\ $end
$var wire 1 .F \RAM1|memRAM~506_q\ $end
$var wire 1 /F \RAM1|memRAM~1018_q\ $end
$var wire 1 0F \RAM1|memRAM~1530_q\ $end
$var wire 1 1F \RAM1|memRAM~2042_q\ $end
$var wire 1 2F \RAM1|memRAM~2499_combout\ $end
$var wire 1 3F \RAM1|memRAM~2500_combout\ $end
$var wire 1 4F \RAM1|memRAM~154_q\ $end
$var wire 1 5F \RAM1|memRAM~282_q\ $end
$var wire 1 6F \RAM1|memRAM~410_q\ $end
$var wire 1 7F \RAM1|memRAM~538_q\ $end
$var wire 1 8F \RAM1|memRAM~2501_combout\ $end
$var wire 1 9F \RAM1|memRAM~666_q\ $end
$var wire 1 :F \RAM1|memRAM~794_q\ $end
$var wire 1 ;F \RAM1|memRAM~922_q\ $end
$var wire 1 <F \RAM1|memRAM~1050_q\ $end
$var wire 1 =F \RAM1|memRAM~2502_combout\ $end
$var wire 1 >F \RAM1|memRAM~1178_q\ $end
$var wire 1 ?F \RAM1|memRAM~1306_q\ $end
$var wire 1 @F \RAM1|memRAM~1434_q\ $end
$var wire 1 AF \RAM1|memRAM~1562_q\ $end
$var wire 1 BF \RAM1|memRAM~2503_combout\ $end
$var wire 1 CF \RAM1|memRAM~1690_q\ $end
$var wire 1 DF \RAM1|memRAM~1818_q\ $end
$var wire 1 EF \RAM1|memRAM~1946_q\ $end
$var wire 1 FF \RAM1|memRAM~2074_q\ $end
$var wire 1 GF \RAM1|memRAM~2504_combout\ $end
$var wire 1 HF \RAM1|memRAM~2505_combout\ $end
$var wire 1 IF \RAM1|memRAM~2506_combout\ $end
$var wire 1 JF \MUX_ULA_MEM|saida_MUX[19]~19_combout\ $end
$var wire 1 KF \BANCO_REG|registrador~185_q\ $end
$var wire 1 LF \BANCO_REG|registrador~1239_combout\ $end
$var wire 1 MF \BANCO_REG|registrador~1238_combout\ $end
$var wire 1 NF \BANCO_REG|registrador~1241_combout\ $end
$var wire 1 OF \BANCO_REG|registrador~1240_combout\ $end
$var wire 1 PF \BANCO_REG|saidaA[19]~53_combout\ $end
$var wire 1 QF \ULA1|ULA20|Somador|saida~0_combout\ $end
$var wire 1 RF \ULA1|ULA20|Somador|cOut~0_combout\ $end
$var wire 1 SF \ULA1|ULA20|Somador|cOut~1_combout\ $end
$var wire 1 TF \BANCO_REG|registrador~58_q\ $end
$var wire 1 UF \BANCO_REG|registrador~90_q\ $end
$var wire 1 VF \BANCO_REG|registrador~186_q\ $end
$var wire 1 WF \BANCO_REG|registrador~218_q\ $end
$var wire 1 XF \BANCO_REG|registrador~1251_combout\ $end
$var wire 1 YF \BANCO_REG|registrador~122_q\ $end
$var wire 1 ZF \BANCO_REG|registrador~154_q\ $end
$var wire 1 [F \BANCO_REG|registrador~250_q\ $end
$var wire 1 \F \BANCO_REG|registrador~282_q\ $end
$var wire 1 ]F \BANCO_REG|registrador~1252_combout\ $end
$var wire 1 ^F \BANCO_REG|registrador~314_q\ $end
$var wire 1 _F \BANCO_REG|registrador~346_q\ $end
$var wire 1 `F \BANCO_REG|registrador~442_q\ $end
$var wire 1 aF \BANCO_REG|registrador~474_q\ $end
$var wire 1 bF \BANCO_REG|registrador~1253_combout\ $end
$var wire 1 cF \BANCO_REG|registrador~410_q\ $end
$var wire 1 dF \BANCO_REG|registrador~506_q\ $end
$var wire 1 eF \BANCO_REG|registrador~538_q\ $end
$var wire 1 fF \BANCO_REG|registrador~1254_combout\ $end
$var wire 1 gF \BANCO_REG|registrador~1255_combout\ $end
$var wire 1 hF \BANCO_REG|saidaB[20]~8_combout\ $end
$var wire 1 iF \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 jF \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 kF \RAM1|memRAM~59_q\ $end
$var wire 1 lF \RAM1|memRAM~91_q\ $end
$var wire 1 mF \RAM1|memRAM~123_q\ $end
$var wire 1 nF \RAM1|memRAM~155_q\ $end
$var wire 1 oF \RAM1|memRAM~2507_combout\ $end
$var wire 1 pF \RAM1|memRAM~571_q\ $end
$var wire 1 qF \RAM1|memRAM~603_q\ $end
$var wire 1 rF \RAM1|memRAM~635_q\ $end
$var wire 1 sF \RAM1|memRAM~667_q\ $end
$var wire 1 tF \RAM1|memRAM~2508_combout\ $end
$var wire 1 uF \RAM1|memRAM~1083_q\ $end
$var wire 1 vF \RAM1|memRAM~1115_q\ $end
$var wire 1 wF \RAM1|memRAM~1147_q\ $end
$var wire 1 xF \RAM1|memRAM~1179_q\ $end
$var wire 1 yF \RAM1|memRAM~2509_combout\ $end
$var wire 1 zF \RAM1|memRAM~1595_q\ $end
$var wire 1 {F \RAM1|memRAM~1627_q\ $end
$var wire 1 |F \RAM1|memRAM~1659_q\ $end
$var wire 1 }F \RAM1|memRAM~1691_q\ $end
$var wire 1 ~F \RAM1|memRAM~2510_combout\ $end
$var wire 1 !G \RAM1|memRAM~2511_combout\ $end
$var wire 1 "G \RAM1|memRAM~187_q\ $end
$var wire 1 #G \RAM1|memRAM~219_q\ $end
$var wire 1 $G \RAM1|memRAM~251_q\ $end
$var wire 1 %G \RAM1|memRAM~283_q\ $end
$var wire 1 &G \RAM1|memRAM~2512_combout\ $end
$var wire 1 'G \RAM1|memRAM~699_q\ $end
$var wire 1 (G \RAM1|memRAM~731_q\ $end
$var wire 1 )G \RAM1|memRAM~763_q\ $end
$var wire 1 *G \RAM1|memRAM~795_q\ $end
$var wire 1 +G \RAM1|memRAM~2513_combout\ $end
$var wire 1 ,G \RAM1|memRAM~1211_q\ $end
$var wire 1 -G \RAM1|memRAM~1243_q\ $end
$var wire 1 .G \RAM1|memRAM~1275_q\ $end
$var wire 1 /G \RAM1|memRAM~1307_q\ $end
$var wire 1 0G \RAM1|memRAM~2514_combout\ $end
$var wire 1 1G \RAM1|memRAM~1723_q\ $end
$var wire 1 2G \RAM1|memRAM~1755_q\ $end
$var wire 1 3G \RAM1|memRAM~1787_q\ $end
$var wire 1 4G \RAM1|memRAM~1819_q\ $end
$var wire 1 5G \RAM1|memRAM~2515_combout\ $end
$var wire 1 6G \RAM1|memRAM~2516_combout\ $end
$var wire 1 7G \RAM1|memRAM~315_q\ $end
$var wire 1 8G \RAM1|memRAM~347_q\ $end
$var wire 1 9G \RAM1|memRAM~379_q\ $end
$var wire 1 :G \RAM1|memRAM~411_q\ $end
$var wire 1 ;G \RAM1|memRAM~2517_combout\ $end
$var wire 1 <G \RAM1|memRAM~827_q\ $end
$var wire 1 =G \RAM1|memRAM~859_q\ $end
$var wire 1 >G \RAM1|memRAM~891_q\ $end
$var wire 1 ?G \RAM1|memRAM~923_q\ $end
$var wire 1 @G \RAM1|memRAM~2518_combout\ $end
$var wire 1 AG \RAM1|memRAM~1339_q\ $end
$var wire 1 BG \RAM1|memRAM~1371_q\ $end
$var wire 1 CG \RAM1|memRAM~1403_q\ $end
$var wire 1 DG \RAM1|memRAM~1435_q\ $end
$var wire 1 EG \RAM1|memRAM~2519_combout\ $end
$var wire 1 FG \RAM1|memRAM~1851_q\ $end
$var wire 1 GG \RAM1|memRAM~1883_q\ $end
$var wire 1 HG \RAM1|memRAM~1915_q\ $end
$var wire 1 IG \RAM1|memRAM~1947_q\ $end
$var wire 1 JG \RAM1|memRAM~2520_combout\ $end
$var wire 1 KG \RAM1|memRAM~2521_combout\ $end
$var wire 1 LG \RAM1|memRAM~443_q\ $end
$var wire 1 MG \RAM1|memRAM~955_q\ $end
$var wire 1 NG \RAM1|memRAM~1467_q\ $end
$var wire 1 OG \RAM1|memRAM~1979_q\ $end
$var wire 1 PG \RAM1|memRAM~2522_combout\ $end
$var wire 1 QG \RAM1|memRAM~475_q\ $end
$var wire 1 RG \RAM1|memRAM~987_q\ $end
$var wire 1 SG \RAM1|memRAM~1499_q\ $end
$var wire 1 TG \RAM1|memRAM~2011_q\ $end
$var wire 1 UG \RAM1|memRAM~2523_combout\ $end
$var wire 1 VG \RAM1|memRAM~507_q\ $end
$var wire 1 WG \RAM1|memRAM~1019_q\ $end
$var wire 1 XG \RAM1|memRAM~1531_q\ $end
$var wire 1 YG \RAM1|memRAM~2043_q\ $end
$var wire 1 ZG \RAM1|memRAM~2524_combout\ $end
$var wire 1 [G \RAM1|memRAM~539_q\ $end
$var wire 1 \G \RAM1|memRAM~1051_q\ $end
$var wire 1 ]G \RAM1|memRAM~1563_q\ $end
$var wire 1 ^G \RAM1|memRAM~2075_q\ $end
$var wire 1 _G \RAM1|memRAM~2525_combout\ $end
$var wire 1 `G \RAM1|memRAM~2526_combout\ $end
$var wire 1 aG \RAM1|memRAM~2527_combout\ $end
$var wire 1 bG \MUX_ULA_MEM|saida_MUX[20]~20_combout\ $end
$var wire 1 cG \BANCO_REG|registrador~378_q\ $end
$var wire 1 dG \BANCO_REG|registrador~1250_combout\ $end
$var wire 1 eG \BANCO_REG|registrador~1249_combout\ $end
$var wire 1 fG \BANCO_REG|registrador~1248_combout\ $end
$var wire 1 gG \BANCO_REG|registrador~1247_combout\ $end
$var wire 1 hG \BANCO_REG|saidaA[20]~49_combout\ $end
$var wire 1 iG \BANCO_REG|registrador~1399_combout\ $end
$var wire 1 jG \BANCO_REG|registrador~59_q\ $end
$var wire 1 kG \BANCO_REG|registrador~187_q\ $end
$var wire 1 lG \BANCO_REG|registrador~123_q\ $end
$var wire 1 mG \BANCO_REG|registrador~251_q\ $end
$var wire 1 nG \BANCO_REG|registrador~1260_combout\ $end
$var wire 1 oG \BANCO_REG|registrador~91_q\ $end
$var wire 1 pG \BANCO_REG|registrador~219_q\ $end
$var wire 1 qG \BANCO_REG|registrador~155_q\ $end
$var wire 1 rG \BANCO_REG|registrador~283_q\ $end
$var wire 1 sG \BANCO_REG|registrador~1261_combout\ $end
$var wire 1 tG \BANCO_REG|registrador~315_q\ $end
$var wire 1 uG \BANCO_REG|registrador~443_q\ $end
$var wire 1 vG \BANCO_REG|registrador~379_q\ $end
$var wire 1 wG \BANCO_REG|registrador~507_q\ $end
$var wire 1 xG \BANCO_REG|registrador~1262_combout\ $end
$var wire 1 yG \BANCO_REG|registrador~475_q\ $end
$var wire 1 zG \BANCO_REG|registrador~411_q\ $end
$var wire 1 {G \BANCO_REG|registrador~539_q\ $end
$var wire 1 |G \BANCO_REG|registrador~1263_combout\ $end
$var wire 1 }G \BANCO_REG|registrador~1264_combout\ $end
$var wire 1 ~G \BANCO_REG|saidaB[21]~9_combout\ $end
$var wire 1 !H \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 "H \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 #H \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 $H \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 %H \RAM1|memRAM~60_q\ $end
$var wire 1 &H \RAM1|memRAM~188_q\ $end
$var wire 1 'H \RAM1|memRAM~316_q\ $end
$var wire 1 (H \RAM1|memRAM~444_q\ $end
$var wire 1 )H \RAM1|memRAM~2528_combout\ $end
$var wire 1 *H \RAM1|memRAM~92_q\ $end
$var wire 1 +H \RAM1|memRAM~220_q\ $end
$var wire 1 ,H \RAM1|memRAM~348_q\ $end
$var wire 1 -H \RAM1|memRAM~476_q\ $end
$var wire 1 .H \RAM1|memRAM~2529_combout\ $end
$var wire 1 /H \RAM1|memRAM~124_q\ $end
$var wire 1 0H \RAM1|memRAM~252_q\ $end
$var wire 1 1H \RAM1|memRAM~380_q\ $end
$var wire 1 2H \RAM1|memRAM~508_q\ $end
$var wire 1 3H \RAM1|memRAM~2530_combout\ $end
$var wire 1 4H \RAM1|memRAM~156_q\ $end
$var wire 1 5H \RAM1|memRAM~284_q\ $end
$var wire 1 6H \RAM1|memRAM~412_q\ $end
$var wire 1 7H \RAM1|memRAM~540_q\ $end
$var wire 1 8H \RAM1|memRAM~2531_combout\ $end
$var wire 1 9H \RAM1|memRAM~2532_combout\ $end
$var wire 1 :H \RAM1|memRAM~572_q\ $end
$var wire 1 ;H \RAM1|memRAM~700_q\ $end
$var wire 1 <H \RAM1|memRAM~828_q\ $end
$var wire 1 =H \RAM1|memRAM~956_q\ $end
$var wire 1 >H \RAM1|memRAM~2533_combout\ $end
$var wire 1 ?H \RAM1|memRAM~604_q\ $end
$var wire 1 @H \RAM1|memRAM~732_q\ $end
$var wire 1 AH \RAM1|memRAM~860_q\ $end
$var wire 1 BH \RAM1|memRAM~988_q\ $end
$var wire 1 CH \RAM1|memRAM~2534_combout\ $end
$var wire 1 DH \RAM1|memRAM~636_q\ $end
$var wire 1 EH \RAM1|memRAM~764_q\ $end
$var wire 1 FH \RAM1|memRAM~892_q\ $end
$var wire 1 GH \RAM1|memRAM~1020_q\ $end
$var wire 1 HH \RAM1|memRAM~2535_combout\ $end
$var wire 1 IH \RAM1|memRAM~668_q\ $end
$var wire 1 JH \RAM1|memRAM~796_q\ $end
$var wire 1 KH \RAM1|memRAM~924_q\ $end
$var wire 1 LH \RAM1|memRAM~1052_q\ $end
$var wire 1 MH \RAM1|memRAM~2536_combout\ $end
$var wire 1 NH \RAM1|memRAM~2537_combout\ $end
$var wire 1 OH \RAM1|memRAM~1084_q\ $end
$var wire 1 PH \RAM1|memRAM~1116_q\ $end
$var wire 1 QH \RAM1|memRAM~1148_q\ $end
$var wire 1 RH \RAM1|memRAM~1180_q\ $end
$var wire 1 SH \RAM1|memRAM~2538_combout\ $end
$var wire 1 TH \RAM1|memRAM~1212_q\ $end
$var wire 1 UH \RAM1|memRAM~1244_q\ $end
$var wire 1 VH \RAM1|memRAM~1276_q\ $end
$var wire 1 WH \RAM1|memRAM~1308_q\ $end
$var wire 1 XH \RAM1|memRAM~2539_combout\ $end
$var wire 1 YH \RAM1|memRAM~1340_q\ $end
$var wire 1 ZH \RAM1|memRAM~1372_q\ $end
$var wire 1 [H \RAM1|memRAM~1404_q\ $end
$var wire 1 \H \RAM1|memRAM~1436_q\ $end
$var wire 1 ]H \RAM1|memRAM~2540_combout\ $end
$var wire 1 ^H \RAM1|memRAM~1468_q\ $end
$var wire 1 _H \RAM1|memRAM~1500_q\ $end
$var wire 1 `H \RAM1|memRAM~1532_q\ $end
$var wire 1 aH \RAM1|memRAM~1564_q\ $end
$var wire 1 bH \RAM1|memRAM~2541_combout\ $end
$var wire 1 cH \RAM1|memRAM~2542_combout\ $end
$var wire 1 dH \RAM1|memRAM~1596_q\ $end
$var wire 1 eH \RAM1|memRAM~1724_q\ $end
$var wire 1 fH \RAM1|memRAM~1852_q\ $end
$var wire 1 gH \RAM1|memRAM~1980_q\ $end
$var wire 1 hH \RAM1|memRAM~2543_combout\ $end
$var wire 1 iH \RAM1|memRAM~1628_q\ $end
$var wire 1 jH \RAM1|memRAM~1756_q\ $end
$var wire 1 kH \RAM1|memRAM~1884_q\ $end
$var wire 1 lH \RAM1|memRAM~2012_q\ $end
$var wire 1 mH \RAM1|memRAM~2544_combout\ $end
$var wire 1 nH \RAM1|memRAM~1660_q\ $end
$var wire 1 oH \RAM1|memRAM~1788_q\ $end
$var wire 1 pH \RAM1|memRAM~1916_q\ $end
$var wire 1 qH \RAM1|memRAM~2044_q\ $end
$var wire 1 rH \RAM1|memRAM~2545_combout\ $end
$var wire 1 sH \RAM1|memRAM~1692_q\ $end
$var wire 1 tH \RAM1|memRAM~1820_q\ $end
$var wire 1 uH \RAM1|memRAM~1948_q\ $end
$var wire 1 vH \RAM1|memRAM~2076_q\ $end
$var wire 1 wH \RAM1|memRAM~2546_combout\ $end
$var wire 1 xH \RAM1|memRAM~2547_combout\ $end
$var wire 1 yH \RAM1|memRAM~2548_combout\ $end
$var wire 1 zH \MUX_ULA_MEM|saida_MUX[21]~21_combout\ $end
$var wire 1 {H \BANCO_REG|registrador~347_q\ $end
$var wire 1 |H \BANCO_REG|registrador~1259_combout\ $end
$var wire 1 }H \BANCO_REG|registrador~1258_combout\ $end
$var wire 1 ~H \BANCO_REG|registrador~1257_combout\ $end
$var wire 1 !I \BANCO_REG|registrador~1256_combout\ $end
$var wire 1 "I \BANCO_REG|saidaA[21]~45_combout\ $end
$var wire 1 #I \ULA1|ULA22|Somador|cOut~combout\ $end
$var wire 1 $I \BANCO_REG|registrador~60_q\ $end
$var wire 1 %I \BANCO_REG|registrador~92_q\ $end
$var wire 1 &I \BANCO_REG|registrador~124_q\ $end
$var wire 1 'I \BANCO_REG|registrador~156_q\ $end
$var wire 1 (I \BANCO_REG|registrador~1269_combout\ $end
$var wire 1 )I \BANCO_REG|registrador~220_q\ $end
$var wire 1 *I \BANCO_REG|registrador~252_q\ $end
$var wire 1 +I \BANCO_REG|registrador~284_q\ $end
$var wire 1 ,I \BANCO_REG|registrador~1270_combout\ $end
$var wire 1 -I \BANCO_REG|registrador~316_q\ $end
$var wire 1 .I \BANCO_REG|registrador~348_q\ $end
$var wire 1 /I \BANCO_REG|registrador~380_q\ $end
$var wire 1 0I \BANCO_REG|registrador~412_q\ $end
$var wire 1 1I \BANCO_REG|registrador~1271_combout\ $end
$var wire 1 2I \BANCO_REG|registrador~444_q\ $end
$var wire 1 3I \BANCO_REG|registrador~476_q\ $end
$var wire 1 4I \BANCO_REG|registrador~508_q\ $end
$var wire 1 5I \BANCO_REG|registrador~540_q\ $end
$var wire 1 6I \BANCO_REG|registrador~1272_combout\ $end
$var wire 1 7I \BANCO_REG|registrador~1273_combout\ $end
$var wire 1 8I \BANCO_REG|saidaB[22]~10_combout\ $end
$var wire 1 9I \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 :I \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ;I \RAM1|memRAM~61_q\ $end
$var wire 1 <I \RAM1|memRAM~573_q\ $end
$var wire 1 =I \RAM1|memRAM~1085_q\ $end
$var wire 1 >I \RAM1|memRAM~1597_q\ $end
$var wire 1 ?I \RAM1|memRAM~2549_combout\ $end
$var wire 1 @I \RAM1|memRAM~189_q\ $end
$var wire 1 AI \RAM1|memRAM~701_q\ $end
$var wire 1 BI \RAM1|memRAM~1213_q\ $end
$var wire 1 CI \RAM1|memRAM~1725_q\ $end
$var wire 1 DI \RAM1|memRAM~2550_combout\ $end
$var wire 1 EI \RAM1|memRAM~317_q\ $end
$var wire 1 FI \RAM1|memRAM~829_q\ $end
$var wire 1 GI \RAM1|memRAM~1341_q\ $end
$var wire 1 HI \RAM1|memRAM~1853_q\ $end
$var wire 1 II \RAM1|memRAM~2551_combout\ $end
$var wire 1 JI \RAM1|memRAM~445_q\ $end
$var wire 1 KI \RAM1|memRAM~957_q\ $end
$var wire 1 LI \RAM1|memRAM~1469_q\ $end
$var wire 1 MI \RAM1|memRAM~1981_q\ $end
$var wire 1 NI \RAM1|memRAM~2552_combout\ $end
$var wire 1 OI \RAM1|memRAM~2553_combout\ $end
$var wire 1 PI \RAM1|memRAM~93_q\ $end
$var wire 1 QI \RAM1|memRAM~605_q\ $end
$var wire 1 RI \RAM1|memRAM~1117_q\ $end
$var wire 1 SI \RAM1|memRAM~1629_q\ $end
$var wire 1 TI \RAM1|memRAM~2554_combout\ $end
$var wire 1 UI \RAM1|memRAM~221_q\ $end
$var wire 1 VI \RAM1|memRAM~733_q\ $end
$var wire 1 WI \RAM1|memRAM~1245_q\ $end
$var wire 1 XI \RAM1|memRAM~1757_q\ $end
$var wire 1 YI \RAM1|memRAM~2555_combout\ $end
$var wire 1 ZI \RAM1|memRAM~349_q\ $end
$var wire 1 [I \RAM1|memRAM~861_q\ $end
$var wire 1 \I \RAM1|memRAM~1373_q\ $end
$var wire 1 ]I \RAM1|memRAM~1885_q\ $end
$var wire 1 ^I \RAM1|memRAM~2556_combout\ $end
$var wire 1 _I \RAM1|memRAM~477_q\ $end
$var wire 1 `I \RAM1|memRAM~989_q\ $end
$var wire 1 aI \RAM1|memRAM~1501_q\ $end
$var wire 1 bI \RAM1|memRAM~2013_q\ $end
$var wire 1 cI \RAM1|memRAM~2557_combout\ $end
$var wire 1 dI \RAM1|memRAM~2558_combout\ $end
$var wire 1 eI \RAM1|memRAM~125_q\ $end
$var wire 1 fI \RAM1|memRAM~637_q\ $end
$var wire 1 gI \RAM1|memRAM~1149_q\ $end
$var wire 1 hI \RAM1|memRAM~1661_q\ $end
$var wire 1 iI \RAM1|memRAM~2559_combout\ $end
$var wire 1 jI \RAM1|memRAM~253_q\ $end
$var wire 1 kI \RAM1|memRAM~765_q\ $end
$var wire 1 lI \RAM1|memRAM~1277_q\ $end
$var wire 1 mI \RAM1|memRAM~1789_q\ $end
$var wire 1 nI \RAM1|memRAM~2560_combout\ $end
$var wire 1 oI \RAM1|memRAM~381_q\ $end
$var wire 1 pI \RAM1|memRAM~893_q\ $end
$var wire 1 qI \RAM1|memRAM~1405_q\ $end
$var wire 1 rI \RAM1|memRAM~1917_q\ $end
$var wire 1 sI \RAM1|memRAM~2561_combout\ $end
$var wire 1 tI \RAM1|memRAM~509_q\ $end
$var wire 1 uI \RAM1|memRAM~1021_q\ $end
$var wire 1 vI \RAM1|memRAM~1533_q\ $end
$var wire 1 wI \RAM1|memRAM~2045_q\ $end
$var wire 1 xI \RAM1|memRAM~2562_combout\ $end
$var wire 1 yI \RAM1|memRAM~2563_combout\ $end
$var wire 1 zI \RAM1|memRAM~157_q\ $end
$var wire 1 {I \RAM1|memRAM~285_q\ $end
$var wire 1 |I \RAM1|memRAM~413_q\ $end
$var wire 1 }I \RAM1|memRAM~541_q\ $end
$var wire 1 ~I \RAM1|memRAM~2564_combout\ $end
$var wire 1 !J \RAM1|memRAM~669_q\ $end
$var wire 1 "J \RAM1|memRAM~797_q\ $end
$var wire 1 #J \RAM1|memRAM~925_q\ $end
$var wire 1 $J \RAM1|memRAM~1053_q\ $end
$var wire 1 %J \RAM1|memRAM~2565_combout\ $end
$var wire 1 &J \RAM1|memRAM~1181_q\ $end
$var wire 1 'J \RAM1|memRAM~1309_q\ $end
$var wire 1 (J \RAM1|memRAM~1437_q\ $end
$var wire 1 )J \RAM1|memRAM~1565_q\ $end
$var wire 1 *J \RAM1|memRAM~2566_combout\ $end
$var wire 1 +J \RAM1|memRAM~1693_q\ $end
$var wire 1 ,J \RAM1|memRAM~1821_q\ $end
$var wire 1 -J \RAM1|memRAM~1949_q\ $end
$var wire 1 .J \RAM1|memRAM~2077_q\ $end
$var wire 1 /J \RAM1|memRAM~2567_combout\ $end
$var wire 1 0J \RAM1|memRAM~2568_combout\ $end
$var wire 1 1J \RAM1|memRAM~2569_combout\ $end
$var wire 1 2J \MUX_ULA_MEM|saida_MUX[22]~22_combout\ $end
$var wire 1 3J \BANCO_REG|registrador~188_q\ $end
$var wire 1 4J \BANCO_REG|registrador~1266_combout\ $end
$var wire 1 5J \BANCO_REG|registrador~1265_combout\ $end
$var wire 1 6J \BANCO_REG|registrador~1268_combout\ $end
$var wire 1 7J \BANCO_REG|registrador~1267_combout\ $end
$var wire 1 8J \BANCO_REG|saidaA[22]~41_combout\ $end
$var wire 1 9J \BANCO_REG|registrador~1400_combout\ $end
$var wire 1 :J \BANCO_REG|registrador~61_q\ $end
$var wire 1 ;J \BANCO_REG|registrador~93_q\ $end
$var wire 1 <J \BANCO_REG|registrador~189_q\ $end
$var wire 1 =J \BANCO_REG|registrador~221_q\ $end
$var wire 1 >J \BANCO_REG|registrador~1278_combout\ $end
$var wire 1 ?J \BANCO_REG|registrador~125_q\ $end
$var wire 1 @J \BANCO_REG|registrador~157_q\ $end
$var wire 1 AJ \BANCO_REG|registrador~253_q\ $end
$var wire 1 BJ \BANCO_REG|registrador~285_q\ $end
$var wire 1 CJ \BANCO_REG|registrador~1279_combout\ $end
$var wire 1 DJ \BANCO_REG|registrador~317_q\ $end
$var wire 1 EJ \BANCO_REG|registrador~349_q\ $end
$var wire 1 FJ \BANCO_REG|registrador~445_q\ $end
$var wire 1 GJ \BANCO_REG|registrador~477_q\ $end
$var wire 1 HJ \BANCO_REG|registrador~1280_combout\ $end
$var wire 1 IJ \BANCO_REG|registrador~413_q\ $end
$var wire 1 JJ \BANCO_REG|registrador~509_q\ $end
$var wire 1 KJ \BANCO_REG|registrador~541_q\ $end
$var wire 1 LJ \BANCO_REG|registrador~1281_combout\ $end
$var wire 1 MJ \BANCO_REG|registrador~1282_combout\ $end
$var wire 1 NJ \BANCO_REG|saidaB[23]~11_combout\ $end
$var wire 1 OJ \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 PJ \ULA1|ULA24|Somador|saida~0_combout\ $end
$var wire 1 QJ \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 RJ \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 SJ \RAM1|memRAM~62_q\ $end
$var wire 1 TJ \RAM1|memRAM~94_q\ $end
$var wire 1 UJ \RAM1|memRAM~126_q\ $end
$var wire 1 VJ \RAM1|memRAM~158_q\ $end
$var wire 1 WJ \RAM1|memRAM~2570_combout\ $end
$var wire 1 XJ \RAM1|memRAM~574_q\ $end
$var wire 1 YJ \RAM1|memRAM~606_q\ $end
$var wire 1 ZJ \RAM1|memRAM~638_q\ $end
$var wire 1 [J \RAM1|memRAM~670_q\ $end
$var wire 1 \J \RAM1|memRAM~2571_combout\ $end
$var wire 1 ]J \RAM1|memRAM~1086_q\ $end
$var wire 1 ^J \RAM1|memRAM~1118_q\ $end
$var wire 1 _J \RAM1|memRAM~1150_q\ $end
$var wire 1 `J \RAM1|memRAM~1182_q\ $end
$var wire 1 aJ \RAM1|memRAM~2572_combout\ $end
$var wire 1 bJ \RAM1|memRAM~1598_q\ $end
$var wire 1 cJ \RAM1|memRAM~1630_q\ $end
$var wire 1 dJ \RAM1|memRAM~1662_q\ $end
$var wire 1 eJ \RAM1|memRAM~1694_q\ $end
$var wire 1 fJ \RAM1|memRAM~2573_combout\ $end
$var wire 1 gJ \RAM1|memRAM~2574_combout\ $end
$var wire 1 hJ \RAM1|memRAM~190_q\ $end
$var wire 1 iJ \RAM1|memRAM~222_q\ $end
$var wire 1 jJ \RAM1|memRAM~254_q\ $end
$var wire 1 kJ \RAM1|memRAM~286_q\ $end
$var wire 1 lJ \RAM1|memRAM~2575_combout\ $end
$var wire 1 mJ \RAM1|memRAM~702_q\ $end
$var wire 1 nJ \RAM1|memRAM~734_q\ $end
$var wire 1 oJ \RAM1|memRAM~766_q\ $end
$var wire 1 pJ \RAM1|memRAM~798_q\ $end
$var wire 1 qJ \RAM1|memRAM~2576_combout\ $end
$var wire 1 rJ \RAM1|memRAM~1214_q\ $end
$var wire 1 sJ \RAM1|memRAM~1246_q\ $end
$var wire 1 tJ \RAM1|memRAM~1278_q\ $end
$var wire 1 uJ \RAM1|memRAM~1310_q\ $end
$var wire 1 vJ \RAM1|memRAM~2577_combout\ $end
$var wire 1 wJ \RAM1|memRAM~1726_q\ $end
$var wire 1 xJ \RAM1|memRAM~1758_q\ $end
$var wire 1 yJ \RAM1|memRAM~1790_q\ $end
$var wire 1 zJ \RAM1|memRAM~1822_q\ $end
$var wire 1 {J \RAM1|memRAM~2578_combout\ $end
$var wire 1 |J \RAM1|memRAM~2579_combout\ $end
$var wire 1 }J \RAM1|memRAM~318_q\ $end
$var wire 1 ~J \RAM1|memRAM~350_q\ $end
$var wire 1 !K \RAM1|memRAM~382_q\ $end
$var wire 1 "K \RAM1|memRAM~414_q\ $end
$var wire 1 #K \RAM1|memRAM~2580_combout\ $end
$var wire 1 $K \RAM1|memRAM~830_q\ $end
$var wire 1 %K \RAM1|memRAM~862_q\ $end
$var wire 1 &K \RAM1|memRAM~894_q\ $end
$var wire 1 'K \RAM1|memRAM~926_q\ $end
$var wire 1 (K \RAM1|memRAM~2581_combout\ $end
$var wire 1 )K \RAM1|memRAM~1342_q\ $end
$var wire 1 *K \RAM1|memRAM~1374_q\ $end
$var wire 1 +K \RAM1|memRAM~1406_q\ $end
$var wire 1 ,K \RAM1|memRAM~1438_q\ $end
$var wire 1 -K \RAM1|memRAM~2582_combout\ $end
$var wire 1 .K \RAM1|memRAM~1854_q\ $end
$var wire 1 /K \RAM1|memRAM~1886_q\ $end
$var wire 1 0K \RAM1|memRAM~1918_q\ $end
$var wire 1 1K \RAM1|memRAM~1950_q\ $end
$var wire 1 2K \RAM1|memRAM~2583_combout\ $end
$var wire 1 3K \RAM1|memRAM~2584_combout\ $end
$var wire 1 4K \RAM1|memRAM~446_q\ $end
$var wire 1 5K \RAM1|memRAM~958_q\ $end
$var wire 1 6K \RAM1|memRAM~1470_q\ $end
$var wire 1 7K \RAM1|memRAM~1982_q\ $end
$var wire 1 8K \RAM1|memRAM~2585_combout\ $end
$var wire 1 9K \RAM1|memRAM~478_q\ $end
$var wire 1 :K \RAM1|memRAM~990_q\ $end
$var wire 1 ;K \RAM1|memRAM~1502_q\ $end
$var wire 1 <K \RAM1|memRAM~2014_q\ $end
$var wire 1 =K \RAM1|memRAM~2586_combout\ $end
$var wire 1 >K \RAM1|memRAM~510_q\ $end
$var wire 1 ?K \RAM1|memRAM~1022_q\ $end
$var wire 1 @K \RAM1|memRAM~1534_q\ $end
$var wire 1 AK \RAM1|memRAM~2046_q\ $end
$var wire 1 BK \RAM1|memRAM~2587_combout\ $end
$var wire 1 CK \RAM1|memRAM~542_q\ $end
$var wire 1 DK \RAM1|memRAM~1054_q\ $end
$var wire 1 EK \RAM1|memRAM~1566_q\ $end
$var wire 1 FK \RAM1|memRAM~2078_q\ $end
$var wire 1 GK \RAM1|memRAM~2588_combout\ $end
$var wire 1 HK \RAM1|memRAM~2589_combout\ $end
$var wire 1 IK \RAM1|memRAM~2590_combout\ $end
$var wire 1 JK \MUX_ULA_MEM|saida_MUX[23]~23_combout\ $end
$var wire 1 KK \BANCO_REG|registrador~381_q\ $end
$var wire 1 LK \BANCO_REG|registrador~1277_combout\ $end
$var wire 1 MK \BANCO_REG|registrador~1276_combout\ $end
$var wire 1 NK \BANCO_REG|registrador~1275_combout\ $end
$var wire 1 OK \BANCO_REG|registrador~1274_combout\ $end
$var wire 1 PK \BANCO_REG|saidaA[23]~37_combout\ $end
$var wire 1 QK \ULA1|ULA24|Somador|cOut~combout\ $end
$var wire 1 RK \BANCO_REG|registrador~62_q\ $end
$var wire 1 SK \BANCO_REG|registrador~190_q\ $end
$var wire 1 TK \BANCO_REG|registrador~126_q\ $end
$var wire 1 UK \BANCO_REG|registrador~254_q\ $end
$var wire 1 VK \BANCO_REG|registrador~1287_combout\ $end
$var wire 1 WK \BANCO_REG|registrador~94_q\ $end
$var wire 1 XK \BANCO_REG|registrador~222_q\ $end
$var wire 1 YK \BANCO_REG|registrador~158_q\ $end
$var wire 1 ZK \BANCO_REG|registrador~286_q\ $end
$var wire 1 [K \BANCO_REG|registrador~1288_combout\ $end
$var wire 1 \K \BANCO_REG|registrador~318_q\ $end
$var wire 1 ]K \BANCO_REG|registrador~446_q\ $end
$var wire 1 ^K \BANCO_REG|registrador~382_q\ $end
$var wire 1 _K \BANCO_REG|registrador~510_q\ $end
$var wire 1 `K \BANCO_REG|registrador~1289_combout\ $end
$var wire 1 aK \BANCO_REG|registrador~478_q\ $end
$var wire 1 bK \BANCO_REG|registrador~414_q\ $end
$var wire 1 cK \BANCO_REG|registrador~542_q\ $end
$var wire 1 dK \BANCO_REG|registrador~1290_combout\ $end
$var wire 1 eK \BANCO_REG|registrador~1291_combout\ $end
$var wire 1 fK \BANCO_REG|saidaB[24]~12_combout\ $end
$var wire 1 gK \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 hK \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 iK \RAM1|memRAM~63_q\ $end
$var wire 1 jK \RAM1|memRAM~191_q\ $end
$var wire 1 kK \RAM1|memRAM~319_q\ $end
$var wire 1 lK \RAM1|memRAM~447_q\ $end
$var wire 1 mK \RAM1|memRAM~2591_combout\ $end
$var wire 1 nK \RAM1|memRAM~95_q\ $end
$var wire 1 oK \RAM1|memRAM~223_q\ $end
$var wire 1 pK \RAM1|memRAM~351_q\ $end
$var wire 1 qK \RAM1|memRAM~479_q\ $end
$var wire 1 rK \RAM1|memRAM~2592_combout\ $end
$var wire 1 sK \RAM1|memRAM~127_q\ $end
$var wire 1 tK \RAM1|memRAM~255_q\ $end
$var wire 1 uK \RAM1|memRAM~383_q\ $end
$var wire 1 vK \RAM1|memRAM~511_q\ $end
$var wire 1 wK \RAM1|memRAM~2593_combout\ $end
$var wire 1 xK \RAM1|memRAM~159_q\ $end
$var wire 1 yK \RAM1|memRAM~287_q\ $end
$var wire 1 zK \RAM1|memRAM~415_q\ $end
$var wire 1 {K \RAM1|memRAM~543_q\ $end
$var wire 1 |K \RAM1|memRAM~2594_combout\ $end
$var wire 1 }K \RAM1|memRAM~2595_combout\ $end
$var wire 1 ~K \RAM1|memRAM~575_q\ $end
$var wire 1 !L \RAM1|memRAM~703_q\ $end
$var wire 1 "L \RAM1|memRAM~831_q\ $end
$var wire 1 #L \RAM1|memRAM~959_q\ $end
$var wire 1 $L \RAM1|memRAM~2596_combout\ $end
$var wire 1 %L \RAM1|memRAM~607_q\ $end
$var wire 1 &L \RAM1|memRAM~735_q\ $end
$var wire 1 'L \RAM1|memRAM~863_q\ $end
$var wire 1 (L \RAM1|memRAM~991_q\ $end
$var wire 1 )L \RAM1|memRAM~2597_combout\ $end
$var wire 1 *L \RAM1|memRAM~639_q\ $end
$var wire 1 +L \RAM1|memRAM~767_q\ $end
$var wire 1 ,L \RAM1|memRAM~895_q\ $end
$var wire 1 -L \RAM1|memRAM~1023_q\ $end
$var wire 1 .L \RAM1|memRAM~2598_combout\ $end
$var wire 1 /L \RAM1|memRAM~671_q\ $end
$var wire 1 0L \RAM1|memRAM~799_q\ $end
$var wire 1 1L \RAM1|memRAM~927_q\ $end
$var wire 1 2L \RAM1|memRAM~1055_q\ $end
$var wire 1 3L \RAM1|memRAM~2599_combout\ $end
$var wire 1 4L \RAM1|memRAM~2600_combout\ $end
$var wire 1 5L \RAM1|memRAM~1087_q\ $end
$var wire 1 6L \RAM1|memRAM~1119_q\ $end
$var wire 1 7L \RAM1|memRAM~1151_q\ $end
$var wire 1 8L \RAM1|memRAM~1183_q\ $end
$var wire 1 9L \RAM1|memRAM~2601_combout\ $end
$var wire 1 :L \RAM1|memRAM~1215_q\ $end
$var wire 1 ;L \RAM1|memRAM~1247_q\ $end
$var wire 1 <L \RAM1|memRAM~1279_q\ $end
$var wire 1 =L \RAM1|memRAM~1311_q\ $end
$var wire 1 >L \RAM1|memRAM~2602_combout\ $end
$var wire 1 ?L \RAM1|memRAM~1343_q\ $end
$var wire 1 @L \RAM1|memRAM~1375_q\ $end
$var wire 1 AL \RAM1|memRAM~1407_q\ $end
$var wire 1 BL \RAM1|memRAM~1439_q\ $end
$var wire 1 CL \RAM1|memRAM~2603_combout\ $end
$var wire 1 DL \RAM1|memRAM~1471_q\ $end
$var wire 1 EL \RAM1|memRAM~1503_q\ $end
$var wire 1 FL \RAM1|memRAM~1535_q\ $end
$var wire 1 GL \RAM1|memRAM~1567_q\ $end
$var wire 1 HL \RAM1|memRAM~2604_combout\ $end
$var wire 1 IL \RAM1|memRAM~2605_combout\ $end
$var wire 1 JL \RAM1|memRAM~1599_q\ $end
$var wire 1 KL \RAM1|memRAM~1727_q\ $end
$var wire 1 LL \RAM1|memRAM~1855_q\ $end
$var wire 1 ML \RAM1|memRAM~1983_q\ $end
$var wire 1 NL \RAM1|memRAM~2606_combout\ $end
$var wire 1 OL \RAM1|memRAM~1631_q\ $end
$var wire 1 PL \RAM1|memRAM~1759_q\ $end
$var wire 1 QL \RAM1|memRAM~1887_q\ $end
$var wire 1 RL \RAM1|memRAM~2015_q\ $end
$var wire 1 SL \RAM1|memRAM~2607_combout\ $end
$var wire 1 TL \RAM1|memRAM~1663_q\ $end
$var wire 1 UL \RAM1|memRAM~1791_q\ $end
$var wire 1 VL \RAM1|memRAM~1919_q\ $end
$var wire 1 WL \RAM1|memRAM~2047_q\ $end
$var wire 1 XL \RAM1|memRAM~2608_combout\ $end
$var wire 1 YL \RAM1|memRAM~1695_q\ $end
$var wire 1 ZL \RAM1|memRAM~1823_q\ $end
$var wire 1 [L \RAM1|memRAM~1951_q\ $end
$var wire 1 \L \RAM1|memRAM~2079_q\ $end
$var wire 1 ]L \RAM1|memRAM~2609_combout\ $end
$var wire 1 ^L \RAM1|memRAM~2610_combout\ $end
$var wire 1 _L \RAM1|memRAM~2611_combout\ $end
$var wire 1 `L \MUX_ULA_MEM|saida_MUX[24]~24_combout\ $end
$var wire 1 aL \MUX_ULA_MEM|saida_MUX[24]~25_combout\ $end
$var wire 1 bL \BANCO_REG|registrador~350_q\ $end
$var wire 1 cL \BANCO_REG|registrador~1286_combout\ $end
$var wire 1 dL \BANCO_REG|registrador~1285_combout\ $end
$var wire 1 eL \BANCO_REG|registrador~1284_combout\ $end
$var wire 1 fL \BANCO_REG|registrador~1283_combout\ $end
$var wire 1 gL \BANCO_REG|saidaA[24]~33_combout\ $end
$var wire 1 hL \ULA1|ULA25|Somador|saida~0_combout\ $end
$var wire 1 iL \ULA1|ULA25|Somador|cOut~0_combout\ $end
$var wire 1 jL \ULA1|ULA25|Somador|cOut~1_combout\ $end
$var wire 1 kL \BANCO_REG|registrador~1401_combout\ $end
$var wire 1 lL \BANCO_REG|registrador~63_q\ $end
$var wire 1 mL \BANCO_REG|registrador~95_q\ $end
$var wire 1 nL \BANCO_REG|registrador~127_q\ $end
$var wire 1 oL \BANCO_REG|registrador~159_q\ $end
$var wire 1 pL \BANCO_REG|registrador~1296_combout\ $end
$var wire 1 qL \BANCO_REG|registrador~223_q\ $end
$var wire 1 rL \BANCO_REG|registrador~255_q\ $end
$var wire 1 sL \BANCO_REG|registrador~287_q\ $end
$var wire 1 tL \BANCO_REG|registrador~1297_combout\ $end
$var wire 1 uL \BANCO_REG|registrador~319_q\ $end
$var wire 1 vL \BANCO_REG|registrador~351_q\ $end
$var wire 1 wL \BANCO_REG|registrador~383_q\ $end
$var wire 1 xL \BANCO_REG|registrador~415_q\ $end
$var wire 1 yL \BANCO_REG|registrador~1298_combout\ $end
$var wire 1 zL \BANCO_REG|registrador~447_q\ $end
$var wire 1 {L \BANCO_REG|registrador~479_q\ $end
$var wire 1 |L \BANCO_REG|registrador~511_q\ $end
$var wire 1 }L \BANCO_REG|registrador~543_q\ $end
$var wire 1 ~L \BANCO_REG|registrador~1299_combout\ $end
$var wire 1 !M \BANCO_REG|registrador~1300_combout\ $end
$var wire 1 "M \BANCO_REG|saidaB[25]~13_combout\ $end
$var wire 1 #M \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 $M \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 %M \RAM1|memRAM~64_q\ $end
$var wire 1 &M \RAM1|memRAM~576_q\ $end
$var wire 1 'M \RAM1|memRAM~1088_q\ $end
$var wire 1 (M \RAM1|memRAM~1600_q\ $end
$var wire 1 )M \RAM1|memRAM~2612_combout\ $end
$var wire 1 *M \RAM1|memRAM~192_q\ $end
$var wire 1 +M \RAM1|memRAM~704_q\ $end
$var wire 1 ,M \RAM1|memRAM~1216_q\ $end
$var wire 1 -M \RAM1|memRAM~1728_q\ $end
$var wire 1 .M \RAM1|memRAM~2613_combout\ $end
$var wire 1 /M \RAM1|memRAM~320_q\ $end
$var wire 1 0M \RAM1|memRAM~832_q\ $end
$var wire 1 1M \RAM1|memRAM~1344_q\ $end
$var wire 1 2M \RAM1|memRAM~1856_q\ $end
$var wire 1 3M \RAM1|memRAM~2614_combout\ $end
$var wire 1 4M \RAM1|memRAM~448_q\ $end
$var wire 1 5M \RAM1|memRAM~960_q\ $end
$var wire 1 6M \RAM1|memRAM~1472_q\ $end
$var wire 1 7M \RAM1|memRAM~1984_q\ $end
$var wire 1 8M \RAM1|memRAM~2615_combout\ $end
$var wire 1 9M \RAM1|memRAM~2616_combout\ $end
$var wire 1 :M \RAM1|memRAM~96_q\ $end
$var wire 1 ;M \RAM1|memRAM~608_q\ $end
$var wire 1 <M \RAM1|memRAM~1120_q\ $end
$var wire 1 =M \RAM1|memRAM~1632_q\ $end
$var wire 1 >M \RAM1|memRAM~2617_combout\ $end
$var wire 1 ?M \RAM1|memRAM~224_q\ $end
$var wire 1 @M \RAM1|memRAM~736_q\ $end
$var wire 1 AM \RAM1|memRAM~1248_q\ $end
$var wire 1 BM \RAM1|memRAM~1760_q\ $end
$var wire 1 CM \RAM1|memRAM~2618_combout\ $end
$var wire 1 DM \RAM1|memRAM~352_q\ $end
$var wire 1 EM \RAM1|memRAM~864_q\ $end
$var wire 1 FM \RAM1|memRAM~1376_q\ $end
$var wire 1 GM \RAM1|memRAM~1888_q\ $end
$var wire 1 HM \RAM1|memRAM~2619_combout\ $end
$var wire 1 IM \RAM1|memRAM~480_q\ $end
$var wire 1 JM \RAM1|memRAM~992_q\ $end
$var wire 1 KM \RAM1|memRAM~1504_q\ $end
$var wire 1 LM \RAM1|memRAM~2016_q\ $end
$var wire 1 MM \RAM1|memRAM~2620_combout\ $end
$var wire 1 NM \RAM1|memRAM~2621_combout\ $end
$var wire 1 OM \RAM1|memRAM~128_q\ $end
$var wire 1 PM \RAM1|memRAM~640_q\ $end
$var wire 1 QM \RAM1|memRAM~1152_q\ $end
$var wire 1 RM \RAM1|memRAM~1664_q\ $end
$var wire 1 SM \RAM1|memRAM~2622_combout\ $end
$var wire 1 TM \RAM1|memRAM~256_q\ $end
$var wire 1 UM \RAM1|memRAM~768_q\ $end
$var wire 1 VM \RAM1|memRAM~1280_q\ $end
$var wire 1 WM \RAM1|memRAM~1792_q\ $end
$var wire 1 XM \RAM1|memRAM~2623_combout\ $end
$var wire 1 YM \RAM1|memRAM~384_q\ $end
$var wire 1 ZM \RAM1|memRAM~896_q\ $end
$var wire 1 [M \RAM1|memRAM~1408_q\ $end
$var wire 1 \M \RAM1|memRAM~1920_q\ $end
$var wire 1 ]M \RAM1|memRAM~2624_combout\ $end
$var wire 1 ^M \RAM1|memRAM~512_q\ $end
$var wire 1 _M \RAM1|memRAM~1024_q\ $end
$var wire 1 `M \RAM1|memRAM~1536_q\ $end
$var wire 1 aM \RAM1|memRAM~2048_q\ $end
$var wire 1 bM \RAM1|memRAM~2625_combout\ $end
$var wire 1 cM \RAM1|memRAM~2626_combout\ $end
$var wire 1 dM \RAM1|memRAM~160_q\ $end
$var wire 1 eM \RAM1|memRAM~288_q\ $end
$var wire 1 fM \RAM1|memRAM~416_q\ $end
$var wire 1 gM \RAM1|memRAM~544_q\ $end
$var wire 1 hM \RAM1|memRAM~2627_combout\ $end
$var wire 1 iM \RAM1|memRAM~672_q\ $end
$var wire 1 jM \RAM1|memRAM~800_q\ $end
$var wire 1 kM \RAM1|memRAM~928_q\ $end
$var wire 1 lM \RAM1|memRAM~1056_q\ $end
$var wire 1 mM \RAM1|memRAM~2628_combout\ $end
$var wire 1 nM \RAM1|memRAM~1184_q\ $end
$var wire 1 oM \RAM1|memRAM~1312_q\ $end
$var wire 1 pM \RAM1|memRAM~1440_q\ $end
$var wire 1 qM \RAM1|memRAM~1568_q\ $end
$var wire 1 rM \RAM1|memRAM~2629_combout\ $end
$var wire 1 sM \RAM1|memRAM~1696_q\ $end
$var wire 1 tM \RAM1|memRAM~1824_q\ $end
$var wire 1 uM \RAM1|memRAM~1952_q\ $end
$var wire 1 vM \RAM1|memRAM~2080_q\ $end
$var wire 1 wM \RAM1|memRAM~2630_combout\ $end
$var wire 1 xM \RAM1|memRAM~2631_combout\ $end
$var wire 1 yM \RAM1|memRAM~2632_combout\ $end
$var wire 1 zM \MUX_ULA_MEM|saida_MUX[25]~26_combout\ $end
$var wire 1 {M \BANCO_REG|registrador~191_q\ $end
$var wire 1 |M \BANCO_REG|registrador~1293_combout\ $end
$var wire 1 }M \BANCO_REG|registrador~1292_combout\ $end
$var wire 1 ~M \BANCO_REG|registrador~1295_combout\ $end
$var wire 1 !N \BANCO_REG|registrador~1294_combout\ $end
$var wire 1 "N \BANCO_REG|saidaA[25]~29_combout\ $end
$var wire 1 #N \ULA1|ULA26|Somador|cOut~combout\ $end
$var wire 1 $N \BANCO_REG|registrador~64_q\ $end
$var wire 1 %N \BANCO_REG|registrador~96_q\ $end
$var wire 1 &N \BANCO_REG|registrador~192_q\ $end
$var wire 1 'N \BANCO_REG|registrador~224_q\ $end
$var wire 1 (N \BANCO_REG|registrador~1305_combout\ $end
$var wire 1 )N \BANCO_REG|registrador~128_q\ $end
$var wire 1 *N \BANCO_REG|registrador~160_q\ $end
$var wire 1 +N \BANCO_REG|registrador~256_q\ $end
$var wire 1 ,N \BANCO_REG|registrador~288_q\ $end
$var wire 1 -N \BANCO_REG|registrador~1306_combout\ $end
$var wire 1 .N \BANCO_REG|registrador~320_q\ $end
$var wire 1 /N \BANCO_REG|registrador~352_q\ $end
$var wire 1 0N \BANCO_REG|registrador~448_q\ $end
$var wire 1 1N \BANCO_REG|registrador~480_q\ $end
$var wire 1 2N \BANCO_REG|registrador~1307_combout\ $end
$var wire 1 3N \BANCO_REG|registrador~416_q\ $end
$var wire 1 4N \BANCO_REG|registrador~512_q\ $end
$var wire 1 5N \BANCO_REG|registrador~544_q\ $end
$var wire 1 6N \BANCO_REG|registrador~1308_combout\ $end
$var wire 1 7N \BANCO_REG|registrador~1309_combout\ $end
$var wire 1 8N \BANCO_REG|saidaB[26]~14_combout\ $end
$var wire 1 9N \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 :N \ULA1|ULA27|Somador|saida~0_combout\ $end
$var wire 1 ;N \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 <N \RAM1|memRAM~65_q\ $end
$var wire 1 =N \RAM1|memRAM~97_q\ $end
$var wire 1 >N \RAM1|memRAM~129_q\ $end
$var wire 1 ?N \RAM1|memRAM~161_q\ $end
$var wire 1 @N \RAM1|memRAM~2633_combout\ $end
$var wire 1 AN \RAM1|memRAM~577_q\ $end
$var wire 1 BN \RAM1|memRAM~609_q\ $end
$var wire 1 CN \RAM1|memRAM~641_q\ $end
$var wire 1 DN \RAM1|memRAM~673_q\ $end
$var wire 1 EN \RAM1|memRAM~2634_combout\ $end
$var wire 1 FN \RAM1|memRAM~1089_q\ $end
$var wire 1 GN \RAM1|memRAM~1121_q\ $end
$var wire 1 HN \RAM1|memRAM~1153_q\ $end
$var wire 1 IN \RAM1|memRAM~1185_q\ $end
$var wire 1 JN \RAM1|memRAM~2635_combout\ $end
$var wire 1 KN \RAM1|memRAM~1601_q\ $end
$var wire 1 LN \RAM1|memRAM~1633_q\ $end
$var wire 1 MN \RAM1|memRAM~1665_q\ $end
$var wire 1 NN \RAM1|memRAM~1697_q\ $end
$var wire 1 ON \RAM1|memRAM~2636_combout\ $end
$var wire 1 PN \RAM1|memRAM~2637_combout\ $end
$var wire 1 QN \RAM1|memRAM~193_q\ $end
$var wire 1 RN \RAM1|memRAM~225_q\ $end
$var wire 1 SN \RAM1|memRAM~257_q\ $end
$var wire 1 TN \RAM1|memRAM~289_q\ $end
$var wire 1 UN \RAM1|memRAM~2638_combout\ $end
$var wire 1 VN \RAM1|memRAM~705_q\ $end
$var wire 1 WN \RAM1|memRAM~737_q\ $end
$var wire 1 XN \RAM1|memRAM~769_q\ $end
$var wire 1 YN \RAM1|memRAM~801_q\ $end
$var wire 1 ZN \RAM1|memRAM~2639_combout\ $end
$var wire 1 [N \RAM1|memRAM~1217_q\ $end
$var wire 1 \N \RAM1|memRAM~1249_q\ $end
$var wire 1 ]N \RAM1|memRAM~1281_q\ $end
$var wire 1 ^N \RAM1|memRAM~1313_q\ $end
$var wire 1 _N \RAM1|memRAM~2640_combout\ $end
$var wire 1 `N \RAM1|memRAM~1729_q\ $end
$var wire 1 aN \RAM1|memRAM~1761_q\ $end
$var wire 1 bN \RAM1|memRAM~1793_q\ $end
$var wire 1 cN \RAM1|memRAM~1825_q\ $end
$var wire 1 dN \RAM1|memRAM~2641_combout\ $end
$var wire 1 eN \RAM1|memRAM~2642_combout\ $end
$var wire 1 fN \RAM1|memRAM~321_q\ $end
$var wire 1 gN \RAM1|memRAM~353_q\ $end
$var wire 1 hN \RAM1|memRAM~385_q\ $end
$var wire 1 iN \RAM1|memRAM~417_q\ $end
$var wire 1 jN \RAM1|memRAM~2643_combout\ $end
$var wire 1 kN \RAM1|memRAM~833_q\ $end
$var wire 1 lN \RAM1|memRAM~865_q\ $end
$var wire 1 mN \RAM1|memRAM~897_q\ $end
$var wire 1 nN \RAM1|memRAM~929_q\ $end
$var wire 1 oN \RAM1|memRAM~2644_combout\ $end
$var wire 1 pN \RAM1|memRAM~1345_q\ $end
$var wire 1 qN \RAM1|memRAM~1377_q\ $end
$var wire 1 rN \RAM1|memRAM~1409_q\ $end
$var wire 1 sN \RAM1|memRAM~1441_q\ $end
$var wire 1 tN \RAM1|memRAM~2645_combout\ $end
$var wire 1 uN \RAM1|memRAM~1857_q\ $end
$var wire 1 vN \RAM1|memRAM~1889_q\ $end
$var wire 1 wN \RAM1|memRAM~1921_q\ $end
$var wire 1 xN \RAM1|memRAM~1953_q\ $end
$var wire 1 yN \RAM1|memRAM~2646_combout\ $end
$var wire 1 zN \RAM1|memRAM~2647_combout\ $end
$var wire 1 {N \RAM1|memRAM~449_q\ $end
$var wire 1 |N \RAM1|memRAM~961_q\ $end
$var wire 1 }N \RAM1|memRAM~1473_q\ $end
$var wire 1 ~N \RAM1|memRAM~1985_q\ $end
$var wire 1 !O \RAM1|memRAM~2648_combout\ $end
$var wire 1 "O \RAM1|memRAM~481_q\ $end
$var wire 1 #O \RAM1|memRAM~993_q\ $end
$var wire 1 $O \RAM1|memRAM~1505_q\ $end
$var wire 1 %O \RAM1|memRAM~2017_q\ $end
$var wire 1 &O \RAM1|memRAM~2649_combout\ $end
$var wire 1 'O \RAM1|memRAM~513_q\ $end
$var wire 1 (O \RAM1|memRAM~1025_q\ $end
$var wire 1 )O \RAM1|memRAM~1537_q\ $end
$var wire 1 *O \RAM1|memRAM~2049_q\ $end
$var wire 1 +O \RAM1|memRAM~2650_combout\ $end
$var wire 1 ,O \RAM1|memRAM~545_q\ $end
$var wire 1 -O \RAM1|memRAM~1057_q\ $end
$var wire 1 .O \RAM1|memRAM~1569_q\ $end
$var wire 1 /O \RAM1|memRAM~2081_q\ $end
$var wire 1 0O \RAM1|memRAM~2651_combout\ $end
$var wire 1 1O \RAM1|memRAM~2652_combout\ $end
$var wire 1 2O \RAM1|memRAM~2653_combout\ $end
$var wire 1 3O \MUX_ULA_MEM|saida_MUX[26]~27_combout\ $end
$var wire 1 4O \MUX_ULA_MEM|saida_MUX[26]~28_combout\ $end
$var wire 1 5O \BANCO_REG|registrador~384_q\ $end
$var wire 1 6O \BANCO_REG|registrador~1304_combout\ $end
$var wire 1 7O \BANCO_REG|registrador~1303_combout\ $end
$var wire 1 8O \BANCO_REG|registrador~1302_combout\ $end
$var wire 1 9O \BANCO_REG|registrador~1301_combout\ $end
$var wire 1 :O \BANCO_REG|saidaA[26]~25_combout\ $end
$var wire 1 ;O \ULA1|ULA27|Somador|cOut~combout\ $end
$var wire 1 <O \ULA1|ULA29|Somador|cOut~combout\ $end
$var wire 1 =O \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 >O \RAM1|memRAM~68_q\ $end
$var wire 1 ?O \RAM1|memRAM~100_q\ $end
$var wire 1 @O \RAM1|memRAM~132_q\ $end
$var wire 1 AO \RAM1|memRAM~164_q\ $end
$var wire 1 BO \RAM1|memRAM~2696_combout\ $end
$var wire 1 CO \RAM1|memRAM~580_q\ $end
$var wire 1 DO \RAM1|memRAM~612_q\ $end
$var wire 1 EO \RAM1|memRAM~644_q\ $end
$var wire 1 FO \RAM1|memRAM~676_q\ $end
$var wire 1 GO \RAM1|memRAM~2697_combout\ $end
$var wire 1 HO \RAM1|memRAM~1092_q\ $end
$var wire 1 IO \RAM1|memRAM~1124_q\ $end
$var wire 1 JO \RAM1|memRAM~1156_q\ $end
$var wire 1 KO \RAM1|memRAM~1188_q\ $end
$var wire 1 LO \RAM1|memRAM~2698_combout\ $end
$var wire 1 MO \RAM1|memRAM~1604_q\ $end
$var wire 1 NO \RAM1|memRAM~1636_q\ $end
$var wire 1 OO \RAM1|memRAM~1668_q\ $end
$var wire 1 PO \RAM1|memRAM~1700_q\ $end
$var wire 1 QO \RAM1|memRAM~2699_combout\ $end
$var wire 1 RO \RAM1|memRAM~2700_combout\ $end
$var wire 1 SO \RAM1|memRAM~196_q\ $end
$var wire 1 TO \RAM1|memRAM~228_q\ $end
$var wire 1 UO \RAM1|memRAM~260_q\ $end
$var wire 1 VO \RAM1|memRAM~292_q\ $end
$var wire 1 WO \RAM1|memRAM~2701_combout\ $end
$var wire 1 XO \RAM1|memRAM~708_q\ $end
$var wire 1 YO \RAM1|memRAM~740_q\ $end
$var wire 1 ZO \RAM1|memRAM~772_q\ $end
$var wire 1 [O \RAM1|memRAM~804_q\ $end
$var wire 1 \O \RAM1|memRAM~2702_combout\ $end
$var wire 1 ]O \RAM1|memRAM~1220_q\ $end
$var wire 1 ^O \RAM1|memRAM~1252_q\ $end
$var wire 1 _O \RAM1|memRAM~1284_q\ $end
$var wire 1 `O \RAM1|memRAM~1316_q\ $end
$var wire 1 aO \RAM1|memRAM~2703_combout\ $end
$var wire 1 bO \RAM1|memRAM~1732_q\ $end
$var wire 1 cO \RAM1|memRAM~1764_q\ $end
$var wire 1 dO \RAM1|memRAM~1796_q\ $end
$var wire 1 eO \RAM1|memRAM~1828_q\ $end
$var wire 1 fO \RAM1|memRAM~2704_combout\ $end
$var wire 1 gO \RAM1|memRAM~2705_combout\ $end
$var wire 1 hO \RAM1|memRAM~324_q\ $end
$var wire 1 iO \RAM1|memRAM~356_q\ $end
$var wire 1 jO \RAM1|memRAM~388_q\ $end
$var wire 1 kO \RAM1|memRAM~420_q\ $end
$var wire 1 lO \RAM1|memRAM~2706_combout\ $end
$var wire 1 mO \RAM1|memRAM~836_q\ $end
$var wire 1 nO \RAM1|memRAM~868_q\ $end
$var wire 1 oO \RAM1|memRAM~900_q\ $end
$var wire 1 pO \RAM1|memRAM~932_q\ $end
$var wire 1 qO \RAM1|memRAM~2707_combout\ $end
$var wire 1 rO \RAM1|memRAM~1348_q\ $end
$var wire 1 sO \RAM1|memRAM~1380_q\ $end
$var wire 1 tO \RAM1|memRAM~1412_q\ $end
$var wire 1 uO \RAM1|memRAM~1444_q\ $end
$var wire 1 vO \RAM1|memRAM~2708_combout\ $end
$var wire 1 wO \RAM1|memRAM~1860_q\ $end
$var wire 1 xO \RAM1|memRAM~1892_q\ $end
$var wire 1 yO \RAM1|memRAM~1924_q\ $end
$var wire 1 zO \RAM1|memRAM~1956_q\ $end
$var wire 1 {O \RAM1|memRAM~2709_combout\ $end
$var wire 1 |O \RAM1|memRAM~2710_combout\ $end
$var wire 1 }O \RAM1|memRAM~452_q\ $end
$var wire 1 ~O \RAM1|memRAM~964_q\ $end
$var wire 1 !P \RAM1|memRAM~1476_q\ $end
$var wire 1 "P \RAM1|memRAM~1988_q\ $end
$var wire 1 #P \RAM1|memRAM~2711_combout\ $end
$var wire 1 $P \RAM1|memRAM~484_q\ $end
$var wire 1 %P \RAM1|memRAM~996_q\ $end
$var wire 1 &P \RAM1|memRAM~1508_q\ $end
$var wire 1 'P \RAM1|memRAM~2020_q\ $end
$var wire 1 (P \RAM1|memRAM~2712_combout\ $end
$var wire 1 )P \RAM1|memRAM~516_q\ $end
$var wire 1 *P \RAM1|memRAM~1028_q\ $end
$var wire 1 +P \RAM1|memRAM~1540_q\ $end
$var wire 1 ,P \RAM1|memRAM~2052_q\ $end
$var wire 1 -P \RAM1|memRAM~2713_combout\ $end
$var wire 1 .P \RAM1|memRAM~548_q\ $end
$var wire 1 /P \RAM1|memRAM~1060_q\ $end
$var wire 1 0P \RAM1|memRAM~1572_q\ $end
$var wire 1 1P \RAM1|memRAM~2084_q\ $end
$var wire 1 2P \RAM1|memRAM~2714_combout\ $end
$var wire 1 3P \RAM1|memRAM~2715_combout\ $end
$var wire 1 4P \RAM1|memRAM~2716_combout\ $end
$var wire 1 5P \MUX_ULA_MEM|saida_MUX[29]~32_combout\ $end
$var wire 1 6P \MUX_ULA_MEM|saida_MUX[29]~33_combout\ $end
$var wire 1 7P \BANCO_REG|registrador~387_q\ $end
$var wire 1 8P \BANCO_REG|registrador~1331_combout\ $end
$var wire 1 9P \BANCO_REG|registrador~1330_combout\ $end
$var wire 1 :P \BANCO_REG|registrador~1329_combout\ $end
$var wire 1 ;P \BANCO_REG|registrador~1328_combout\ $end
$var wire 1 <P \BANCO_REG|saidaA[29]~13_combout\ $end
$var wire 1 =P \ULA1|ULA30|Somador|saida~0_combout\ $end
$var wire 1 >P \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 ?P \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 @P \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 AP \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 BP \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 CP \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 DP \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 EP \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 FP \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 GP \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 HP \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 IP \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 JP \ULA1|Equal0~0_combout\ $end
$var wire 1 KP \ULA1|Equal0~1_combout\ $end
$var wire 1 LP \ULA1|Equal0~2_combout\ $end
$var wire 1 MP \ULA1|Equal0~3_combout\ $end
$var wire 1 NP \ULA1|Equal0~4_combout\ $end
$var wire 1 OP \ULA1|Equal0~5_combout\ $end
$var wire 1 PP \ULA1|Equal0~6_combout\ $end
$var wire 1 QP \ULA1|Equal0~7_combout\ $end
$var wire 1 RP \ULA1|Equal0~8_combout\ $end
$var wire 1 SP \Somador1|Add0~2\ $end
$var wire 1 TP \Somador1|Add0~6\ $end
$var wire 1 UP \Somador1|Add0~10\ $end
$var wire 1 VP \Somador1|Add0~14\ $end
$var wire 1 WP \Somador1|Add0~21_sumout\ $end
$var wire 1 XP \ROM1|memROM~15_combout\ $end
$var wire 1 YP \ROM1|memROM~27_combout\ $end
$var wire 1 ZP \Somador1|Add0~13_sumout\ $end
$var wire 1 [P \ROM1|memROM~13_combout\ $end
$var wire 1 \P \Somador1|Add0~9_sumout\ $end
$var wire 1 ]P \Somador1|Add0~5_sumout\ $end
$var wire 1 ^P \ROM1|memROM~26_combout\ $end
$var wire 1 _P \Somador1|Add0~1_sumout\ $end
$var wire 1 `P \Somador2|Add0~2\ $end
$var wire 1 aP \Somador2|Add0~6\ $end
$var wire 1 bP \Somador2|Add0~10\ $end
$var wire 1 cP \Somador2|Add0~14\ $end
$var wire 1 dP \Somador2|Add0~21_sumout\ $end
$var wire 1 eP \MUX_NEXT_PC|saida_MUX[6]~5_combout\ $end
$var wire 1 fP \ROM1|memROM~14_combout\ $end
$var wire 1 gP \Somador2|Add0~13_sumout\ $end
$var wire 1 hP \MUX_NEXT_PC|saida_MUX[5]~3_combout\ $end
$var wire 1 iP \ROM1|memROM~29_combout\ $end
$var wire 1 jP \Somador2|Add0~9_sumout\ $end
$var wire 1 kP \MUX_NEXT_PC|saida_MUX[4]~2_combout\ $end
$var wire 1 lP \ROM1|memROM~16_combout\ $end
$var wire 1 mP \Somador1|Add0~22\ $end
$var wire 1 nP \Somador1|Add0~17_sumout\ $end
$var wire 1 oP \ROM1|memROM~28_combout\ $end
$var wire 1 pP \Somador2|Add0~22\ $end
$var wire 1 qP \Somador2|Add0~17_sumout\ $end
$var wire 1 rP \MUX_NEXT_PC|saida_MUX[7]~4_combout\ $end
$var wire 1 sP \ROM1|memROM~1_combout\ $end
$var wire 1 tP \ROM1|memROM~12_combout\ $end
$var wire 1 uP \Somador2|Add0~5_sumout\ $end
$var wire 1 vP \MUX_NEXT_PC|saida_MUX[3]~1_combout\ $end
$var wire 1 wP \ROM1|memROM~10_combout\ $end
$var wire 1 xP \Somador2|Add0~1_sumout\ $end
$var wire 1 yP \MUX_NEXT_PC|saida_MUX[2]~0_combout\ $end
$var wire 1 zP \BANCO_REG|Equal0~0_combout\ $end
$var wire 1 {P \BANCO_REG|saidaB[0]~19_combout\ $end
$var wire 1 |P \RAM1|memRAM~39_q\ $end
$var wire 1 }P \RAM1|memRAM~71_q\ $end
$var wire 1 ~P \RAM1|memRAM~103_q\ $end
$var wire 1 !Q \RAM1|memRAM~135_q\ $end
$var wire 1 "Q \RAM1|memRAM~2087_combout\ $end
$var wire 1 #Q \RAM1|memRAM~167_q\ $end
$var wire 1 $Q \RAM1|memRAM~199_q\ $end
$var wire 1 %Q \RAM1|memRAM~231_q\ $end
$var wire 1 &Q \RAM1|memRAM~263_q\ $end
$var wire 1 'Q \RAM1|memRAM~2088_combout\ $end
$var wire 1 (Q \RAM1|memRAM~295_q\ $end
$var wire 1 )Q \RAM1|memRAM~327_q\ $end
$var wire 1 *Q \RAM1|memRAM~359_q\ $end
$var wire 1 +Q \RAM1|memRAM~391_q\ $end
$var wire 1 ,Q \RAM1|memRAM~2089_combout\ $end
$var wire 1 -Q \RAM1|memRAM~423_q\ $end
$var wire 1 .Q \RAM1|memRAM~455_q\ $end
$var wire 1 /Q \RAM1|memRAM~487_q\ $end
$var wire 1 0Q \RAM1|memRAM~519_q\ $end
$var wire 1 1Q \RAM1|memRAM~2090_combout\ $end
$var wire 1 2Q \RAM1|memRAM~2091_combout\ $end
$var wire 1 3Q \RAM1|memRAM~551_q\ $end
$var wire 1 4Q \RAM1|memRAM~583_q\ $end
$var wire 1 5Q \RAM1|memRAM~615_q\ $end
$var wire 1 6Q \RAM1|memRAM~647_q\ $end
$var wire 1 7Q \RAM1|memRAM~2092_combout\ $end
$var wire 1 8Q \RAM1|memRAM~679_q\ $end
$var wire 1 9Q \RAM1|memRAM~711_q\ $end
$var wire 1 :Q \RAM1|memRAM~743_q\ $end
$var wire 1 ;Q \RAM1|memRAM~775_q\ $end
$var wire 1 <Q \RAM1|memRAM~2093_combout\ $end
$var wire 1 =Q \RAM1|memRAM~807_q\ $end
$var wire 1 >Q \RAM1|memRAM~839_q\ $end
$var wire 1 ?Q \RAM1|memRAM~871_q\ $end
$var wire 1 @Q \RAM1|memRAM~903_q\ $end
$var wire 1 AQ \RAM1|memRAM~2094_combout\ $end
$var wire 1 BQ \RAM1|memRAM~935_q\ $end
$var wire 1 CQ \RAM1|memRAM~967_q\ $end
$var wire 1 DQ \RAM1|memRAM~999_q\ $end
$var wire 1 EQ \RAM1|memRAM~1031_q\ $end
$var wire 1 FQ \RAM1|memRAM~2095_combout\ $end
$var wire 1 GQ \RAM1|memRAM~2096_combout\ $end
$var wire 1 HQ \RAM1|memRAM~1063_q\ $end
$var wire 1 IQ \RAM1|memRAM~1191_q\ $end
$var wire 1 JQ \RAM1|memRAM~1319_q\ $end
$var wire 1 KQ \RAM1|memRAM~1447_q\ $end
$var wire 1 LQ \RAM1|memRAM~2097_combout\ $end
$var wire 1 MQ \RAM1|memRAM~1095_q\ $end
$var wire 1 NQ \RAM1|memRAM~1223_q\ $end
$var wire 1 OQ \RAM1|memRAM~1351_q\ $end
$var wire 1 PQ \RAM1|memRAM~1479_q\ $end
$var wire 1 QQ \RAM1|memRAM~2098_combout\ $end
$var wire 1 RQ \RAM1|memRAM~1127_q\ $end
$var wire 1 SQ \RAM1|memRAM~1255_q\ $end
$var wire 1 TQ \RAM1|memRAM~1383_q\ $end
$var wire 1 UQ \RAM1|memRAM~1511_q\ $end
$var wire 1 VQ \RAM1|memRAM~2099_combout\ $end
$var wire 1 WQ \RAM1|memRAM~1159_q\ $end
$var wire 1 XQ \RAM1|memRAM~1287_q\ $end
$var wire 1 YQ \RAM1|memRAM~1415_q\ $end
$var wire 1 ZQ \RAM1|memRAM~1543_q\ $end
$var wire 1 [Q \RAM1|memRAM~2100_combout\ $end
$var wire 1 \Q \RAM1|memRAM~2101_combout\ $end
$var wire 1 ]Q \RAM1|memRAM~1575_q\ $end
$var wire 1 ^Q \RAM1|memRAM~1607_q\ $end
$var wire 1 _Q \RAM1|memRAM~1639_q\ $end
$var wire 1 `Q \RAM1|memRAM~1671_q\ $end
$var wire 1 aQ \RAM1|memRAM~2102_combout\ $end
$var wire 1 bQ \RAM1|memRAM~1703_q\ $end
$var wire 1 cQ \RAM1|memRAM~1735_q\ $end
$var wire 1 dQ \RAM1|memRAM~1767_q\ $end
$var wire 1 eQ \RAM1|memRAM~1799_q\ $end
$var wire 1 fQ \RAM1|memRAM~2103_combout\ $end
$var wire 1 gQ \RAM1|memRAM~1831_q\ $end
$var wire 1 hQ \RAM1|memRAM~1863_q\ $end
$var wire 1 iQ \RAM1|memRAM~1895_q\ $end
$var wire 1 jQ \RAM1|memRAM~1927_q\ $end
$var wire 1 kQ \RAM1|memRAM~2104_combout\ $end
$var wire 1 lQ \RAM1|memRAM~1959_q\ $end
$var wire 1 mQ \RAM1|memRAM~1991_q\ $end
$var wire 1 nQ \RAM1|memRAM~2023_q\ $end
$var wire 1 oQ \RAM1|memRAM~2055_q\ $end
$var wire 1 pQ \RAM1|memRAM~2105_combout\ $end
$var wire 1 qQ \RAM1|memRAM~2106_combout\ $end
$var wire 1 rQ \RAM1|memRAM~2107_combout\ $end
$var wire 1 sQ \ROM1|memROM~2_combout\ $end
$var wire 1 tQ \ROM1|memROM~4_combout\ $end
$var wire 1 uQ \ROM1|memROM~9_combout\ $end
$var wire 1 vQ \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 wQ \Somador1|Add0~18\ $end
$var wire 1 xQ \Somador1|Add0~25_sumout\ $end
$var wire 1 yQ \Somador2|Add0~18\ $end
$var wire 1 zQ \Somador2|Add0~25_sumout\ $end
$var wire 1 {Q \MUX_NEXT_PC|saida_MUX[8]~6_combout\ $end
$var wire 1 |Q \Somador1|Add0~26\ $end
$var wire 1 }Q \Somador1|Add0~29_sumout\ $end
$var wire 1 ~Q \Somador2|Add0~26\ $end
$var wire 1 !R \Somador2|Add0~29_sumout\ $end
$var wire 1 "R \MUX_NEXT_PC|saida_MUX[9]~7_combout\ $end
$var wire 1 #R \Somador1|Add0~30\ $end
$var wire 1 $R \Somador1|Add0~33_sumout\ $end
$var wire 1 %R \Somador2|Add0~30\ $end
$var wire 1 &R \Somador2|Add0~33_sumout\ $end
$var wire 1 'R \MUX_NEXT_PC|saida_MUX[10]~8_combout\ $end
$var wire 1 (R \Somador1|Add0~34\ $end
$var wire 1 )R \Somador1|Add0~37_sumout\ $end
$var wire 1 *R \Somador2|Add0~34\ $end
$var wire 1 +R \Somador2|Add0~37_sumout\ $end
$var wire 1 ,R \MUX_NEXT_PC|saida_MUX[11]~9_combout\ $end
$var wire 1 -R \Somador1|Add0~38\ $end
$var wire 1 .R \Somador1|Add0~41_sumout\ $end
$var wire 1 /R \Somador2|Add0~38\ $end
$var wire 1 0R \Somador2|Add0~41_sumout\ $end
$var wire 1 1R \MUX_NEXT_PC|saida_MUX[12]~10_combout\ $end
$var wire 1 2R \Somador1|Add0~42\ $end
$var wire 1 3R \Somador1|Add0~45_sumout\ $end
$var wire 1 4R \Somador2|Add0~42\ $end
$var wire 1 5R \Somador2|Add0~45_sumout\ $end
$var wire 1 6R \MUX_NEXT_PC|saida_MUX[13]~11_combout\ $end
$var wire 1 7R \Somador1|Add0~46\ $end
$var wire 1 8R \Somador1|Add0~49_sumout\ $end
$var wire 1 9R \Somador2|Add0~46\ $end
$var wire 1 :R \Somador2|Add0~49_sumout\ $end
$var wire 1 ;R \MUX_NEXT_PC|saida_MUX[14]~12_combout\ $end
$var wire 1 <R \Somador1|Add0~50\ $end
$var wire 1 =R \Somador1|Add0~53_sumout\ $end
$var wire 1 >R \Somador2|Add0~50\ $end
$var wire 1 ?R \Somador2|Add0~53_sumout\ $end
$var wire 1 @R \MUX_NEXT_PC|saida_MUX[15]~13_combout\ $end
$var wire 1 AR \Somador1|Add0~54\ $end
$var wire 1 BR \Somador1|Add0~57_sumout\ $end
$var wire 1 CR \Somador2|Add0~54\ $end
$var wire 1 DR \Somador2|Add0~57_sumout\ $end
$var wire 1 ER \MUX_NEXT_PC|saida_MUX[16]~14_combout\ $end
$var wire 1 FR \Somador1|Add0~58\ $end
$var wire 1 GR \Somador1|Add0~61_sumout\ $end
$var wire 1 HR \Somador2|Add0~58\ $end
$var wire 1 IR \Somador2|Add0~61_sumout\ $end
$var wire 1 JR \MUX_NEXT_PC|saida_MUX[17]~15_combout\ $end
$var wire 1 KR \Somador1|Add0~62\ $end
$var wire 1 LR \Somador1|Add0~65_sumout\ $end
$var wire 1 MR \Somador2|Add0~62\ $end
$var wire 1 NR \Somador2|Add0~65_sumout\ $end
$var wire 1 OR \MUX_NEXT_PC|saida_MUX[18]~16_combout\ $end
$var wire 1 PR \Somador1|Add0~66\ $end
$var wire 1 QR \Somador1|Add0~69_sumout\ $end
$var wire 1 RR \Somador2|Add0~66\ $end
$var wire 1 SR \Somador2|Add0~69_sumout\ $end
$var wire 1 TR \MUX_NEXT_PC|saida_MUX[19]~17_combout\ $end
$var wire 1 UR \Somador1|Add0~70\ $end
$var wire 1 VR \Somador1|Add0~73_sumout\ $end
$var wire 1 WR \Somador2|Add0~70\ $end
$var wire 1 XR \Somador2|Add0~73_sumout\ $end
$var wire 1 YR \MUX_NEXT_PC|saida_MUX[20]~18_combout\ $end
$var wire 1 ZR \Somador1|Add0~74\ $end
$var wire 1 [R \Somador1|Add0~77_sumout\ $end
$var wire 1 \R \Somador2|Add0~74\ $end
$var wire 1 ]R \Somador2|Add0~77_sumout\ $end
$var wire 1 ^R \MUX_NEXT_PC|saida_MUX[21]~19_combout\ $end
$var wire 1 _R \Somador1|Add0~78\ $end
$var wire 1 `R \Somador1|Add0~81_sumout\ $end
$var wire 1 aR \Somador2|Add0~78\ $end
$var wire 1 bR \Somador2|Add0~81_sumout\ $end
$var wire 1 cR \MUX_NEXT_PC|saida_MUX[22]~20_combout\ $end
$var wire 1 dR \Somador1|Add0~82\ $end
$var wire 1 eR \Somador1|Add0~85_sumout\ $end
$var wire 1 fR \Somador2|Add0~82\ $end
$var wire 1 gR \Somador2|Add0~85_sumout\ $end
$var wire 1 hR \MUX_NEXT_PC|saida_MUX[23]~21_combout\ $end
$var wire 1 iR \Somador1|Add0~86\ $end
$var wire 1 jR \Somador1|Add0~89_sumout\ $end
$var wire 1 kR \Somador2|Add0~86\ $end
$var wire 1 lR \Somador2|Add0~89_sumout\ $end
$var wire 1 mR \MUX_NEXT_PC|saida_MUX[24]~22_combout\ $end
$var wire 1 nR \Somador1|Add0~90\ $end
$var wire 1 oR \Somador1|Add0~93_sumout\ $end
$var wire 1 pR \Somador2|Add0~90\ $end
$var wire 1 qR \Somador2|Add0~93_sumout\ $end
$var wire 1 rR \MUX_NEXT_PC|saida_MUX[25]~23_combout\ $end
$var wire 1 sR \Somador1|Add0~94\ $end
$var wire 1 tR \Somador1|Add0~97_sumout\ $end
$var wire 1 uR \Somador2|Add0~94\ $end
$var wire 1 vR \Somador2|Add0~97_sumout\ $end
$var wire 1 wR \MUX_NEXT_PC|saida_MUX[26]~24_combout\ $end
$var wire 1 xR \Somador1|Add0~98\ $end
$var wire 1 yR \Somador1|Add0~101_sumout\ $end
$var wire 1 zR \Somador2|Add0~98\ $end
$var wire 1 {R \Somador2|Add0~101_sumout\ $end
$var wire 1 |R \MUX_NEXT_PC|saida_MUX[27]~25_combout\ $end
$var wire 1 }R \Somador1|Add0~102\ $end
$var wire 1 ~R \Somador1|Add0~105_sumout\ $end
$var wire 1 !S \Somador2|Add0~102\ $end
$var wire 1 "S \Somador2|Add0~105_sumout\ $end
$var wire 1 #S \MUX_NEXT_PC|saida_MUX[28]~30_combout\ $end
$var wire 1 $S \MUX_NEXT_PC|saida_MUX[28]~26_combout\ $end
$var wire 1 %S \Somador1|Add0~106\ $end
$var wire 1 &S \Somador1|Add0~109_sumout\ $end
$var wire 1 'S \Somador2|Add0~106\ $end
$var wire 1 (S \Somador2|Add0~109_sumout\ $end
$var wire 1 )S \MUX_NEXT_PC|saida_MUX[29]~31_combout\ $end
$var wire 1 *S \MUX_NEXT_PC|saida_MUX[29]~27_combout\ $end
$var wire 1 +S \Somador1|Add0~110\ $end
$var wire 1 ,S \Somador1|Add0~113_sumout\ $end
$var wire 1 -S \Somador2|Add0~110\ $end
$var wire 1 .S \Somador2|Add0~113_sumout\ $end
$var wire 1 /S \MUX_NEXT_PC|saida_MUX[30]~32_combout\ $end
$var wire 1 0S \MUX_NEXT_PC|saida_MUX[30]~28_combout\ $end
$var wire 1 1S \Somador1|Add0~114\ $end
$var wire 1 2S \Somador1|Add0~117_sumout\ $end
$var wire 1 3S \Somador2|Add0~114\ $end
$var wire 1 4S \Somador2|Add0~117_sumout\ $end
$var wire 1 5S \MUX_NEXT_PC|saida_MUX[31]~33_combout\ $end
$var wire 1 6S \MUX_NEXT_PC|saida_MUX[31]~29_combout\ $end
$var wire 1 7S \PC_REG|DOUT\ [31] $end
$var wire 1 8S \PC_REG|DOUT\ [30] $end
$var wire 1 9S \PC_REG|DOUT\ [29] $end
$var wire 1 :S \PC_REG|DOUT\ [28] $end
$var wire 1 ;S \PC_REG|DOUT\ [27] $end
$var wire 1 <S \PC_REG|DOUT\ [26] $end
$var wire 1 =S \PC_REG|DOUT\ [25] $end
$var wire 1 >S \PC_REG|DOUT\ [24] $end
$var wire 1 ?S \PC_REG|DOUT\ [23] $end
$var wire 1 @S \PC_REG|DOUT\ [22] $end
$var wire 1 AS \PC_REG|DOUT\ [21] $end
$var wire 1 BS \PC_REG|DOUT\ [20] $end
$var wire 1 CS \PC_REG|DOUT\ [19] $end
$var wire 1 DS \PC_REG|DOUT\ [18] $end
$var wire 1 ES \PC_REG|DOUT\ [17] $end
$var wire 1 FS \PC_REG|DOUT\ [16] $end
$var wire 1 GS \PC_REG|DOUT\ [15] $end
$var wire 1 HS \PC_REG|DOUT\ [14] $end
$var wire 1 IS \PC_REG|DOUT\ [13] $end
$var wire 1 JS \PC_REG|DOUT\ [12] $end
$var wire 1 KS \PC_REG|DOUT\ [11] $end
$var wire 1 LS \PC_REG|DOUT\ [10] $end
$var wire 1 MS \PC_REG|DOUT\ [9] $end
$var wire 1 NS \PC_REG|DOUT\ [8] $end
$var wire 1 OS \PC_REG|DOUT\ [7] $end
$var wire 1 PS \PC_REG|DOUT\ [6] $end
$var wire 1 QS \PC_REG|DOUT\ [5] $end
$var wire 1 RS \PC_REG|DOUT\ [4] $end
$var wire 1 SS \PC_REG|DOUT\ [3] $end
$var wire 1 TS \PC_REG|DOUT\ [2] $end
$var wire 1 US \PC_REG|DOUT\ [1] $end
$var wire 1 VS \PC_REG|DOUT\ [0] $end
$var wire 1 WS \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 XS \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 YS \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 ZS \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 [S \RAM1|ALT_INV_memRAM~2885_combout\ $end
$var wire 1 \S \RAM1|ALT_INV_memRAM~2883_combout\ $end
$var wire 1 ]S \RAM1|ALT_INV_memRAM~2881_combout\ $end
$var wire 1 ^S \RAM1|ALT_INV_memRAM~2879_combout\ $end
$var wire 1 _S \RAM1|ALT_INV_memRAM~2877_combout\ $end
$var wire 1 `S \RAM1|ALT_INV_memRAM~2875_combout\ $end
$var wire 1 aS \RAM1|ALT_INV_memRAM~2873_combout\ $end
$var wire 1 bS \RAM1|ALT_INV_memRAM~2871_combout\ $end
$var wire 1 cS \RAM1|ALT_INV_memRAM~2869_combout\ $end
$var wire 1 dS \RAM1|ALT_INV_memRAM~2867_combout\ $end
$var wire 1 eS \RAM1|ALT_INV_memRAM~2865_combout\ $end
$var wire 1 fS \RAM1|ALT_INV_memRAM~2863_combout\ $end
$var wire 1 gS \RAM1|ALT_INV_memRAM~2861_combout\ $end
$var wire 1 hS \RAM1|ALT_INV_memRAM~2859_combout\ $end
$var wire 1 iS \RAM1|ALT_INV_memRAM~2857_combout\ $end
$var wire 1 jS \RAM1|ALT_INV_memRAM~2855_combout\ $end
$var wire 1 kS \RAM1|ALT_INV_memRAM~2853_combout\ $end
$var wire 1 lS \RAM1|ALT_INV_memRAM~2851_combout\ $end
$var wire 1 mS \RAM1|ALT_INV_memRAM~2849_combout\ $end
$var wire 1 nS \RAM1|ALT_INV_memRAM~2847_combout\ $end
$var wire 1 oS \RAM1|ALT_INV_memRAM~2845_combout\ $end
$var wire 1 pS \RAM1|ALT_INV_memRAM~2843_combout\ $end
$var wire 1 qS \RAM1|ALT_INV_memRAM~2841_combout\ $end
$var wire 1 rS \RAM1|ALT_INV_memRAM~2839_combout\ $end
$var wire 1 sS \RAM1|ALT_INV_memRAM~2837_combout\ $end
$var wire 1 tS \RAM1|ALT_INV_memRAM~2835_combout\ $end
$var wire 1 uS \RAM1|ALT_INV_memRAM~2833_combout\ $end
$var wire 1 vS \RAM1|ALT_INV_memRAM~2831_combout\ $end
$var wire 1 wS \RAM1|ALT_INV_memRAM~2829_combout\ $end
$var wire 1 xS \RAM1|ALT_INV_memRAM~2827_combout\ $end
$var wire 1 yS \RAM1|ALT_INV_memRAM~2825_combout\ $end
$var wire 1 zS \RAM1|ALT_INV_memRAM~2823_combout\ $end
$var wire 1 {S \RAM1|ALT_INV_memRAM~2821_combout\ $end
$var wire 1 |S \RAM1|ALT_INV_memRAM~2819_combout\ $end
$var wire 1 }S \RAM1|ALT_INV_memRAM~2817_combout\ $end
$var wire 1 ~S \RAM1|ALT_INV_memRAM~2815_combout\ $end
$var wire 1 !T \RAM1|ALT_INV_memRAM~2813_combout\ $end
$var wire 1 "T \RAM1|ALT_INV_memRAM~2811_combout\ $end
$var wire 1 #T \RAM1|ALT_INV_memRAM~2809_combout\ $end
$var wire 1 $T \RAM1|ALT_INV_memRAM~2807_combout\ $end
$var wire 1 %T \RAM1|ALT_INV_memRAM~2805_combout\ $end
$var wire 1 &T \RAM1|ALT_INV_memRAM~2803_combout\ $end
$var wire 1 'T \RAM1|ALT_INV_memRAM~2801_combout\ $end
$var wire 1 (T \RAM1|ALT_INV_memRAM~2799_combout\ $end
$var wire 1 )T \RAM1|ALT_INV_memRAM~2797_combout\ $end
$var wire 1 *T \RAM1|ALT_INV_memRAM~2795_combout\ $end
$var wire 1 +T \RAM1|ALT_INV_memRAM~2793_combout\ $end
$var wire 1 ,T \RAM1|ALT_INV_memRAM~2791_combout\ $end
$var wire 1 -T \RAM1|ALT_INV_memRAM~2789_combout\ $end
$var wire 1 .T \RAM1|ALT_INV_memRAM~2787_combout\ $end
$var wire 1 /T \RAM1|ALT_INV_memRAM~2785_combout\ $end
$var wire 1 0T \RAM1|ALT_INV_memRAM~2783_combout\ $end
$var wire 1 1T \RAM1|ALT_INV_memRAM~2781_combout\ $end
$var wire 1 2T \RAM1|ALT_INV_memRAM~2779_combout\ $end
$var wire 1 3T \RAM1|ALT_INV_memRAM~2777_combout\ $end
$var wire 1 4T \RAM1|ALT_INV_memRAM~2775_combout\ $end
$var wire 1 5T \RAM1|ALT_INV_memRAM~2773_combout\ $end
$var wire 1 6T \RAM1|ALT_INV_memRAM~2771_combout\ $end
$var wire 1 7T \RAM1|ALT_INV_memRAM~2769_combout\ $end
$var wire 1 8T \RAM1|ALT_INV_memRAM~2767_combout\ $end
$var wire 1 9T \RAM1|ALT_INV_memRAM~2765_combout\ $end
$var wire 1 :T \RAM1|ALT_INV_memRAM~2763_combout\ $end
$var wire 1 ;T \RAM1|ALT_INV_memRAM~2761_combout\ $end
$var wire 1 <T \RAM1|ALT_INV_memRAM~2759_combout\ $end
$var wire 1 =T \decoderInstru1|ALT_INV_Equal8~0_combout\ $end
$var wire 1 >T \ROM1|ALT_INV_memROM~28_combout\ $end
$var wire 1 ?T \ROM1|ALT_INV_memROM~27_combout\ $end
$var wire 1 @T \ROM1|ALT_INV_memROM~26_combout\ $end
$var wire 1 AT \MUX_ULA_MEM|ALT_INV_saida_MUX[31]~35_combout\ $end
$var wire 1 BT \RAM1|ALT_INV_memRAM~2758_combout\ $end
$var wire 1 CT \RAM1|ALT_INV_memRAM~2757_combout\ $end
$var wire 1 DT \RAM1|ALT_INV_memRAM~2756_combout\ $end
$var wire 1 ET \RAM1|ALT_INV_memRAM~2086_q\ $end
$var wire 1 FT \RAM1|ALT_INV_memRAM~1958_q\ $end
$var wire 1 GT \RAM1|ALT_INV_memRAM~1830_q\ $end
$var wire 1 HT \RAM1|ALT_INV_memRAM~1702_q\ $end
$var wire 1 IT \RAM1|ALT_INV_memRAM~2755_combout\ $end
$var wire 1 JT \RAM1|ALT_INV_memRAM~1574_q\ $end
$var wire 1 KT \RAM1|ALT_INV_memRAM~1446_q\ $end
$var wire 1 LT \RAM1|ALT_INV_memRAM~1318_q\ $end
$var wire 1 MT \RAM1|ALT_INV_memRAM~1190_q\ $end
$var wire 1 NT \RAM1|ALT_INV_memRAM~2754_combout\ $end
$var wire 1 OT \RAM1|ALT_INV_memRAM~1062_q\ $end
$var wire 1 PT \RAM1|ALT_INV_memRAM~934_q\ $end
$var wire 1 QT \RAM1|ALT_INV_memRAM~806_q\ $end
$var wire 1 RT \RAM1|ALT_INV_memRAM~678_q\ $end
$var wire 1 ST \RAM1|ALT_INV_memRAM~2753_combout\ $end
$var wire 1 TT \RAM1|ALT_INV_memRAM~550_q\ $end
$var wire 1 UT \RAM1|ALT_INV_memRAM~422_q\ $end
$var wire 1 VT \RAM1|ALT_INV_memRAM~294_q\ $end
$var wire 1 WT \RAM1|ALT_INV_memRAM~166_q\ $end
$var wire 1 XT \RAM1|ALT_INV_memRAM~2752_combout\ $end
$var wire 1 YT \RAM1|ALT_INV_memRAM~2751_combout\ $end
$var wire 1 ZT \RAM1|ALT_INV_memRAM~2054_q\ $end
$var wire 1 [T \RAM1|ALT_INV_memRAM~1542_q\ $end
$var wire 1 \T \RAM1|ALT_INV_memRAM~1030_q\ $end
$var wire 1 ]T \RAM1|ALT_INV_memRAM~518_q\ $end
$var wire 1 ^T \RAM1|ALT_INV_memRAM~2750_combout\ $end
$var wire 1 _T \RAM1|ALT_INV_memRAM~1926_q\ $end
$var wire 1 `T \RAM1|ALT_INV_memRAM~1414_q\ $end
$var wire 1 aT \RAM1|ALT_INV_memRAM~902_q\ $end
$var wire 1 bT \RAM1|ALT_INV_memRAM~390_q\ $end
$var wire 1 cT \RAM1|ALT_INV_memRAM~2749_combout\ $end
$var wire 1 dT \RAM1|ALT_INV_memRAM~1798_q\ $end
$var wire 1 eT \RAM1|ALT_INV_memRAM~1286_q\ $end
$var wire 1 fT \RAM1|ALT_INV_memRAM~774_q\ $end
$var wire 1 gT \RAM1|ALT_INV_memRAM~262_q\ $end
$var wire 1 hT \RAM1|ALT_INV_memRAM~2748_combout\ $end
$var wire 1 iT \RAM1|ALT_INV_memRAM~1670_q\ $end
$var wire 1 jT \RAM1|ALT_INV_memRAM~1158_q\ $end
$var wire 1 kT \RAM1|ALT_INV_memRAM~646_q\ $end
$var wire 1 lT \RAM1|ALT_INV_memRAM~134_q\ $end
$var wire 1 mT \RAM1|ALT_INV_memRAM~2747_combout\ $end
$var wire 1 nT \RAM1|ALT_INV_memRAM~2746_combout\ $end
$var wire 1 oT \RAM1|ALT_INV_memRAM~2022_q\ $end
$var wire 1 pT \RAM1|ALT_INV_memRAM~1510_q\ $end
$var wire 1 qT \RAM1|ALT_INV_memRAM~998_q\ $end
$var wire 1 rT \RAM1|ALT_INV_memRAM~486_q\ $end
$var wire 1 sT \RAM1|ALT_INV_memRAM~2745_combout\ $end
$var wire 1 tT \RAM1|ALT_INV_memRAM~1894_q\ $end
$var wire 1 uT \RAM1|ALT_INV_memRAM~1382_q\ $end
$var wire 1 vT \RAM1|ALT_INV_memRAM~870_q\ $end
$var wire 1 wT \RAM1|ALT_INV_memRAM~358_q\ $end
$var wire 1 xT \RAM1|ALT_INV_memRAM~2744_combout\ $end
$var wire 1 yT \RAM1|ALT_INV_memRAM~1766_q\ $end
$var wire 1 zT \RAM1|ALT_INV_memRAM~1254_q\ $end
$var wire 1 {T \RAM1|ALT_INV_memRAM~742_q\ $end
$var wire 1 |T \RAM1|ALT_INV_memRAM~230_q\ $end
$var wire 1 }T \RAM1|ALT_INV_memRAM~2743_combout\ $end
$var wire 1 ~T \RAM1|ALT_INV_memRAM~1638_q\ $end
$var wire 1 !U \RAM1|ALT_INV_memRAM~1126_q\ $end
$var wire 1 "U \RAM1|ALT_INV_memRAM~614_q\ $end
$var wire 1 #U \RAM1|ALT_INV_memRAM~102_q\ $end
$var wire 1 $U \RAM1|ALT_INV_memRAM~2742_combout\ $end
$var wire 1 %U \RAM1|ALT_INV_memRAM~2741_combout\ $end
$var wire 1 &U \RAM1|ALT_INV_memRAM~1990_q\ $end
$var wire 1 'U \RAM1|ALT_INV_memRAM~1478_q\ $end
$var wire 1 (U \RAM1|ALT_INV_memRAM~966_q\ $end
$var wire 1 )U \RAM1|ALT_INV_memRAM~454_q\ $end
$var wire 1 *U \RAM1|ALT_INV_memRAM~2740_combout\ $end
$var wire 1 +U \RAM1|ALT_INV_memRAM~1862_q\ $end
$var wire 1 ,U \RAM1|ALT_INV_memRAM~1350_q\ $end
$var wire 1 -U \RAM1|ALT_INV_memRAM~838_q\ $end
$var wire 1 .U \RAM1|ALT_INV_memRAM~326_q\ $end
$var wire 1 /U \RAM1|ALT_INV_memRAM~2739_combout\ $end
$var wire 1 0U \RAM1|ALT_INV_memRAM~1734_q\ $end
$var wire 1 1U \RAM1|ALT_INV_memRAM~1222_q\ $end
$var wire 1 2U \RAM1|ALT_INV_memRAM~710_q\ $end
$var wire 1 3U \RAM1|ALT_INV_memRAM~198_q\ $end
$var wire 1 4U \RAM1|ALT_INV_memRAM~2738_combout\ $end
$var wire 1 5U \RAM1|ALT_INV_memRAM~1606_q\ $end
$var wire 1 6U \RAM1|ALT_INV_memRAM~1094_q\ $end
$var wire 1 7U \RAM1|ALT_INV_memRAM~582_q\ $end
$var wire 1 8U \RAM1|ALT_INV_memRAM~70_q\ $end
$var wire 1 9U \RAM1|ALT_INV_memRAM~2737_combout\ $end
$var wire 1 :U \RAM1|ALT_INV_memRAM~2736_combout\ $end
$var wire 1 ;U \RAM1|ALT_INV_memRAM~2735_combout\ $end
$var wire 1 <U \RAM1|ALT_INV_memRAM~2085_q\ $end
$var wire 1 =U \RAM1|ALT_INV_memRAM~1957_q\ $end
$var wire 1 >U \RAM1|ALT_INV_memRAM~1829_q\ $end
$var wire 1 ?U \RAM1|ALT_INV_memRAM~1701_q\ $end
$var wire 1 @U \Somador1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 AU \Somador2|ALT_INV_Add0~105_sumout\ $end
$var wire 1 BU \Somador1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 CU \Somador2|ALT_INV_Add0~101_sumout\ $end
$var wire 1 DU \Somador1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 EU \Somador2|ALT_INV_Add0~97_sumout\ $end
$var wire 1 FU \Somador1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 GU \Somador2|ALT_INV_Add0~93_sumout\ $end
$var wire 1 HU \Somador1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 IU \Somador2|ALT_INV_Add0~89_sumout\ $end
$var wire 1 JU \Somador1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 KU \Somador2|ALT_INV_Add0~85_sumout\ $end
$var wire 1 LU \Somador1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 MU \Somador2|ALT_INV_Add0~81_sumout\ $end
$var wire 1 NU \Somador1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 OU \Somador2|ALT_INV_Add0~77_sumout\ $end
$var wire 1 PU \Somador1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 QU \Somador2|ALT_INV_Add0~73_sumout\ $end
$var wire 1 RU \Somador1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 SU \Somador2|ALT_INV_Add0~69_sumout\ $end
$var wire 1 TU \Somador1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 UU \Somador2|ALT_INV_Add0~65_sumout\ $end
$var wire 1 VU \Somador1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 WU \Somador2|ALT_INV_Add0~61_sumout\ $end
$var wire 1 XU \Somador1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 YU \Somador2|ALT_INV_Add0~57_sumout\ $end
$var wire 1 ZU \Somador1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 [U \Somador2|ALT_INV_Add0~53_sumout\ $end
$var wire 1 \U \Somador1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 ]U \Somador2|ALT_INV_Add0~49_sumout\ $end
$var wire 1 ^U \Somador1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 _U \Somador2|ALT_INV_Add0~45_sumout\ $end
$var wire 1 `U \Somador1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 aU \Somador2|ALT_INV_Add0~41_sumout\ $end
$var wire 1 bU \Somador1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 cU \Somador2|ALT_INV_Add0~37_sumout\ $end
$var wire 1 dU \Somador1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 eU \Somador2|ALT_INV_Add0~33_sumout\ $end
$var wire 1 fU \Somador1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 gU \Somador2|ALT_INV_Add0~29_sumout\ $end
$var wire 1 hU \Somador1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 iU \Somador2|ALT_INV_Add0~25_sumout\ $end
$var wire 1 jU \Somador1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 kU \Somador2|ALT_INV_Add0~21_sumout\ $end
$var wire 1 lU \Somador1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 mU \Somador2|ALT_INV_Add0~17_sumout\ $end
$var wire 1 nU \Somador1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 oU \Somador2|ALT_INV_Add0~13_sumout\ $end
$var wire 1 pU \Somador1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 qU \Somador2|ALT_INV_Add0~9_sumout\ $end
$var wire 1 rU \Somador1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 sU \Somador2|ALT_INV_Add0~5_sumout\ $end
$var wire 1 tU \Somador1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 uU \Somador2|ALT_INV_Add0~1_sumout\ $end
$var wire 1 vU \Somador1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 wU \BANCO_REG|ALT_INV_registrador~1066_combout\ $end
$var wire 1 xU \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 yU \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 zU \BANCO_REG|ALT_INV_Equal0~0_combout\ $end
$var wire 1 {U \decoderInstru1|ALT_INV_OUTPUT[4]~2_combout\ $end
$var wire 1 |U \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 }U \BANCO_REG|ALT_INV_registrador~1065_combout\ $end
$var wire 1 ~U \BANCO_REG|ALT_INV_registrador~518_q\ $end
$var wire 1 !V \BANCO_REG|ALT_INV_registrador~486_q\ $end
$var wire 1 "V \BANCO_REG|ALT_INV_registrador~454_q\ $end
$var wire 1 #V \BANCO_REG|ALT_INV_registrador~422_q\ $end
$var wire 1 $V \BANCO_REG|ALT_INV_registrador~1064_combout\ $end
$var wire 1 %V \BANCO_REG|ALT_INV_registrador~390_q\ $end
$var wire 1 &V \BANCO_REG|ALT_INV_registrador~358_q\ $end
$var wire 1 'V \BANCO_REG|ALT_INV_registrador~326_q\ $end
$var wire 1 (V \BANCO_REG|ALT_INV_registrador~294_q\ $end
$var wire 1 )V \BANCO_REG|ALT_INV_registrador~1063_combout\ $end
$var wire 1 *V \BANCO_REG|ALT_INV_registrador~262_q\ $end
$var wire 1 +V \BANCO_REG|ALT_INV_registrador~230_q\ $end
$var wire 1 ,V \BANCO_REG|ALT_INV_registrador~198_q\ $end
$var wire 1 -V \BANCO_REG|ALT_INV_registrador~166_q\ $end
$var wire 1 .V \BANCO_REG|ALT_INV_registrador~1062_combout\ $end
$var wire 1 /V \BANCO_REG|ALT_INV_registrador~134_q\ $end
$var wire 1 0V \BANCO_REG|ALT_INV_registrador~102_q\ $end
$var wire 1 1V \BANCO_REG|ALT_INV_registrador~70_q\ $end
$var wire 1 2V \BANCO_REG|ALT_INV_registrador~38_q\ $end
$var wire 1 3V \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 4V \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 5V \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 6V \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\ $end
$var wire 1 7V \decoderInstru1|ALT_INV_OUTPUT~1_combout\ $end
$var wire 1 8V \decoderFUNCT|ALT_INV_Equal4~0_combout\ $end
$var wire 1 9V \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 :V \decoderInstru1|ALT_INV_OUTPUT~0_combout\ $end
$var wire 1 ;V \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 <V \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 =V \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 >V \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 ?V \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 @V \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 AV \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 BV \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 CV \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 DV \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 EV \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 FV \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 GV \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 HV \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 IV \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 JV \PC_REG|ALT_INV_DOUT\ [31] $end
$var wire 1 KV \PC_REG|ALT_INV_DOUT\ [30] $end
$var wire 1 LV \PC_REG|ALT_INV_DOUT\ [29] $end
$var wire 1 MV \PC_REG|ALT_INV_DOUT\ [28] $end
$var wire 1 NV \PC_REG|ALT_INV_DOUT\ [27] $end
$var wire 1 OV \PC_REG|ALT_INV_DOUT\ [26] $end
$var wire 1 PV \PC_REG|ALT_INV_DOUT\ [25] $end
$var wire 1 QV \PC_REG|ALT_INV_DOUT\ [24] $end
$var wire 1 RV \PC_REG|ALT_INV_DOUT\ [23] $end
$var wire 1 SV \PC_REG|ALT_INV_DOUT\ [22] $end
$var wire 1 TV \PC_REG|ALT_INV_DOUT\ [21] $end
$var wire 1 UV \PC_REG|ALT_INV_DOUT\ [20] $end
$var wire 1 VV \PC_REG|ALT_INV_DOUT\ [19] $end
$var wire 1 WV \PC_REG|ALT_INV_DOUT\ [18] $end
$var wire 1 XV \PC_REG|ALT_INV_DOUT\ [17] $end
$var wire 1 YV \PC_REG|ALT_INV_DOUT\ [16] $end
$var wire 1 ZV \PC_REG|ALT_INV_DOUT\ [15] $end
$var wire 1 [V \PC_REG|ALT_INV_DOUT\ [14] $end
$var wire 1 \V \PC_REG|ALT_INV_DOUT\ [13] $end
$var wire 1 ]V \PC_REG|ALT_INV_DOUT\ [12] $end
$var wire 1 ^V \PC_REG|ALT_INV_DOUT\ [11] $end
$var wire 1 _V \PC_REG|ALT_INV_DOUT\ [10] $end
$var wire 1 `V \PC_REG|ALT_INV_DOUT\ [9] $end
$var wire 1 aV \PC_REG|ALT_INV_DOUT\ [8] $end
$var wire 1 bV \PC_REG|ALT_INV_DOUT\ [7] $end
$var wire 1 cV \PC_REG|ALT_INV_DOUT\ [6] $end
$var wire 1 dV \PC_REG|ALT_INV_DOUT\ [5] $end
$var wire 1 eV \PC_REG|ALT_INV_DOUT\ [4] $end
$var wire 1 fV \PC_REG|ALT_INV_DOUT\ [3] $end
$var wire 1 gV \PC_REG|ALT_INV_DOUT\ [2] $end
$var wire 1 hV \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 iV \BANCO_REG|ALT_INV_saidaA[0]~109_combout\ $end
$var wire 1 jV \BANCO_REG|ALT_INV_saidaA[1]~105_combout\ $end
$var wire 1 kV \BANCO_REG|ALT_INV_saidaA[2]~101_combout\ $end
$var wire 1 lV \BANCO_REG|ALT_INV_saidaA[5]~97_combout\ $end
$var wire 1 mV \BANCO_REG|ALT_INV_saidaA[6]~93_combout\ $end
$var wire 1 nV \BANCO_REG|ALT_INV_saidaA[7]~89_combout\ $end
$var wire 1 oV \BANCO_REG|ALT_INV_saidaA[10]~85_combout\ $end
$var wire 1 pV \BANCO_REG|ALT_INV_saidaA[11]~81_combout\ $end
$var wire 1 qV \BANCO_REG|ALT_INV_saidaA[12]~77_combout\ $end
$var wire 1 rV \BANCO_REG|ALT_INV_saidaA[13]~73_combout\ $end
$var wire 1 sV \BANCO_REG|ALT_INV_saidaA[15]~69_combout\ $end
$var wire 1 tV \BANCO_REG|ALT_INV_saidaA[16]~65_combout\ $end
$var wire 1 uV \BANCO_REG|ALT_INV_saidaA[17]~61_combout\ $end
$var wire 1 vV \BANCO_REG|ALT_INV_saidaA[18]~57_combout\ $end
$var wire 1 wV \BANCO_REG|ALT_INV_saidaA[19]~53_combout\ $end
$var wire 1 xV \BANCO_REG|ALT_INV_saidaA[20]~49_combout\ $end
$var wire 1 yV \BANCO_REG|ALT_INV_saidaA[21]~45_combout\ $end
$var wire 1 zV \BANCO_REG|ALT_INV_saidaA[22]~41_combout\ $end
$var wire 1 {V \BANCO_REG|ALT_INV_saidaA[23]~37_combout\ $end
$var wire 1 |V \BANCO_REG|ALT_INV_saidaA[24]~33_combout\ $end
$var wire 1 }V \BANCO_REG|ALT_INV_saidaA[25]~29_combout\ $end
$var wire 1 ~V \BANCO_REG|ALT_INV_saidaA[26]~25_combout\ $end
$var wire 1 !W \BANCO_REG|ALT_INV_saidaA[27]~21_combout\ $end
$var wire 1 "W \BANCO_REG|ALT_INV_saidaA[28]~17_combout\ $end
$var wire 1 #W \BANCO_REG|ALT_INV_saidaA[29]~13_combout\ $end
$var wire 1 $W \BANCO_REG|ALT_INV_saidaA[30]~9_combout\ $end
$var wire 1 %W \BANCO_REG|ALT_INV_saidaA[31]~5_combout\ $end
$var wire 1 &W \BANCO_REG|ALT_INV_saidaB[31]~31_combout\ $end
$var wire 1 'W \Somador2|ALT_INV_Add0~117_sumout\ $end
$var wire 1 (W \Somador1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 )W \Somador2|ALT_INV_Add0~113_sumout\ $end
$var wire 1 *W \Somador1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 +W \Somador2|ALT_INV_Add0~109_sumout\ $end
$var wire 1 ,W \BANCO_REG|ALT_INV_registrador~299_q\ $end
$var wire 1 -W \BANCO_REG|ALT_INV_registrador~1110_combout\ $end
$var wire 1 .W \BANCO_REG|ALT_INV_registrador~267_q\ $end
$var wire 1 /W \BANCO_REG|ALT_INV_registrador~235_q\ $end
$var wire 1 0W \BANCO_REG|ALT_INV_registrador~139_q\ $end
$var wire 1 1W \BANCO_REG|ALT_INV_registrador~107_q\ $end
$var wire 1 2W \BANCO_REG|ALT_INV_registrador~1109_combout\ $end
$var wire 1 3W \BANCO_REG|ALT_INV_registrador~203_q\ $end
$var wire 1 4W \BANCO_REG|ALT_INV_registrador~171_q\ $end
$var wire 1 5W \BANCO_REG|ALT_INV_registrador~75_q\ $end
$var wire 1 6W \BANCO_REG|ALT_INV_registrador~43_q\ $end
$var wire 1 7W \ULA1|ULA5|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 8W \ULA1|ULA5|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 9W \ULA1|ULA5|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 :W \BANCO_REG|ALT_INV_registrador~1108_combout\ $end
$var wire 1 ;W \BANCO_REG|ALT_INV_registrador~1107_combout\ $end
$var wire 1 <W \BANCO_REG|ALT_INV_registrador~1106_combout\ $end
$var wire 1 =W \BANCO_REG|ALT_INV_registrador~1105_combout\ $end
$var wire 1 >W \BANCO_REG|ALT_INV_registrador~1104_combout\ $end
$var wire 1 ?W \BANCO_REG|ALT_INV_registrador~1103_combout\ $end
$var wire 1 @W \BANCO_REG|ALT_INV_registrador~1102_combout\ $end
$var wire 1 AW \BANCO_REG|ALT_INV_registrador~522_q\ $end
$var wire 1 BW \BANCO_REG|ALT_INV_registrador~490_q\ $end
$var wire 1 CW \BANCO_REG|ALT_INV_registrador~458_q\ $end
$var wire 1 DW \BANCO_REG|ALT_INV_registrador~426_q\ $end
$var wire 1 EW \BANCO_REG|ALT_INV_registrador~1101_combout\ $end
$var wire 1 FW \BANCO_REG|ALT_INV_registrador~394_q\ $end
$var wire 1 GW \BANCO_REG|ALT_INV_registrador~362_q\ $end
$var wire 1 HW \BANCO_REG|ALT_INV_registrador~330_q\ $end
$var wire 1 IW \BANCO_REG|ALT_INV_registrador~298_q\ $end
$var wire 1 JW \BANCO_REG|ALT_INV_registrador~1100_combout\ $end
$var wire 1 KW \BANCO_REG|ALT_INV_registrador~266_q\ $end
$var wire 1 LW \BANCO_REG|ALT_INV_registrador~234_q\ $end
$var wire 1 MW \BANCO_REG|ALT_INV_registrador~202_q\ $end
$var wire 1 NW \BANCO_REG|ALT_INV_registrador~170_q\ $end
$var wire 1 OW \BANCO_REG|ALT_INV_registrador~1099_combout\ $end
$var wire 1 PW \BANCO_REG|ALT_INV_registrador~138_q\ $end
$var wire 1 QW \BANCO_REG|ALT_INV_registrador~106_q\ $end
$var wire 1 RW \BANCO_REG|ALT_INV_registrador~74_q\ $end
$var wire 1 SW \BANCO_REG|ALT_INV_registrador~42_q\ $end
$var wire 1 TW \ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 UW \BANCO_REG|ALT_INV_registrador~1098_combout\ $end
$var wire 1 VW \BANCO_REG|ALT_INV_registrador~1097_combout\ $end
$var wire 1 WW \BANCO_REG|ALT_INV_registrador~1096_combout\ $end
$var wire 1 XW \BANCO_REG|ALT_INV_registrador~1095_combout\ $end
$var wire 1 YW \BANCO_REG|ALT_INV_registrador~1094_combout\ $end
$var wire 1 ZW \BANCO_REG|ALT_INV_saidaA[3]~0_combout\ $end
$var wire 1 [W \BANCO_REG|ALT_INV_registrador~1093_combout\ $end
$var wire 1 \W \BANCO_REG|ALT_INV_registrador~1092_combout\ $end
$var wire 1 ]W \BANCO_REG|ALT_INV_registrador~521_q\ $end
$var wire 1 ^W \BANCO_REG|ALT_INV_registrador~393_q\ $end
$var wire 1 _W \BANCO_REG|ALT_INV_registrador~457_q\ $end
$var wire 1 `W \BANCO_REG|ALT_INV_registrador~329_q\ $end
$var wire 1 aW \BANCO_REG|ALT_INV_registrador~1091_combout\ $end
$var wire 1 bW \BANCO_REG|ALT_INV_registrador~489_q\ $end
$var wire 1 cW \BANCO_REG|ALT_INV_registrador~361_q\ $end
$var wire 1 dW \BANCO_REG|ALT_INV_registrador~425_q\ $end
$var wire 1 eW \BANCO_REG|ALT_INV_registrador~297_q\ $end
$var wire 1 fW \BANCO_REG|ALT_INV_registrador~1090_combout\ $end
$var wire 1 gW \BANCO_REG|ALT_INV_registrador~265_q\ $end
$var wire 1 hW \BANCO_REG|ALT_INV_registrador~137_q\ $end
$var wire 1 iW \BANCO_REG|ALT_INV_registrador~201_q\ $end
$var wire 1 jW \BANCO_REG|ALT_INV_registrador~73_q\ $end
$var wire 1 kW \BANCO_REG|ALT_INV_registrador~1089_combout\ $end
$var wire 1 lW \BANCO_REG|ALT_INV_registrador~233_q\ $end
$var wire 1 mW \BANCO_REG|ALT_INV_registrador~105_q\ $end
$var wire 1 nW \BANCO_REG|ALT_INV_registrador~169_q\ $end
$var wire 1 oW \BANCO_REG|ALT_INV_registrador~41_q\ $end
$var wire 1 pW \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 qW \BANCO_REG|ALT_INV_registrador~1088_combout\ $end
$var wire 1 rW \BANCO_REG|ALT_INV_registrador~1087_combout\ $end
$var wire 1 sW \BANCO_REG|ALT_INV_registrador~1086_combout\ $end
$var wire 1 tW \BANCO_REG|ALT_INV_registrador~1085_combout\ $end
$var wire 1 uW \BANCO_REG|ALT_INV_registrador~1084_combout\ $end
$var wire 1 vW \BANCO_REG|ALT_INV_registrador~1083_combout\ $end
$var wire 1 wW \BANCO_REG|ALT_INV_registrador~520_q\ $end
$var wire 1 xW \BANCO_REG|ALT_INV_registrador~488_q\ $end
$var wire 1 yW \BANCO_REG|ALT_INV_registrador~392_q\ $end
$var wire 1 zW \BANCO_REG|ALT_INV_registrador~360_q\ $end
$var wire 1 {W \BANCO_REG|ALT_INV_registrador~1082_combout\ $end
$var wire 1 |W \BANCO_REG|ALT_INV_registrador~456_q\ $end
$var wire 1 }W \BANCO_REG|ALT_INV_registrador~424_q\ $end
$var wire 1 ~W \BANCO_REG|ALT_INV_registrador~328_q\ $end
$var wire 1 !X \BANCO_REG|ALT_INV_registrador~296_q\ $end
$var wire 1 "X \BANCO_REG|ALT_INV_registrador~1081_combout\ $end
$var wire 1 #X \BANCO_REG|ALT_INV_registrador~264_q\ $end
$var wire 1 $X \BANCO_REG|ALT_INV_registrador~232_q\ $end
$var wire 1 %X \BANCO_REG|ALT_INV_registrador~136_q\ $end
$var wire 1 &X \BANCO_REG|ALT_INV_registrador~104_q\ $end
$var wire 1 'X \BANCO_REG|ALT_INV_registrador~1080_combout\ $end
$var wire 1 (X \BANCO_REG|ALT_INV_registrador~200_q\ $end
$var wire 1 )X \BANCO_REG|ALT_INV_registrador~168_q\ $end
$var wire 1 *X \BANCO_REG|ALT_INV_registrador~72_q\ $end
$var wire 1 +X \BANCO_REG|ALT_INV_registrador~40_q\ $end
$var wire 1 ,X \ULA1|ULA2|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 -X \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 .X \BANCO_REG|ALT_INV_registrador~1079_combout\ $end
$var wire 1 /X \BANCO_REG|ALT_INV_registrador~1078_combout\ $end
$var wire 1 0X \BANCO_REG|ALT_INV_registrador~1077_combout\ $end
$var wire 1 1X \BANCO_REG|ALT_INV_registrador~1076_combout\ $end
$var wire 1 2X \BANCO_REG|ALT_INV_registrador~1075_combout\ $end
$var wire 1 3X \BANCO_REG|ALT_INV_registrador~1074_combout\ $end
$var wire 1 4X \BANCO_REG|ALT_INV_registrador~519_q\ $end
$var wire 1 5X \BANCO_REG|ALT_INV_registrador~487_q\ $end
$var wire 1 6X \BANCO_REG|ALT_INV_registrador~455_q\ $end
$var wire 1 7X \BANCO_REG|ALT_INV_registrador~423_q\ $end
$var wire 1 8X \BANCO_REG|ALT_INV_registrador~1073_combout\ $end
$var wire 1 9X \BANCO_REG|ALT_INV_registrador~391_q\ $end
$var wire 1 :X \BANCO_REG|ALT_INV_registrador~359_q\ $end
$var wire 1 ;X \BANCO_REG|ALT_INV_registrador~327_q\ $end
$var wire 1 <X \BANCO_REG|ALT_INV_registrador~295_q\ $end
$var wire 1 =X \BANCO_REG|ALT_INV_registrador~1072_combout\ $end
$var wire 1 >X \BANCO_REG|ALT_INV_registrador~263_q\ $end
$var wire 1 ?X \BANCO_REG|ALT_INV_registrador~231_q\ $end
$var wire 1 @X \BANCO_REG|ALT_INV_registrador~199_q\ $end
$var wire 1 AX \BANCO_REG|ALT_INV_registrador~167_q\ $end
$var wire 1 BX \BANCO_REG|ALT_INV_registrador~1071_combout\ $end
$var wire 1 CX \BANCO_REG|ALT_INV_registrador~135_q\ $end
$var wire 1 DX \BANCO_REG|ALT_INV_registrador~103_q\ $end
$var wire 1 EX \BANCO_REG|ALT_INV_registrador~71_q\ $end
$var wire 1 FX \BANCO_REG|ALT_INV_registrador~39_q\ $end
$var wire 1 GX \ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 HX \BANCO_REG|ALT_INV_registrador~1070_combout\ $end
$var wire 1 IX \ROM1|ALT_INV_memROM~23_combout\ $end
$var wire 1 JX \BANCO_REG|ALT_INV_registrador~1069_combout\ $end
$var wire 1 KX \BANCO_REG|ALT_INV_registrador~1068_combout\ $end
$var wire 1 LX \BANCO_REG|ALT_INV_registrador~1067_combout\ $end
$var wire 1 MX \BANCO_REG|ALT_INV_registrador~48_q\ $end
$var wire 1 NX \ULA1|ULA10|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 OX \ULA1|ULA10|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 PX \ULA1|ULA10|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 QX \BANCO_REG|ALT_INV_saidaB[9]~0_combout\ $end
$var wire 1 RX \BANCO_REG|ALT_INV_registrador~1155_combout\ $end
$var wire 1 SX \BANCO_REG|ALT_INV_registrador~1154_combout\ $end
$var wire 1 TX \BANCO_REG|ALT_INV_registrador~1153_combout\ $end
$var wire 1 UX \BANCO_REG|ALT_INV_registrador~1152_combout\ $end
$var wire 1 VX \BANCO_REG|ALT_INV_registrador~1151_combout\ $end
$var wire 1 WX \BANCO_REG|ALT_INV_registrador~1150_combout\ $end
$var wire 1 XX \BANCO_REG|ALT_INV_registrador~1149_combout\ $end
$var wire 1 YX \BANCO_REG|ALT_INV_registrador~527_q\ $end
$var wire 1 ZX \BANCO_REG|ALT_INV_registrador~399_q\ $end
$var wire 1 [X \BANCO_REG|ALT_INV_registrador~463_q\ $end
$var wire 1 \X \BANCO_REG|ALT_INV_registrador~335_q\ $end
$var wire 1 ]X \BANCO_REG|ALT_INV_registrador~1148_combout\ $end
$var wire 1 ^X \BANCO_REG|ALT_INV_registrador~495_q\ $end
$var wire 1 _X \BANCO_REG|ALT_INV_registrador~367_q\ $end
$var wire 1 `X \BANCO_REG|ALT_INV_registrador~431_q\ $end
$var wire 1 aX \BANCO_REG|ALT_INV_registrador~303_q\ $end
$var wire 1 bX \BANCO_REG|ALT_INV_registrador~1147_combout\ $end
$var wire 1 cX \BANCO_REG|ALT_INV_registrador~271_q\ $end
$var wire 1 dX \BANCO_REG|ALT_INV_registrador~143_q\ $end
$var wire 1 eX \BANCO_REG|ALT_INV_registrador~207_q\ $end
$var wire 1 fX \BANCO_REG|ALT_INV_registrador~79_q\ $end
$var wire 1 gX \BANCO_REG|ALT_INV_registrador~1146_combout\ $end
$var wire 1 hX \BANCO_REG|ALT_INV_registrador~239_q\ $end
$var wire 1 iX \BANCO_REG|ALT_INV_registrador~111_q\ $end
$var wire 1 jX \BANCO_REG|ALT_INV_registrador~175_q\ $end
$var wire 1 kX \BANCO_REG|ALT_INV_registrador~47_q\ $end
$var wire 1 lX \ULA1|ULA9|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 mX \BANCO_REG|ALT_INV_registrador~1145_combout\ $end
$var wire 1 nX \BANCO_REG|ALT_INV_registrador~1144_combout\ $end
$var wire 1 oX \BANCO_REG|ALT_INV_registrador~1143_combout\ $end
$var wire 1 pX \BANCO_REG|ALT_INV_registrador~1142_combout\ $end
$var wire 1 qX \BANCO_REG|ALT_INV_registrador~1141_combout\ $end
$var wire 1 rX \BANCO_REG|ALT_INV_saidaA[8]~1_combout\ $end
$var wire 1 sX \BANCO_REG|ALT_INV_registrador~1140_combout\ $end
$var wire 1 tX \BANCO_REG|ALT_INV_registrador~1139_combout\ $end
$var wire 1 uX \BANCO_REG|ALT_INV_registrador~526_q\ $end
$var wire 1 vX \BANCO_REG|ALT_INV_registrador~494_q\ $end
$var wire 1 wX \BANCO_REG|ALT_INV_registrador~398_q\ $end
$var wire 1 xX \BANCO_REG|ALT_INV_registrador~366_q\ $end
$var wire 1 yX \BANCO_REG|ALT_INV_registrador~1138_combout\ $end
$var wire 1 zX \BANCO_REG|ALT_INV_registrador~462_q\ $end
$var wire 1 {X \BANCO_REG|ALT_INV_registrador~430_q\ $end
$var wire 1 |X \BANCO_REG|ALT_INV_registrador~334_q\ $end
$var wire 1 }X \BANCO_REG|ALT_INV_registrador~302_q\ $end
$var wire 1 ~X \BANCO_REG|ALT_INV_registrador~1137_combout\ $end
$var wire 1 !Y \BANCO_REG|ALT_INV_registrador~270_q\ $end
$var wire 1 "Y \BANCO_REG|ALT_INV_registrador~238_q\ $end
$var wire 1 #Y \BANCO_REG|ALT_INV_registrador~142_q\ $end
$var wire 1 $Y \BANCO_REG|ALT_INV_registrador~110_q\ $end
$var wire 1 %Y \BANCO_REG|ALT_INV_registrador~1136_combout\ $end
$var wire 1 &Y \BANCO_REG|ALT_INV_registrador~206_q\ $end
$var wire 1 'Y \BANCO_REG|ALT_INV_registrador~174_q\ $end
$var wire 1 (Y \BANCO_REG|ALT_INV_registrador~78_q\ $end
$var wire 1 )Y \BANCO_REG|ALT_INV_registrador~46_q\ $end
$var wire 1 *Y \ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 +Y \BANCO_REG|ALT_INV_registrador~1135_combout\ $end
$var wire 1 ,Y \BANCO_REG|ALT_INV_registrador~1134_combout\ $end
$var wire 1 -Y \BANCO_REG|ALT_INV_registrador~1133_combout\ $end
$var wire 1 .Y \BANCO_REG|ALT_INV_registrador~1132_combout\ $end
$var wire 1 /Y \BANCO_REG|ALT_INV_registrador~1131_combout\ $end
$var wire 1 0Y \BANCO_REG|ALT_INV_registrador~1130_combout\ $end
$var wire 1 1Y \BANCO_REG|ALT_INV_registrador~525_q\ $end
$var wire 1 2Y \BANCO_REG|ALT_INV_registrador~493_q\ $end
$var wire 1 3Y \BANCO_REG|ALT_INV_registrador~461_q\ $end
$var wire 1 4Y \BANCO_REG|ALT_INV_registrador~429_q\ $end
$var wire 1 5Y \BANCO_REG|ALT_INV_registrador~1129_combout\ $end
$var wire 1 6Y \BANCO_REG|ALT_INV_registrador~397_q\ $end
$var wire 1 7Y \BANCO_REG|ALT_INV_registrador~365_q\ $end
$var wire 1 8Y \BANCO_REG|ALT_INV_registrador~333_q\ $end
$var wire 1 9Y \BANCO_REG|ALT_INV_registrador~301_q\ $end
$var wire 1 :Y \BANCO_REG|ALT_INV_registrador~1128_combout\ $end
$var wire 1 ;Y \BANCO_REG|ALT_INV_registrador~269_q\ $end
$var wire 1 <Y \BANCO_REG|ALT_INV_registrador~237_q\ $end
$var wire 1 =Y \BANCO_REG|ALT_INV_registrador~205_q\ $end
$var wire 1 >Y \BANCO_REG|ALT_INV_registrador~173_q\ $end
$var wire 1 ?Y \BANCO_REG|ALT_INV_registrador~1127_combout\ $end
$var wire 1 @Y \BANCO_REG|ALT_INV_registrador~141_q\ $end
$var wire 1 AY \BANCO_REG|ALT_INV_registrador~109_q\ $end
$var wire 1 BY \BANCO_REG|ALT_INV_registrador~77_q\ $end
$var wire 1 CY \BANCO_REG|ALT_INV_registrador~45_q\ $end
$var wire 1 DY \ULA1|ULA7|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 EY \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 FY \BANCO_REG|ALT_INV_registrador~1126_combout\ $end
$var wire 1 GY \BANCO_REG|ALT_INV_registrador~1125_combout\ $end
$var wire 1 HY \BANCO_REG|ALT_INV_registrador~1124_combout\ $end
$var wire 1 IY \BANCO_REG|ALT_INV_registrador~1123_combout\ $end
$var wire 1 JY \BANCO_REG|ALT_INV_registrador~1122_combout\ $end
$var wire 1 KY \BANCO_REG|ALT_INV_registrador~1121_combout\ $end
$var wire 1 LY \BANCO_REG|ALT_INV_registrador~524_q\ $end
$var wire 1 MY \BANCO_REG|ALT_INV_registrador~396_q\ $end
$var wire 1 NY \BANCO_REG|ALT_INV_registrador~460_q\ $end
$var wire 1 OY \BANCO_REG|ALT_INV_registrador~332_q\ $end
$var wire 1 PY \BANCO_REG|ALT_INV_registrador~1120_combout\ $end
$var wire 1 QY \BANCO_REG|ALT_INV_registrador~492_q\ $end
$var wire 1 RY \BANCO_REG|ALT_INV_registrador~364_q\ $end
$var wire 1 SY \BANCO_REG|ALT_INV_registrador~428_q\ $end
$var wire 1 TY \BANCO_REG|ALT_INV_registrador~300_q\ $end
$var wire 1 UY \BANCO_REG|ALT_INV_registrador~1119_combout\ $end
$var wire 1 VY \BANCO_REG|ALT_INV_registrador~268_q\ $end
$var wire 1 WY \BANCO_REG|ALT_INV_registrador~140_q\ $end
$var wire 1 XY \BANCO_REG|ALT_INV_registrador~204_q\ $end
$var wire 1 YY \BANCO_REG|ALT_INV_registrador~76_q\ $end
$var wire 1 ZY \BANCO_REG|ALT_INV_registrador~1118_combout\ $end
$var wire 1 [Y \BANCO_REG|ALT_INV_registrador~236_q\ $end
$var wire 1 \Y \BANCO_REG|ALT_INV_registrador~108_q\ $end
$var wire 1 ]Y \BANCO_REG|ALT_INV_registrador~172_q\ $end
$var wire 1 ^Y \BANCO_REG|ALT_INV_registrador~44_q\ $end
$var wire 1 _Y \ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 `Y \BANCO_REG|ALT_INV_registrador~1117_combout\ $end
$var wire 1 aY \BANCO_REG|ALT_INV_registrador~1116_combout\ $end
$var wire 1 bY \BANCO_REG|ALT_INV_registrador~1115_combout\ $end
$var wire 1 cY \BANCO_REG|ALT_INV_registrador~1114_combout\ $end
$var wire 1 dY \BANCO_REG|ALT_INV_registrador~1113_combout\ $end
$var wire 1 eY \BANCO_REG|ALT_INV_registrador~1112_combout\ $end
$var wire 1 fY \BANCO_REG|ALT_INV_registrador~523_q\ $end
$var wire 1 gY \BANCO_REG|ALT_INV_registrador~491_q\ $end
$var wire 1 hY \BANCO_REG|ALT_INV_registrador~395_q\ $end
$var wire 1 iY \BANCO_REG|ALT_INV_registrador~363_q\ $end
$var wire 1 jY \BANCO_REG|ALT_INV_registrador~1111_combout\ $end
$var wire 1 kY \BANCO_REG|ALT_INV_registrador~459_q\ $end
$var wire 1 lY \BANCO_REG|ALT_INV_registrador~427_q\ $end
$var wire 1 mY \BANCO_REG|ALT_INV_registrador~331_q\ $end
$var wire 1 nY \BANCO_REG|ALT_INV_registrador~1196_combout\ $end
$var wire 1 oY \BANCO_REG|ALT_INV_registrador~1195_combout\ $end
$var wire 1 pY \BANCO_REG|ALT_INV_registrador~532_q\ $end
$var wire 1 qY \BANCO_REG|ALT_INV_registrador~500_q\ $end
$var wire 1 rY \BANCO_REG|ALT_INV_registrador~404_q\ $end
$var wire 1 sY \BANCO_REG|ALT_INV_registrador~372_q\ $end
$var wire 1 tY \BANCO_REG|ALT_INV_registrador~1194_combout\ $end
$var wire 1 uY \BANCO_REG|ALT_INV_registrador~468_q\ $end
$var wire 1 vY \BANCO_REG|ALT_INV_registrador~436_q\ $end
$var wire 1 wY \BANCO_REG|ALT_INV_registrador~340_q\ $end
$var wire 1 xY \BANCO_REG|ALT_INV_registrador~308_q\ $end
$var wire 1 yY \BANCO_REG|ALT_INV_registrador~1193_combout\ $end
$var wire 1 zY \BANCO_REG|ALT_INV_registrador~276_q\ $end
$var wire 1 {Y \BANCO_REG|ALT_INV_registrador~244_q\ $end
$var wire 1 |Y \BANCO_REG|ALT_INV_registrador~148_q\ $end
$var wire 1 }Y \BANCO_REG|ALT_INV_registrador~116_q\ $end
$var wire 1 ~Y \BANCO_REG|ALT_INV_registrador~1192_combout\ $end
$var wire 1 !Z \BANCO_REG|ALT_INV_registrador~212_q\ $end
$var wire 1 "Z \BANCO_REG|ALT_INV_registrador~180_q\ $end
$var wire 1 #Z \BANCO_REG|ALT_INV_registrador~84_q\ $end
$var wire 1 $Z \BANCO_REG|ALT_INV_registrador~52_q\ $end
$var wire 1 %Z \ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 &Z \BANCO_REG|ALT_INV_saidaB[13]~2_combout\ $end
$var wire 1 'Z \BANCO_REG|ALT_INV_registrador~1191_combout\ $end
$var wire 1 (Z \BANCO_REG|ALT_INV_registrador~1190_combout\ $end
$var wire 1 )Z \BANCO_REG|ALT_INV_registrador~1189_combout\ $end
$var wire 1 *Z \BANCO_REG|ALT_INV_registrador~1188_combout\ $end
$var wire 1 +Z \BANCO_REG|ALT_INV_registrador~1187_combout\ $end
$var wire 1 ,Z \BANCO_REG|ALT_INV_registrador~1186_combout\ $end
$var wire 1 -Z \BANCO_REG|ALT_INV_registrador~531_q\ $end
$var wire 1 .Z \BANCO_REG|ALT_INV_registrador~499_q\ $end
$var wire 1 /Z \BANCO_REG|ALT_INV_registrador~467_q\ $end
$var wire 1 0Z \BANCO_REG|ALT_INV_registrador~435_q\ $end
$var wire 1 1Z \BANCO_REG|ALT_INV_registrador~1185_combout\ $end
$var wire 1 2Z \BANCO_REG|ALT_INV_registrador~403_q\ $end
$var wire 1 3Z \BANCO_REG|ALT_INV_registrador~371_q\ $end
$var wire 1 4Z \BANCO_REG|ALT_INV_registrador~339_q\ $end
$var wire 1 5Z \BANCO_REG|ALT_INV_registrador~307_q\ $end
$var wire 1 6Z \BANCO_REG|ALT_INV_registrador~1184_combout\ $end
$var wire 1 7Z \BANCO_REG|ALT_INV_registrador~275_q\ $end
$var wire 1 8Z \BANCO_REG|ALT_INV_registrador~243_q\ $end
$var wire 1 9Z \BANCO_REG|ALT_INV_registrador~211_q\ $end
$var wire 1 :Z \BANCO_REG|ALT_INV_registrador~179_q\ $end
$var wire 1 ;Z \BANCO_REG|ALT_INV_registrador~1183_combout\ $end
$var wire 1 <Z \BANCO_REG|ALT_INV_registrador~147_q\ $end
$var wire 1 =Z \BANCO_REG|ALT_INV_registrador~115_q\ $end
$var wire 1 >Z \BANCO_REG|ALT_INV_registrador~83_q\ $end
$var wire 1 ?Z \BANCO_REG|ALT_INV_registrador~51_q\ $end
$var wire 1 @Z \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 AZ \BANCO_REG|ALT_INV_saidaB[12]~1_combout\ $end
$var wire 1 BZ \BANCO_REG|ALT_INV_registrador~1182_combout\ $end
$var wire 1 CZ \BANCO_REG|ALT_INV_registrador~1181_combout\ $end
$var wire 1 DZ \BANCO_REG|ALT_INV_registrador~1180_combout\ $end
$var wire 1 EZ \BANCO_REG|ALT_INV_registrador~1179_combout\ $end
$var wire 1 FZ \BANCO_REG|ALT_INV_registrador~1178_combout\ $end
$var wire 1 GZ \BANCO_REG|ALT_INV_registrador~1177_combout\ $end
$var wire 1 HZ \BANCO_REG|ALT_INV_registrador~530_q\ $end
$var wire 1 IZ \BANCO_REG|ALT_INV_registrador~402_q\ $end
$var wire 1 JZ \BANCO_REG|ALT_INV_registrador~466_q\ $end
$var wire 1 KZ \BANCO_REG|ALT_INV_registrador~338_q\ $end
$var wire 1 LZ \BANCO_REG|ALT_INV_registrador~1176_combout\ $end
$var wire 1 MZ \BANCO_REG|ALT_INV_registrador~498_q\ $end
$var wire 1 NZ \BANCO_REG|ALT_INV_registrador~370_q\ $end
$var wire 1 OZ \BANCO_REG|ALT_INV_registrador~434_q\ $end
$var wire 1 PZ \BANCO_REG|ALT_INV_registrador~306_q\ $end
$var wire 1 QZ \BANCO_REG|ALT_INV_registrador~1175_combout\ $end
$var wire 1 RZ \BANCO_REG|ALT_INV_registrador~274_q\ $end
$var wire 1 SZ \BANCO_REG|ALT_INV_registrador~146_q\ $end
$var wire 1 TZ \BANCO_REG|ALT_INV_registrador~210_q\ $end
$var wire 1 UZ \BANCO_REG|ALT_INV_registrador~82_q\ $end
$var wire 1 VZ \BANCO_REG|ALT_INV_registrador~1174_combout\ $end
$var wire 1 WZ \BANCO_REG|ALT_INV_registrador~242_q\ $end
$var wire 1 XZ \BANCO_REG|ALT_INV_registrador~114_q\ $end
$var wire 1 YZ \BANCO_REG|ALT_INV_registrador~178_q\ $end
$var wire 1 ZZ \BANCO_REG|ALT_INV_registrador~50_q\ $end
$var wire 1 [Z \ULA1|ULA12|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 \Z \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ]Z \BANCO_REG|ALT_INV_registrador~1173_combout\ $end
$var wire 1 ^Z \BANCO_REG|ALT_INV_registrador~1172_combout\ $end
$var wire 1 _Z \BANCO_REG|ALT_INV_registrador~1171_combout\ $end
$var wire 1 `Z \BANCO_REG|ALT_INV_registrador~1170_combout\ $end
$var wire 1 aZ \BANCO_REG|ALT_INV_registrador~1169_combout\ $end
$var wire 1 bZ \BANCO_REG|ALT_INV_registrador~1168_combout\ $end
$var wire 1 cZ \BANCO_REG|ALT_INV_registrador~529_q\ $end
$var wire 1 dZ \BANCO_REG|ALT_INV_registrador~497_q\ $end
$var wire 1 eZ \BANCO_REG|ALT_INV_registrador~401_q\ $end
$var wire 1 fZ \BANCO_REG|ALT_INV_registrador~369_q\ $end
$var wire 1 gZ \BANCO_REG|ALT_INV_registrador~1167_combout\ $end
$var wire 1 hZ \BANCO_REG|ALT_INV_registrador~465_q\ $end
$var wire 1 iZ \BANCO_REG|ALT_INV_registrador~433_q\ $end
$var wire 1 jZ \BANCO_REG|ALT_INV_registrador~337_q\ $end
$var wire 1 kZ \BANCO_REG|ALT_INV_registrador~305_q\ $end
$var wire 1 lZ \BANCO_REG|ALT_INV_registrador~1166_combout\ $end
$var wire 1 mZ \BANCO_REG|ALT_INV_registrador~273_q\ $end
$var wire 1 nZ \BANCO_REG|ALT_INV_registrador~241_q\ $end
$var wire 1 oZ \BANCO_REG|ALT_INV_registrador~145_q\ $end
$var wire 1 pZ \BANCO_REG|ALT_INV_registrador~113_q\ $end
$var wire 1 qZ \BANCO_REG|ALT_INV_registrador~1165_combout\ $end
$var wire 1 rZ \BANCO_REG|ALT_INV_registrador~209_q\ $end
$var wire 1 sZ \BANCO_REG|ALT_INV_registrador~177_q\ $end
$var wire 1 tZ \BANCO_REG|ALT_INV_registrador~81_q\ $end
$var wire 1 uZ \BANCO_REG|ALT_INV_registrador~49_q\ $end
$var wire 1 vZ \ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 wZ \BANCO_REG|ALT_INV_registrador~1164_combout\ $end
$var wire 1 xZ \BANCO_REG|ALT_INV_registrador~1163_combout\ $end
$var wire 1 yZ \BANCO_REG|ALT_INV_registrador~1162_combout\ $end
$var wire 1 zZ \BANCO_REG|ALT_INV_registrador~1161_combout\ $end
$var wire 1 {Z \BANCO_REG|ALT_INV_registrador~1160_combout\ $end
$var wire 1 |Z \BANCO_REG|ALT_INV_registrador~1159_combout\ $end
$var wire 1 }Z \BANCO_REG|ALT_INV_registrador~528_q\ $end
$var wire 1 ~Z \BANCO_REG|ALT_INV_registrador~496_q\ $end
$var wire 1 ![ \BANCO_REG|ALT_INV_registrador~464_q\ $end
$var wire 1 "[ \BANCO_REG|ALT_INV_registrador~432_q\ $end
$var wire 1 #[ \BANCO_REG|ALT_INV_registrador~1158_combout\ $end
$var wire 1 $[ \BANCO_REG|ALT_INV_registrador~400_q\ $end
$var wire 1 %[ \BANCO_REG|ALT_INV_registrador~368_q\ $end
$var wire 1 &[ \BANCO_REG|ALT_INV_registrador~336_q\ $end
$var wire 1 '[ \BANCO_REG|ALT_INV_registrador~304_q\ $end
$var wire 1 ([ \BANCO_REG|ALT_INV_registrador~1157_combout\ $end
$var wire 1 )[ \BANCO_REG|ALT_INV_registrador~272_q\ $end
$var wire 1 *[ \BANCO_REG|ALT_INV_registrador~240_q\ $end
$var wire 1 +[ \BANCO_REG|ALT_INV_registrador~208_q\ $end
$var wire 1 ,[ \BANCO_REG|ALT_INV_registrador~176_q\ $end
$var wire 1 -[ \BANCO_REG|ALT_INV_registrador~1156_combout\ $end
$var wire 1 .[ \BANCO_REG|ALT_INV_registrador~144_q\ $end
$var wire 1 /[ \BANCO_REG|ALT_INV_registrador~112_q\ $end
$var wire 1 0[ \BANCO_REG|ALT_INV_registrador~80_q\ $end
$var wire 1 1[ \BANCO_REG|ALT_INV_registrador~185_q\ $end
$var wire 1 2[ \BANCO_REG|ALT_INV_registrador~1238_combout\ $end
$var wire 1 3[ \BANCO_REG|ALT_INV_registrador~153_q\ $end
$var wire 1 4[ \BANCO_REG|ALT_INV_registrador~121_q\ $end
$var wire 1 5[ \BANCO_REG|ALT_INV_registrador~89_q\ $end
$var wire 1 6[ \BANCO_REG|ALT_INV_registrador~57_q\ $end
$var wire 1 7[ \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 8[ \BANCO_REG|ALT_INV_saidaB[18]~6_combout\ $end
$var wire 1 9[ \BANCO_REG|ALT_INV_registrador~1237_combout\ $end
$var wire 1 :[ \BANCO_REG|ALT_INV_registrador~1236_combout\ $end
$var wire 1 ;[ \BANCO_REG|ALT_INV_registrador~1235_combout\ $end
$var wire 1 <[ \BANCO_REG|ALT_INV_registrador~1234_combout\ $end
$var wire 1 =[ \BANCO_REG|ALT_INV_registrador~1233_combout\ $end
$var wire 1 >[ \BANCO_REG|ALT_INV_registrador~1232_combout\ $end
$var wire 1 ?[ \BANCO_REG|ALT_INV_registrador~536_q\ $end
$var wire 1 @[ \BANCO_REG|ALT_INV_registrador~408_q\ $end
$var wire 1 A[ \BANCO_REG|ALT_INV_registrador~472_q\ $end
$var wire 1 B[ \BANCO_REG|ALT_INV_registrador~344_q\ $end
$var wire 1 C[ \BANCO_REG|ALT_INV_registrador~1231_combout\ $end
$var wire 1 D[ \BANCO_REG|ALT_INV_registrador~504_q\ $end
$var wire 1 E[ \BANCO_REG|ALT_INV_registrador~376_q\ $end
$var wire 1 F[ \BANCO_REG|ALT_INV_registrador~440_q\ $end
$var wire 1 G[ \BANCO_REG|ALT_INV_registrador~312_q\ $end
$var wire 1 H[ \BANCO_REG|ALT_INV_registrador~1230_combout\ $end
$var wire 1 I[ \BANCO_REG|ALT_INV_registrador~280_q\ $end
$var wire 1 J[ \BANCO_REG|ALT_INV_registrador~152_q\ $end
$var wire 1 K[ \BANCO_REG|ALT_INV_registrador~216_q\ $end
$var wire 1 L[ \BANCO_REG|ALT_INV_registrador~88_q\ $end
$var wire 1 M[ \BANCO_REG|ALT_INV_registrador~1229_combout\ $end
$var wire 1 N[ \BANCO_REG|ALT_INV_registrador~248_q\ $end
$var wire 1 O[ \BANCO_REG|ALT_INV_registrador~120_q\ $end
$var wire 1 P[ \BANCO_REG|ALT_INV_registrador~184_q\ $end
$var wire 1 Q[ \BANCO_REG|ALT_INV_registrador~56_q\ $end
$var wire 1 R[ \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 S[ \BANCO_REG|ALT_INV_saidaB[17]~5_combout\ $end
$var wire 1 T[ \BANCO_REG|ALT_INV_registrador~1228_combout\ $end
$var wire 1 U[ \BANCO_REG|ALT_INV_registrador~1227_combout\ $end
$var wire 1 V[ \BANCO_REG|ALT_INV_registrador~1226_combout\ $end
$var wire 1 W[ \BANCO_REG|ALT_INV_registrador~1225_combout\ $end
$var wire 1 X[ \BANCO_REG|ALT_INV_registrador~1224_combout\ $end
$var wire 1 Y[ \BANCO_REG|ALT_INV_registrador~1223_combout\ $end
$var wire 1 Z[ \BANCO_REG|ALT_INV_registrador~535_q\ $end
$var wire 1 [[ \BANCO_REG|ALT_INV_registrador~503_q\ $end
$var wire 1 \[ \BANCO_REG|ALT_INV_registrador~407_q\ $end
$var wire 1 ][ \BANCO_REG|ALT_INV_registrador~375_q\ $end
$var wire 1 ^[ \BANCO_REG|ALT_INV_registrador~1222_combout\ $end
$var wire 1 _[ \BANCO_REG|ALT_INV_registrador~471_q\ $end
$var wire 1 `[ \BANCO_REG|ALT_INV_registrador~439_q\ $end
$var wire 1 a[ \BANCO_REG|ALT_INV_registrador~343_q\ $end
$var wire 1 b[ \BANCO_REG|ALT_INV_registrador~311_q\ $end
$var wire 1 c[ \BANCO_REG|ALT_INV_registrador~1221_combout\ $end
$var wire 1 d[ \BANCO_REG|ALT_INV_registrador~279_q\ $end
$var wire 1 e[ \BANCO_REG|ALT_INV_registrador~247_q\ $end
$var wire 1 f[ \BANCO_REG|ALT_INV_registrador~151_q\ $end
$var wire 1 g[ \BANCO_REG|ALT_INV_registrador~119_q\ $end
$var wire 1 h[ \BANCO_REG|ALT_INV_registrador~1220_combout\ $end
$var wire 1 i[ \BANCO_REG|ALT_INV_registrador~215_q\ $end
$var wire 1 j[ \BANCO_REG|ALT_INV_registrador~183_q\ $end
$var wire 1 k[ \BANCO_REG|ALT_INV_registrador~87_q\ $end
$var wire 1 l[ \BANCO_REG|ALT_INV_registrador~55_q\ $end
$var wire 1 m[ \ULA1|ULA17|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 n[ \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 o[ \BANCO_REG|ALT_INV_saidaB[16]~4_combout\ $end
$var wire 1 p[ \BANCO_REG|ALT_INV_registrador~1219_combout\ $end
$var wire 1 q[ \BANCO_REG|ALT_INV_registrador~1218_combout\ $end
$var wire 1 r[ \BANCO_REG|ALT_INV_registrador~1217_combout\ $end
$var wire 1 s[ \BANCO_REG|ALT_INV_registrador~1216_combout\ $end
$var wire 1 t[ \BANCO_REG|ALT_INV_registrador~1215_combout\ $end
$var wire 1 u[ \BANCO_REG|ALT_INV_registrador~1214_combout\ $end
$var wire 1 v[ \BANCO_REG|ALT_INV_registrador~534_q\ $end
$var wire 1 w[ \BANCO_REG|ALT_INV_registrador~502_q\ $end
$var wire 1 x[ \BANCO_REG|ALT_INV_registrador~470_q\ $end
$var wire 1 y[ \BANCO_REG|ALT_INV_registrador~438_q\ $end
$var wire 1 z[ \BANCO_REG|ALT_INV_registrador~1213_combout\ $end
$var wire 1 {[ \BANCO_REG|ALT_INV_registrador~406_q\ $end
$var wire 1 |[ \BANCO_REG|ALT_INV_registrador~374_q\ $end
$var wire 1 }[ \BANCO_REG|ALT_INV_registrador~342_q\ $end
$var wire 1 ~[ \BANCO_REG|ALT_INV_registrador~310_q\ $end
$var wire 1 !\ \BANCO_REG|ALT_INV_registrador~1212_combout\ $end
$var wire 1 "\ \BANCO_REG|ALT_INV_registrador~278_q\ $end
$var wire 1 #\ \BANCO_REG|ALT_INV_registrador~246_q\ $end
$var wire 1 $\ \BANCO_REG|ALT_INV_registrador~214_q\ $end
$var wire 1 %\ \BANCO_REG|ALT_INV_registrador~182_q\ $end
$var wire 1 &\ \BANCO_REG|ALT_INV_registrador~1211_combout\ $end
$var wire 1 '\ \BANCO_REG|ALT_INV_registrador~150_q\ $end
$var wire 1 (\ \BANCO_REG|ALT_INV_registrador~118_q\ $end
$var wire 1 )\ \BANCO_REG|ALT_INV_registrador~86_q\ $end
$var wire 1 *\ \BANCO_REG|ALT_INV_registrador~54_q\ $end
$var wire 1 +\ \ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ,\ \BANCO_REG|ALT_INV_saidaB[15]~3_combout\ $end
$var wire 1 -\ \BANCO_REG|ALT_INV_registrador~1210_combout\ $end
$var wire 1 .\ \BANCO_REG|ALT_INV_registrador~1209_combout\ $end
$var wire 1 /\ \BANCO_REG|ALT_INV_registrador~1208_combout\ $end
$var wire 1 0\ \BANCO_REG|ALT_INV_registrador~1207_combout\ $end
$var wire 1 1\ \BANCO_REG|ALT_INV_registrador~1206_combout\ $end
$var wire 1 2\ \BANCO_REG|ALT_INV_registrador~1205_combout\ $end
$var wire 1 3\ \BANCO_REG|ALT_INV_registrador~533_q\ $end
$var wire 1 4\ \BANCO_REG|ALT_INV_registrador~405_q\ $end
$var wire 1 5\ \BANCO_REG|ALT_INV_registrador~469_q\ $end
$var wire 1 6\ \BANCO_REG|ALT_INV_registrador~341_q\ $end
$var wire 1 7\ \BANCO_REG|ALT_INV_registrador~1204_combout\ $end
$var wire 1 8\ \BANCO_REG|ALT_INV_registrador~501_q\ $end
$var wire 1 9\ \BANCO_REG|ALT_INV_registrador~373_q\ $end
$var wire 1 :\ \BANCO_REG|ALT_INV_registrador~437_q\ $end
$var wire 1 ;\ \BANCO_REG|ALT_INV_registrador~309_q\ $end
$var wire 1 <\ \BANCO_REG|ALT_INV_registrador~1203_combout\ $end
$var wire 1 =\ \BANCO_REG|ALT_INV_registrador~277_q\ $end
$var wire 1 >\ \BANCO_REG|ALT_INV_registrador~149_q\ $end
$var wire 1 ?\ \BANCO_REG|ALT_INV_registrador~213_q\ $end
$var wire 1 @\ \BANCO_REG|ALT_INV_registrador~85_q\ $end
$var wire 1 A\ \BANCO_REG|ALT_INV_registrador~1202_combout\ $end
$var wire 1 B\ \BANCO_REG|ALT_INV_registrador~245_q\ $end
$var wire 1 C\ \BANCO_REG|ALT_INV_registrador~117_q\ $end
$var wire 1 D\ \BANCO_REG|ALT_INV_registrador~181_q\ $end
$var wire 1 E\ \BANCO_REG|ALT_INV_registrador~53_q\ $end
$var wire 1 F\ \ULA1|ULA15|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 G\ \BANCO_REG|ALT_INV_saidaA[14]~2_combout\ $end
$var wire 1 H\ \ULA1|ULA15|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 I\ \ULA1|ULA15|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 J\ \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 K\ \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 L\ \ROM1|ALT_INV_memROM~24_combout\ $end
$var wire 1 M\ \BANCO_REG|ALT_INV_registrador~1201_combout\ $end
$var wire 1 N\ \BANCO_REG|ALT_INV_registrador~1200_combout\ $end
$var wire 1 O\ \BANCO_REG|ALT_INV_registrador~1199_combout\ $end
$var wire 1 P\ \BANCO_REG|ALT_INV_registrador~1198_combout\ $end
$var wire 1 Q\ \BANCO_REG|ALT_INV_registrador~1197_combout\ $end
$var wire 1 R\ \BANCO_REG|ALT_INV_registrador~1278_combout\ $end
$var wire 1 S\ \BANCO_REG|ALT_INV_registrador~1277_combout\ $end
$var wire 1 T\ \BANCO_REG|ALT_INV_registrador~541_q\ $end
$var wire 1 U\ \BANCO_REG|ALT_INV_registrador~509_q\ $end
$var wire 1 V\ \BANCO_REG|ALT_INV_registrador~413_q\ $end
$var wire 1 W\ \BANCO_REG|ALT_INV_registrador~381_q\ $end
$var wire 1 X\ \BANCO_REG|ALT_INV_registrador~1276_combout\ $end
$var wire 1 Y\ \BANCO_REG|ALT_INV_registrador~477_q\ $end
$var wire 1 Z\ \BANCO_REG|ALT_INV_registrador~445_q\ $end
$var wire 1 [\ \BANCO_REG|ALT_INV_registrador~349_q\ $end
$var wire 1 \\ \BANCO_REG|ALT_INV_registrador~317_q\ $end
$var wire 1 ]\ \BANCO_REG|ALT_INV_registrador~1275_combout\ $end
$var wire 1 ^\ \BANCO_REG|ALT_INV_registrador~285_q\ $end
$var wire 1 _\ \BANCO_REG|ALT_INV_registrador~253_q\ $end
$var wire 1 `\ \BANCO_REG|ALT_INV_registrador~157_q\ $end
$var wire 1 a\ \BANCO_REG|ALT_INV_registrador~125_q\ $end
$var wire 1 b\ \BANCO_REG|ALT_INV_registrador~1274_combout\ $end
$var wire 1 c\ \BANCO_REG|ALT_INV_registrador~221_q\ $end
$var wire 1 d\ \BANCO_REG|ALT_INV_registrador~189_q\ $end
$var wire 1 e\ \BANCO_REG|ALT_INV_registrador~93_q\ $end
$var wire 1 f\ \BANCO_REG|ALT_INV_registrador~61_q\ $end
$var wire 1 g\ \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 h\ \BANCO_REG|ALT_INV_saidaB[22]~10_combout\ $end
$var wire 1 i\ \BANCO_REG|ALT_INV_registrador~1273_combout\ $end
$var wire 1 j\ \BANCO_REG|ALT_INV_registrador~1272_combout\ $end
$var wire 1 k\ \BANCO_REG|ALT_INV_registrador~1271_combout\ $end
$var wire 1 l\ \BANCO_REG|ALT_INV_registrador~1270_combout\ $end
$var wire 1 m\ \BANCO_REG|ALT_INV_registrador~1269_combout\ $end
$var wire 1 n\ \BANCO_REG|ALT_INV_registrador~1268_combout\ $end
$var wire 1 o\ \BANCO_REG|ALT_INV_registrador~540_q\ $end
$var wire 1 p\ \BANCO_REG|ALT_INV_registrador~508_q\ $end
$var wire 1 q\ \BANCO_REG|ALT_INV_registrador~476_q\ $end
$var wire 1 r\ \BANCO_REG|ALT_INV_registrador~444_q\ $end
$var wire 1 s\ \BANCO_REG|ALT_INV_registrador~1267_combout\ $end
$var wire 1 t\ \BANCO_REG|ALT_INV_registrador~412_q\ $end
$var wire 1 u\ \BANCO_REG|ALT_INV_registrador~380_q\ $end
$var wire 1 v\ \BANCO_REG|ALT_INV_registrador~348_q\ $end
$var wire 1 w\ \BANCO_REG|ALT_INV_registrador~316_q\ $end
$var wire 1 x\ \BANCO_REG|ALT_INV_registrador~1266_combout\ $end
$var wire 1 y\ \BANCO_REG|ALT_INV_registrador~284_q\ $end
$var wire 1 z\ \BANCO_REG|ALT_INV_registrador~252_q\ $end
$var wire 1 {\ \BANCO_REG|ALT_INV_registrador~220_q\ $end
$var wire 1 |\ \BANCO_REG|ALT_INV_registrador~188_q\ $end
$var wire 1 }\ \BANCO_REG|ALT_INV_registrador~1265_combout\ $end
$var wire 1 ~\ \BANCO_REG|ALT_INV_registrador~156_q\ $end
$var wire 1 !] \BANCO_REG|ALT_INV_registrador~124_q\ $end
$var wire 1 "] \BANCO_REG|ALT_INV_registrador~92_q\ $end
$var wire 1 #] \BANCO_REG|ALT_INV_registrador~60_q\ $end
$var wire 1 $] \ULA1|ULA22|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 %] \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 &] \BANCO_REG|ALT_INV_saidaB[21]~9_combout\ $end
$var wire 1 '] \BANCO_REG|ALT_INV_registrador~1264_combout\ $end
$var wire 1 (] \BANCO_REG|ALT_INV_registrador~1263_combout\ $end
$var wire 1 )] \BANCO_REG|ALT_INV_registrador~1262_combout\ $end
$var wire 1 *] \BANCO_REG|ALT_INV_registrador~1261_combout\ $end
$var wire 1 +] \BANCO_REG|ALT_INV_registrador~1260_combout\ $end
$var wire 1 ,] \BANCO_REG|ALT_INV_registrador~1259_combout\ $end
$var wire 1 -] \BANCO_REG|ALT_INV_registrador~539_q\ $end
$var wire 1 .] \BANCO_REG|ALT_INV_registrador~411_q\ $end
$var wire 1 /] \BANCO_REG|ALT_INV_registrador~475_q\ $end
$var wire 1 0] \BANCO_REG|ALT_INV_registrador~347_q\ $end
$var wire 1 1] \BANCO_REG|ALT_INV_registrador~1258_combout\ $end
$var wire 1 2] \BANCO_REG|ALT_INV_registrador~507_q\ $end
$var wire 1 3] \BANCO_REG|ALT_INV_registrador~379_q\ $end
$var wire 1 4] \BANCO_REG|ALT_INV_registrador~443_q\ $end
$var wire 1 5] \BANCO_REG|ALT_INV_registrador~315_q\ $end
$var wire 1 6] \BANCO_REG|ALT_INV_registrador~1257_combout\ $end
$var wire 1 7] \BANCO_REG|ALT_INV_registrador~283_q\ $end
$var wire 1 8] \BANCO_REG|ALT_INV_registrador~155_q\ $end
$var wire 1 9] \BANCO_REG|ALT_INV_registrador~219_q\ $end
$var wire 1 :] \BANCO_REG|ALT_INV_registrador~91_q\ $end
$var wire 1 ;] \BANCO_REG|ALT_INV_registrador~1256_combout\ $end
$var wire 1 <] \BANCO_REG|ALT_INV_registrador~251_q\ $end
$var wire 1 =] \BANCO_REG|ALT_INV_registrador~123_q\ $end
$var wire 1 >] \BANCO_REG|ALT_INV_registrador~187_q\ $end
$var wire 1 ?] \BANCO_REG|ALT_INV_registrador~59_q\ $end
$var wire 1 @] \ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 A] \BANCO_REG|ALT_INV_saidaB[20]~8_combout\ $end
$var wire 1 B] \BANCO_REG|ALT_INV_registrador~1255_combout\ $end
$var wire 1 C] \BANCO_REG|ALT_INV_registrador~1254_combout\ $end
$var wire 1 D] \BANCO_REG|ALT_INV_registrador~1253_combout\ $end
$var wire 1 E] \BANCO_REG|ALT_INV_registrador~1252_combout\ $end
$var wire 1 F] \BANCO_REG|ALT_INV_registrador~1251_combout\ $end
$var wire 1 G] \BANCO_REG|ALT_INV_registrador~1250_combout\ $end
$var wire 1 H] \BANCO_REG|ALT_INV_registrador~538_q\ $end
$var wire 1 I] \BANCO_REG|ALT_INV_registrador~506_q\ $end
$var wire 1 J] \BANCO_REG|ALT_INV_registrador~410_q\ $end
$var wire 1 K] \BANCO_REG|ALT_INV_registrador~378_q\ $end
$var wire 1 L] \BANCO_REG|ALT_INV_registrador~1249_combout\ $end
$var wire 1 M] \BANCO_REG|ALT_INV_registrador~474_q\ $end
$var wire 1 N] \BANCO_REG|ALT_INV_registrador~442_q\ $end
$var wire 1 O] \BANCO_REG|ALT_INV_registrador~346_q\ $end
$var wire 1 P] \BANCO_REG|ALT_INV_registrador~314_q\ $end
$var wire 1 Q] \BANCO_REG|ALT_INV_registrador~1248_combout\ $end
$var wire 1 R] \BANCO_REG|ALT_INV_registrador~282_q\ $end
$var wire 1 S] \BANCO_REG|ALT_INV_registrador~250_q\ $end
$var wire 1 T] \BANCO_REG|ALT_INV_registrador~154_q\ $end
$var wire 1 U] \BANCO_REG|ALT_INV_registrador~122_q\ $end
$var wire 1 V] \BANCO_REG|ALT_INV_registrador~1247_combout\ $end
$var wire 1 W] \BANCO_REG|ALT_INV_registrador~218_q\ $end
$var wire 1 X] \BANCO_REG|ALT_INV_registrador~186_q\ $end
$var wire 1 Y] \BANCO_REG|ALT_INV_registrador~90_q\ $end
$var wire 1 Z] \BANCO_REG|ALT_INV_registrador~58_q\ $end
$var wire 1 [] \ULA1|ULA20|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 \] \ULA1|ULA20|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 ]] \ULA1|ULA20|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 ^] \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 _] \BANCO_REG|ALT_INV_saidaB[19]~7_combout\ $end
$var wire 1 `] \BANCO_REG|ALT_INV_registrador~1246_combout\ $end
$var wire 1 a] \BANCO_REG|ALT_INV_registrador~1245_combout\ $end
$var wire 1 b] \BANCO_REG|ALT_INV_registrador~1244_combout\ $end
$var wire 1 c] \BANCO_REG|ALT_INV_registrador~1243_combout\ $end
$var wire 1 d] \BANCO_REG|ALT_INV_registrador~1242_combout\ $end
$var wire 1 e] \BANCO_REG|ALT_INV_registrador~1241_combout\ $end
$var wire 1 f] \BANCO_REG|ALT_INV_registrador~537_q\ $end
$var wire 1 g] \BANCO_REG|ALT_INV_registrador~505_q\ $end
$var wire 1 h] \BANCO_REG|ALT_INV_registrador~473_q\ $end
$var wire 1 i] \BANCO_REG|ALT_INV_registrador~441_q\ $end
$var wire 1 j] \BANCO_REG|ALT_INV_registrador~1240_combout\ $end
$var wire 1 k] \BANCO_REG|ALT_INV_registrador~409_q\ $end
$var wire 1 l] \BANCO_REG|ALT_INV_registrador~377_q\ $end
$var wire 1 m] \BANCO_REG|ALT_INV_registrador~345_q\ $end
$var wire 1 n] \BANCO_REG|ALT_INV_registrador~313_q\ $end
$var wire 1 o] \BANCO_REG|ALT_INV_registrador~1239_combout\ $end
$var wire 1 p] \BANCO_REG|ALT_INV_registrador~281_q\ $end
$var wire 1 q] \BANCO_REG|ALT_INV_registrador~249_q\ $end
$var wire 1 r] \BANCO_REG|ALT_INV_registrador~217_q\ $end
$var wire 1 s] \BANCO_REG|ALT_INV_registrador~290_q\ $end
$var wire 1 t] \BANCO_REG|ALT_INV_registrador~258_q\ $end
$var wire 1 u] \BANCO_REG|ALT_INV_registrador~226_q\ $end
$var wire 1 v] \BANCO_REG|ALT_INV_registrador~194_q\ $end
$var wire 1 w] \BANCO_REG|ALT_INV_registrador~1319_combout\ $end
$var wire 1 x] \BANCO_REG|ALT_INV_registrador~162_q\ $end
$var wire 1 y] \BANCO_REG|ALT_INV_registrador~130_q\ $end
$var wire 1 z] \BANCO_REG|ALT_INV_registrador~98_q\ $end
$var wire 1 {] \BANCO_REG|ALT_INV_registrador~66_q\ $end
$var wire 1 |] \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 }] \BANCO_REG|ALT_INV_saidaB[27]~15_combout\ $end
$var wire 1 ~] \BANCO_REG|ALT_INV_registrador~1318_combout\ $end
$var wire 1 !^ \BANCO_REG|ALT_INV_registrador~1317_combout\ $end
$var wire 1 "^ \BANCO_REG|ALT_INV_registrador~1316_combout\ $end
$var wire 1 #^ \BANCO_REG|ALT_INV_registrador~1315_combout\ $end
$var wire 1 $^ \BANCO_REG|ALT_INV_registrador~1314_combout\ $end
$var wire 1 %^ \BANCO_REG|ALT_INV_registrador~1313_combout\ $end
$var wire 1 &^ \BANCO_REG|ALT_INV_registrador~545_q\ $end
$var wire 1 '^ \BANCO_REG|ALT_INV_registrador~417_q\ $end
$var wire 1 (^ \BANCO_REG|ALT_INV_registrador~481_q\ $end
$var wire 1 )^ \BANCO_REG|ALT_INV_registrador~353_q\ $end
$var wire 1 *^ \BANCO_REG|ALT_INV_registrador~1312_combout\ $end
$var wire 1 +^ \BANCO_REG|ALT_INV_registrador~513_q\ $end
$var wire 1 ,^ \BANCO_REG|ALT_INV_registrador~385_q\ $end
$var wire 1 -^ \BANCO_REG|ALT_INV_registrador~449_q\ $end
$var wire 1 .^ \BANCO_REG|ALT_INV_registrador~321_q\ $end
$var wire 1 /^ \BANCO_REG|ALT_INV_registrador~1311_combout\ $end
$var wire 1 0^ \BANCO_REG|ALT_INV_registrador~289_q\ $end
$var wire 1 1^ \BANCO_REG|ALT_INV_registrador~161_q\ $end
$var wire 1 2^ \BANCO_REG|ALT_INV_registrador~225_q\ $end
$var wire 1 3^ \BANCO_REG|ALT_INV_registrador~97_q\ $end
$var wire 1 4^ \BANCO_REG|ALT_INV_registrador~1310_combout\ $end
$var wire 1 5^ \BANCO_REG|ALT_INV_registrador~257_q\ $end
$var wire 1 6^ \BANCO_REG|ALT_INV_registrador~129_q\ $end
$var wire 1 7^ \BANCO_REG|ALT_INV_registrador~193_q\ $end
$var wire 1 8^ \BANCO_REG|ALT_INV_registrador~65_q\ $end
$var wire 1 9^ \ULA1|ULA27|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 :^ \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ;^ \BANCO_REG|ALT_INV_saidaB[26]~14_combout\ $end
$var wire 1 <^ \BANCO_REG|ALT_INV_registrador~1309_combout\ $end
$var wire 1 =^ \BANCO_REG|ALT_INV_registrador~1308_combout\ $end
$var wire 1 >^ \BANCO_REG|ALT_INV_registrador~1307_combout\ $end
$var wire 1 ?^ \BANCO_REG|ALT_INV_registrador~1306_combout\ $end
$var wire 1 @^ \BANCO_REG|ALT_INV_registrador~1305_combout\ $end
$var wire 1 A^ \BANCO_REG|ALT_INV_registrador~1304_combout\ $end
$var wire 1 B^ \BANCO_REG|ALT_INV_registrador~544_q\ $end
$var wire 1 C^ \BANCO_REG|ALT_INV_registrador~512_q\ $end
$var wire 1 D^ \BANCO_REG|ALT_INV_registrador~416_q\ $end
$var wire 1 E^ \BANCO_REG|ALT_INV_registrador~384_q\ $end
$var wire 1 F^ \BANCO_REG|ALT_INV_registrador~1303_combout\ $end
$var wire 1 G^ \BANCO_REG|ALT_INV_registrador~480_q\ $end
$var wire 1 H^ \BANCO_REG|ALT_INV_registrador~448_q\ $end
$var wire 1 I^ \BANCO_REG|ALT_INV_registrador~352_q\ $end
$var wire 1 J^ \BANCO_REG|ALT_INV_registrador~320_q\ $end
$var wire 1 K^ \BANCO_REG|ALT_INV_registrador~1302_combout\ $end
$var wire 1 L^ \BANCO_REG|ALT_INV_registrador~288_q\ $end
$var wire 1 M^ \BANCO_REG|ALT_INV_registrador~256_q\ $end
$var wire 1 N^ \BANCO_REG|ALT_INV_registrador~160_q\ $end
$var wire 1 O^ \BANCO_REG|ALT_INV_registrador~128_q\ $end
$var wire 1 P^ \BANCO_REG|ALT_INV_registrador~1301_combout\ $end
$var wire 1 Q^ \BANCO_REG|ALT_INV_registrador~224_q\ $end
$var wire 1 R^ \BANCO_REG|ALT_INV_registrador~192_q\ $end
$var wire 1 S^ \BANCO_REG|ALT_INV_registrador~96_q\ $end
$var wire 1 T^ \BANCO_REG|ALT_INV_registrador~64_q\ $end
$var wire 1 U^ \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 V^ \BANCO_REG|ALT_INV_saidaB[25]~13_combout\ $end
$var wire 1 W^ \BANCO_REG|ALT_INV_registrador~1300_combout\ $end
$var wire 1 X^ \BANCO_REG|ALT_INV_registrador~1299_combout\ $end
$var wire 1 Y^ \BANCO_REG|ALT_INV_registrador~1298_combout\ $end
$var wire 1 Z^ \BANCO_REG|ALT_INV_registrador~1297_combout\ $end
$var wire 1 [^ \BANCO_REG|ALT_INV_registrador~1296_combout\ $end
$var wire 1 \^ \BANCO_REG|ALT_INV_registrador~1295_combout\ $end
$var wire 1 ]^ \BANCO_REG|ALT_INV_registrador~543_q\ $end
$var wire 1 ^^ \BANCO_REG|ALT_INV_registrador~511_q\ $end
$var wire 1 _^ \BANCO_REG|ALT_INV_registrador~479_q\ $end
$var wire 1 `^ \BANCO_REG|ALT_INV_registrador~447_q\ $end
$var wire 1 a^ \BANCO_REG|ALT_INV_registrador~1294_combout\ $end
$var wire 1 b^ \BANCO_REG|ALT_INV_registrador~415_q\ $end
$var wire 1 c^ \BANCO_REG|ALT_INV_registrador~383_q\ $end
$var wire 1 d^ \BANCO_REG|ALT_INV_registrador~351_q\ $end
$var wire 1 e^ \BANCO_REG|ALT_INV_registrador~319_q\ $end
$var wire 1 f^ \BANCO_REG|ALT_INV_registrador~1293_combout\ $end
$var wire 1 g^ \BANCO_REG|ALT_INV_registrador~287_q\ $end
$var wire 1 h^ \BANCO_REG|ALT_INV_registrador~255_q\ $end
$var wire 1 i^ \BANCO_REG|ALT_INV_registrador~223_q\ $end
$var wire 1 j^ \BANCO_REG|ALT_INV_registrador~191_q\ $end
$var wire 1 k^ \BANCO_REG|ALT_INV_registrador~1292_combout\ $end
$var wire 1 l^ \BANCO_REG|ALT_INV_registrador~159_q\ $end
$var wire 1 m^ \BANCO_REG|ALT_INV_registrador~127_q\ $end
$var wire 1 n^ \BANCO_REG|ALT_INV_registrador~95_q\ $end
$var wire 1 o^ \BANCO_REG|ALT_INV_registrador~63_q\ $end
$var wire 1 p^ \ULA1|ULA25|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 q^ \ULA1|ULA25|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 r^ \ULA1|ULA25|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 s^ \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 t^ \BANCO_REG|ALT_INV_saidaB[24]~12_combout\ $end
$var wire 1 u^ \BANCO_REG|ALT_INV_registrador~1291_combout\ $end
$var wire 1 v^ \BANCO_REG|ALT_INV_registrador~1290_combout\ $end
$var wire 1 w^ \BANCO_REG|ALT_INV_registrador~1289_combout\ $end
$var wire 1 x^ \BANCO_REG|ALT_INV_registrador~1288_combout\ $end
$var wire 1 y^ \BANCO_REG|ALT_INV_registrador~1287_combout\ $end
$var wire 1 z^ \BANCO_REG|ALT_INV_registrador~1286_combout\ $end
$var wire 1 {^ \BANCO_REG|ALT_INV_registrador~542_q\ $end
$var wire 1 |^ \BANCO_REG|ALT_INV_registrador~414_q\ $end
$var wire 1 }^ \BANCO_REG|ALT_INV_registrador~478_q\ $end
$var wire 1 ~^ \BANCO_REG|ALT_INV_registrador~350_q\ $end
$var wire 1 !_ \BANCO_REG|ALT_INV_registrador~1285_combout\ $end
$var wire 1 "_ \BANCO_REG|ALT_INV_registrador~510_q\ $end
$var wire 1 #_ \BANCO_REG|ALT_INV_registrador~382_q\ $end
$var wire 1 $_ \BANCO_REG|ALT_INV_registrador~446_q\ $end
$var wire 1 %_ \BANCO_REG|ALT_INV_registrador~318_q\ $end
$var wire 1 &_ \BANCO_REG|ALT_INV_registrador~1284_combout\ $end
$var wire 1 '_ \BANCO_REG|ALT_INV_registrador~286_q\ $end
$var wire 1 (_ \BANCO_REG|ALT_INV_registrador~158_q\ $end
$var wire 1 )_ \BANCO_REG|ALT_INV_registrador~222_q\ $end
$var wire 1 *_ \BANCO_REG|ALT_INV_registrador~94_q\ $end
$var wire 1 +_ \BANCO_REG|ALT_INV_registrador~1283_combout\ $end
$var wire 1 ,_ \BANCO_REG|ALT_INV_registrador~254_q\ $end
$var wire 1 -_ \BANCO_REG|ALT_INV_registrador~126_q\ $end
$var wire 1 ._ \BANCO_REG|ALT_INV_registrador~190_q\ $end
$var wire 1 /_ \BANCO_REG|ALT_INV_registrador~62_q\ $end
$var wire 1 0_ \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 1_ \BANCO_REG|ALT_INV_saidaB[23]~11_combout\ $end
$var wire 1 2_ \BANCO_REG|ALT_INV_registrador~1282_combout\ $end
$var wire 1 3_ \BANCO_REG|ALT_INV_registrador~1281_combout\ $end
$var wire 1 4_ \BANCO_REG|ALT_INV_registrador~1280_combout\ $end
$var wire 1 5_ \BANCO_REG|ALT_INV_registrador~1279_combout\ $end
$var wire 1 6_ \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 7_ \ULA1|ULA6|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 8_ \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 9_ \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 :_ \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ;_ \BANCO_REG|ALT_INV_saidaA[4]~3_combout\ $end
$var wire 1 <_ \ULA1|ULA4|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 =_ \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 >_ \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ?_ \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 @_ \ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 A_ \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 B_ \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 C_ \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 D_ \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 E_ \ULA1|ULA1|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 F_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~7_combout\ $end
$var wire 1 G_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~6_combout\ $end
$var wire 1 H_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\ $end
$var wire 1 I_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 J_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 K_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 L_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 M_ \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\ $end
$var wire 1 N_ \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 O_ \decoderInstru1|ALT_INV_OUTPUT~3_combout\ $end
$var wire 1 P_ \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Q_ \BANCO_REG|ALT_INV_registrador~1353_combout\ $end
$var wire 1 R_ \BANCO_REG|ALT_INV_registrador~1352_combout\ $end
$var wire 1 S_ \BANCO_REG|ALT_INV_registrador~1351_combout\ $end
$var wire 1 T_ \BANCO_REG|ALT_INV_registrador~1350_combout\ $end
$var wire 1 U_ \decoderFUNCT|ALT_INV_Equal0~0_combout\ $end
$var wire 1 V_ \BANCO_REG|ALT_INV_registrador~1349_combout\ $end
$var wire 1 W_ \BANCO_REG|ALT_INV_registrador~549_q\ $end
$var wire 1 X_ \BANCO_REG|ALT_INV_registrador~421_q\ $end
$var wire 1 Y_ \BANCO_REG|ALT_INV_registrador~485_q\ $end
$var wire 1 Z_ \BANCO_REG|ALT_INV_registrador~357_q\ $end
$var wire 1 [_ \BANCO_REG|ALT_INV_registrador~1348_combout\ $end
$var wire 1 \_ \BANCO_REG|ALT_INV_registrador~517_q\ $end
$var wire 1 ]_ \BANCO_REG|ALT_INV_registrador~389_q\ $end
$var wire 1 ^_ \BANCO_REG|ALT_INV_registrador~453_q\ $end
$var wire 1 __ \BANCO_REG|ALT_INV_registrador~325_q\ $end
$var wire 1 `_ \BANCO_REG|ALT_INV_registrador~1347_combout\ $end
$var wire 1 a_ \BANCO_REG|ALT_INV_registrador~293_q\ $end
$var wire 1 b_ \BANCO_REG|ALT_INV_registrador~165_q\ $end
$var wire 1 c_ \BANCO_REG|ALT_INV_registrador~229_q\ $end
$var wire 1 d_ \BANCO_REG|ALT_INV_registrador~101_q\ $end
$var wire 1 e_ \BANCO_REG|ALT_INV_registrador~1346_combout\ $end
$var wire 1 f_ \BANCO_REG|ALT_INV_registrador~261_q\ $end
$var wire 1 g_ \BANCO_REG|ALT_INV_registrador~133_q\ $end
$var wire 1 h_ \BANCO_REG|ALT_INV_registrador~197_q\ $end
$var wire 1 i_ \BANCO_REG|ALT_INV_registrador~69_q\ $end
$var wire 1 j_ \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 k_ \BANCO_REG|ALT_INV_saidaB[30]~18_combout\ $end
$var wire 1 l_ \BANCO_REG|ALT_INV_registrador~1345_combout\ $end
$var wire 1 m_ \BANCO_REG|ALT_INV_registrador~1344_combout\ $end
$var wire 1 n_ \BANCO_REG|ALT_INV_registrador~1343_combout\ $end
$var wire 1 o_ \BANCO_REG|ALT_INV_registrador~1342_combout\ $end
$var wire 1 p_ \BANCO_REG|ALT_INV_registrador~1341_combout\ $end
$var wire 1 q_ \BANCO_REG|ALT_INV_registrador~1340_combout\ $end
$var wire 1 r_ \BANCO_REG|ALT_INV_registrador~548_q\ $end
$var wire 1 s_ \BANCO_REG|ALT_INV_registrador~420_q\ $end
$var wire 1 t_ \BANCO_REG|ALT_INV_registrador~484_q\ $end
$var wire 1 u_ \BANCO_REG|ALT_INV_registrador~356_q\ $end
$var wire 1 v_ \BANCO_REG|ALT_INV_registrador~1339_combout\ $end
$var wire 1 w_ \BANCO_REG|ALT_INV_registrador~516_q\ $end
$var wire 1 x_ \BANCO_REG|ALT_INV_registrador~388_q\ $end
$var wire 1 y_ \BANCO_REG|ALT_INV_registrador~452_q\ $end
$var wire 1 z_ \BANCO_REG|ALT_INV_registrador~324_q\ $end
$var wire 1 {_ \BANCO_REG|ALT_INV_registrador~1338_combout\ $end
$var wire 1 |_ \BANCO_REG|ALT_INV_registrador~292_q\ $end
$var wire 1 }_ \BANCO_REG|ALT_INV_registrador~164_q\ $end
$var wire 1 ~_ \BANCO_REG|ALT_INV_registrador~228_q\ $end
$var wire 1 !` \BANCO_REG|ALT_INV_registrador~100_q\ $end
$var wire 1 "` \BANCO_REG|ALT_INV_registrador~1337_combout\ $end
$var wire 1 #` \BANCO_REG|ALT_INV_registrador~260_q\ $end
$var wire 1 $` \BANCO_REG|ALT_INV_registrador~132_q\ $end
$var wire 1 %` \BANCO_REG|ALT_INV_registrador~196_q\ $end
$var wire 1 &` \BANCO_REG|ALT_INV_registrador~68_q\ $end
$var wire 1 '` \ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 (` \ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 )` \ULA1|ULA30|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 *` \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 +` \BANCO_REG|ALT_INV_saidaB[29]~17_combout\ $end
$var wire 1 ,` \BANCO_REG|ALT_INV_registrador~1336_combout\ $end
$var wire 1 -` \BANCO_REG|ALT_INV_registrador~1335_combout\ $end
$var wire 1 .` \BANCO_REG|ALT_INV_registrador~1334_combout\ $end
$var wire 1 /` \BANCO_REG|ALT_INV_registrador~1333_combout\ $end
$var wire 1 0` \BANCO_REG|ALT_INV_registrador~1332_combout\ $end
$var wire 1 1` \BANCO_REG|ALT_INV_registrador~1331_combout\ $end
$var wire 1 2` \BANCO_REG|ALT_INV_registrador~547_q\ $end
$var wire 1 3` \BANCO_REG|ALT_INV_registrador~515_q\ $end
$var wire 1 4` \BANCO_REG|ALT_INV_registrador~419_q\ $end
$var wire 1 5` \BANCO_REG|ALT_INV_registrador~387_q\ $end
$var wire 1 6` \BANCO_REG|ALT_INV_registrador~1330_combout\ $end
$var wire 1 7` \BANCO_REG|ALT_INV_registrador~483_q\ $end
$var wire 1 8` \BANCO_REG|ALT_INV_registrador~451_q\ $end
$var wire 1 9` \BANCO_REG|ALT_INV_registrador~355_q\ $end
$var wire 1 :` \BANCO_REG|ALT_INV_registrador~323_q\ $end
$var wire 1 ;` \BANCO_REG|ALT_INV_registrador~1329_combout\ $end
$var wire 1 <` \BANCO_REG|ALT_INV_registrador~291_q\ $end
$var wire 1 =` \BANCO_REG|ALT_INV_registrador~259_q\ $end
$var wire 1 >` \BANCO_REG|ALT_INV_registrador~163_q\ $end
$var wire 1 ?` \BANCO_REG|ALT_INV_registrador~131_q\ $end
$var wire 1 @` \BANCO_REG|ALT_INV_registrador~1328_combout\ $end
$var wire 1 A` \BANCO_REG|ALT_INV_registrador~227_q\ $end
$var wire 1 B` \BANCO_REG|ALT_INV_registrador~195_q\ $end
$var wire 1 C` \BANCO_REG|ALT_INV_registrador~99_q\ $end
$var wire 1 D` \BANCO_REG|ALT_INV_registrador~67_q\ $end
$var wire 1 E` \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 F` \BANCO_REG|ALT_INV_saidaB[28]~16_combout\ $end
$var wire 1 G` \BANCO_REG|ALT_INV_registrador~1327_combout\ $end
$var wire 1 H` \BANCO_REG|ALT_INV_registrador~1326_combout\ $end
$var wire 1 I` \BANCO_REG|ALT_INV_registrador~1325_combout\ $end
$var wire 1 J` \BANCO_REG|ALT_INV_registrador~1324_combout\ $end
$var wire 1 K` \BANCO_REG|ALT_INV_registrador~1323_combout\ $end
$var wire 1 L` \BANCO_REG|ALT_INV_registrador~1322_combout\ $end
$var wire 1 M` \BANCO_REG|ALT_INV_registrador~546_q\ $end
$var wire 1 N` \BANCO_REG|ALT_INV_registrador~514_q\ $end
$var wire 1 O` \BANCO_REG|ALT_INV_registrador~482_q\ $end
$var wire 1 P` \BANCO_REG|ALT_INV_registrador~450_q\ $end
$var wire 1 Q` \BANCO_REG|ALT_INV_registrador~1321_combout\ $end
$var wire 1 R` \BANCO_REG|ALT_INV_registrador~418_q\ $end
$var wire 1 S` \BANCO_REG|ALT_INV_registrador~386_q\ $end
$var wire 1 T` \BANCO_REG|ALT_INV_registrador~354_q\ $end
$var wire 1 U` \BANCO_REG|ALT_INV_registrador~322_q\ $end
$var wire 1 V` \BANCO_REG|ALT_INV_registrador~1320_combout\ $end
$var wire 1 W` \RAM1|ALT_INV_memRAM~519_q\ $end
$var wire 1 X` \RAM1|ALT_INV_memRAM~487_q\ $end
$var wire 1 Y` \RAM1|ALT_INV_memRAM~455_q\ $end
$var wire 1 Z` \RAM1|ALT_INV_memRAM~423_q\ $end
$var wire 1 [` \RAM1|ALT_INV_memRAM~2089_combout\ $end
$var wire 1 \` \RAM1|ALT_INV_memRAM~391_q\ $end
$var wire 1 ]` \RAM1|ALT_INV_memRAM~359_q\ $end
$var wire 1 ^` \RAM1|ALT_INV_memRAM~327_q\ $end
$var wire 1 _` \RAM1|ALT_INV_memRAM~295_q\ $end
$var wire 1 `` \RAM1|ALT_INV_memRAM~2088_combout\ $end
$var wire 1 a` \RAM1|ALT_INV_memRAM~263_q\ $end
$var wire 1 b` \RAM1|ALT_INV_memRAM~231_q\ $end
$var wire 1 c` \RAM1|ALT_INV_memRAM~199_q\ $end
$var wire 1 d` \RAM1|ALT_INV_memRAM~167_q\ $end
$var wire 1 e` \RAM1|ALT_INV_memRAM~2087_combout\ $end
$var wire 1 f` \RAM1|ALT_INV_memRAM~135_q\ $end
$var wire 1 g` \RAM1|ALT_INV_memRAM~103_q\ $end
$var wire 1 h` \RAM1|ALT_INV_memRAM~71_q\ $end
$var wire 1 i` \RAM1|ALT_INV_memRAM~39_q\ $end
$var wire 1 j` \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\ $end
$var wire 1 k` \decoderInstru1|ALT_INV_Equal9~0_combout\ $end
$var wire 1 l` \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\ $end
$var wire 1 m` \ULA1|ALT_INV_Equal0~8_combout\ $end
$var wire 1 n` \ULA1|ALT_INV_Equal0~7_combout\ $end
$var wire 1 o` \ULA1|ALT_INV_Equal0~6_combout\ $end
$var wire 1 p` \ULA1|ALT_INV_Equal0~5_combout\ $end
$var wire 1 q` \ULA1|ALT_INV_Equal0~4_combout\ $end
$var wire 1 r` \ULA1|ALT_INV_Equal0~3_combout\ $end
$var wire 1 s` \ULA1|ALT_INV_Equal0~2_combout\ $end
$var wire 1 t` \ULA1|ALT_INV_Equal0~1_combout\ $end
$var wire 1 u` \ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 v` \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 w` \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 x` \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 y` \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 z` \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 {` \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 |` \ULA1|ULA29|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 }` \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 ~` \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 !a \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 "a \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 #a \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 $a \ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 %a \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 &a \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 'a \ULA1|ULA27|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 (a \ULA1|ULA26|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 )a \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 *a \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 +a \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ,a \ULA1|ULA24|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 -a \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 .a \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 /a \ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 0a \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 1a \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 2a \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 3a \ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 4a \ULA1|ULA19|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 5a \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 6a \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 7a \ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 8a \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 9a \ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 :a \ULA1|ULA16|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 ;a \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 <a \ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 =a \ULA1|ULA14|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 >a \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 ?a \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 @a \ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Aa \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ba \ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ca \ULA1|ULA11|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Da \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ea \ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Fa \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Ga \BANCO_REG|ALT_INV_saidaA[9]~4_combout\ $end
$var wire 1 Ha \ULA1|ULA9|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Ia \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Ja \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ka \ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 La \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Ma \RAM1|ALT_INV_memRAM~2115_combout\ $end
$var wire 1 Na \RAM1|ALT_INV_memRAM~1864_q\ $end
$var wire 1 Oa \RAM1|ALT_INV_memRAM~1352_q\ $end
$var wire 1 Pa \RAM1|ALT_INV_memRAM~840_q\ $end
$var wire 1 Qa \RAM1|ALT_INV_memRAM~328_q\ $end
$var wire 1 Ra \RAM1|ALT_INV_memRAM~2114_combout\ $end
$var wire 1 Sa \RAM1|ALT_INV_memRAM~1736_q\ $end
$var wire 1 Ta \RAM1|ALT_INV_memRAM~1224_q\ $end
$var wire 1 Ua \RAM1|ALT_INV_memRAM~712_q\ $end
$var wire 1 Va \RAM1|ALT_INV_memRAM~200_q\ $end
$var wire 1 Wa \RAM1|ALT_INV_memRAM~2113_combout\ $end
$var wire 1 Xa \RAM1|ALT_INV_memRAM~1608_q\ $end
$var wire 1 Ya \RAM1|ALT_INV_memRAM~1096_q\ $end
$var wire 1 Za \RAM1|ALT_INV_memRAM~584_q\ $end
$var wire 1 [a \RAM1|ALT_INV_memRAM~72_q\ $end
$var wire 1 \a \RAM1|ALT_INV_memRAM~2112_combout\ $end
$var wire 1 ]a \RAM1|ALT_INV_memRAM~2111_combout\ $end
$var wire 1 ^a \RAM1|ALT_INV_memRAM~1960_q\ $end
$var wire 1 _a \RAM1|ALT_INV_memRAM~1448_q\ $end
$var wire 1 `a \RAM1|ALT_INV_memRAM~936_q\ $end
$var wire 1 aa \RAM1|ALT_INV_memRAM~424_q\ $end
$var wire 1 ba \RAM1|ALT_INV_memRAM~2110_combout\ $end
$var wire 1 ca \RAM1|ALT_INV_memRAM~1832_q\ $end
$var wire 1 da \RAM1|ALT_INV_memRAM~1320_q\ $end
$var wire 1 ea \RAM1|ALT_INV_memRAM~808_q\ $end
$var wire 1 fa \RAM1|ALT_INV_memRAM~296_q\ $end
$var wire 1 ga \RAM1|ALT_INV_memRAM~2109_combout\ $end
$var wire 1 ha \RAM1|ALT_INV_memRAM~1704_q\ $end
$var wire 1 ia \RAM1|ALT_INV_memRAM~1192_q\ $end
$var wire 1 ja \RAM1|ALT_INV_memRAM~680_q\ $end
$var wire 1 ka \RAM1|ALT_INV_memRAM~168_q\ $end
$var wire 1 la \RAM1|ALT_INV_memRAM~2108_combout\ $end
$var wire 1 ma \RAM1|ALT_INV_memRAM~1576_q\ $end
$var wire 1 na \RAM1|ALT_INV_memRAM~1064_q\ $end
$var wire 1 oa \RAM1|ALT_INV_memRAM~552_q\ $end
$var wire 1 pa \RAM1|ALT_INV_memRAM~40_q\ $end
$var wire 1 qa \BANCO_REG|ALT_INV_registrador~1365_combout\ $end
$var wire 1 ra \BANCO_REG|ALT_INV_registrador~1362_combout\ $end
$var wire 1 sa \BANCO_REG|ALT_INV_registrador~1358_combout\ $end
$var wire 1 ta \BANCO_REG|ALT_INV_registrador~1357_combout\ $end
$var wire 1 ua \BANCO_REG|ALT_INV_registrador~1355_combout\ $end
$var wire 1 va \BANCO_REG|ALT_INV_registrador~1354_combout\ $end
$var wire 1 wa \MUX_RD_RT|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 xa \ROM1|ALT_INV_memROM~25_combout\ $end
$var wire 1 ya \MUX_ULA_MEM|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 za \RAM1|ALT_INV_memRAM~2107_combout\ $end
$var wire 1 {a \RAM1|ALT_INV_memRAM~2106_combout\ $end
$var wire 1 |a \RAM1|ALT_INV_memRAM~2105_combout\ $end
$var wire 1 }a \RAM1|ALT_INV_memRAM~2055_q\ $end
$var wire 1 ~a \RAM1|ALT_INV_memRAM~2023_q\ $end
$var wire 1 !b \RAM1|ALT_INV_memRAM~1991_q\ $end
$var wire 1 "b \RAM1|ALT_INV_memRAM~1959_q\ $end
$var wire 1 #b \RAM1|ALT_INV_memRAM~2104_combout\ $end
$var wire 1 $b \RAM1|ALT_INV_memRAM~1927_q\ $end
$var wire 1 %b \RAM1|ALT_INV_memRAM~1895_q\ $end
$var wire 1 &b \RAM1|ALT_INV_memRAM~1863_q\ $end
$var wire 1 'b \RAM1|ALT_INV_memRAM~1831_q\ $end
$var wire 1 (b \RAM1|ALT_INV_memRAM~2103_combout\ $end
$var wire 1 )b \RAM1|ALT_INV_memRAM~1799_q\ $end
$var wire 1 *b \RAM1|ALT_INV_memRAM~1767_q\ $end
$var wire 1 +b \RAM1|ALT_INV_memRAM~1735_q\ $end
$var wire 1 ,b \RAM1|ALT_INV_memRAM~1703_q\ $end
$var wire 1 -b \RAM1|ALT_INV_memRAM~2102_combout\ $end
$var wire 1 .b \RAM1|ALT_INV_memRAM~1671_q\ $end
$var wire 1 /b \RAM1|ALT_INV_memRAM~1639_q\ $end
$var wire 1 0b \RAM1|ALT_INV_memRAM~1607_q\ $end
$var wire 1 1b \RAM1|ALT_INV_memRAM~1575_q\ $end
$var wire 1 2b \RAM1|ALT_INV_memRAM~2101_combout\ $end
$var wire 1 3b \RAM1|ALT_INV_memRAM~2100_combout\ $end
$var wire 1 4b \RAM1|ALT_INV_memRAM~1543_q\ $end
$var wire 1 5b \RAM1|ALT_INV_memRAM~1415_q\ $end
$var wire 1 6b \RAM1|ALT_INV_memRAM~1287_q\ $end
$var wire 1 7b \RAM1|ALT_INV_memRAM~1159_q\ $end
$var wire 1 8b \RAM1|ALT_INV_memRAM~2099_combout\ $end
$var wire 1 9b \RAM1|ALT_INV_memRAM~1511_q\ $end
$var wire 1 :b \RAM1|ALT_INV_memRAM~1383_q\ $end
$var wire 1 ;b \RAM1|ALT_INV_memRAM~1255_q\ $end
$var wire 1 <b \RAM1|ALT_INV_memRAM~1127_q\ $end
$var wire 1 =b \RAM1|ALT_INV_memRAM~2098_combout\ $end
$var wire 1 >b \RAM1|ALT_INV_memRAM~1479_q\ $end
$var wire 1 ?b \RAM1|ALT_INV_memRAM~1351_q\ $end
$var wire 1 @b \RAM1|ALT_INV_memRAM~1223_q\ $end
$var wire 1 Ab \RAM1|ALT_INV_memRAM~1095_q\ $end
$var wire 1 Bb \RAM1|ALT_INV_memRAM~2097_combout\ $end
$var wire 1 Cb \RAM1|ALT_INV_memRAM~1447_q\ $end
$var wire 1 Db \RAM1|ALT_INV_memRAM~1319_q\ $end
$var wire 1 Eb \RAM1|ALT_INV_memRAM~1191_q\ $end
$var wire 1 Fb \RAM1|ALT_INV_memRAM~1063_q\ $end
$var wire 1 Gb \RAM1|ALT_INV_memRAM~2096_combout\ $end
$var wire 1 Hb \RAM1|ALT_INV_memRAM~2095_combout\ $end
$var wire 1 Ib \RAM1|ALT_INV_memRAM~1031_q\ $end
$var wire 1 Jb \RAM1|ALT_INV_memRAM~999_q\ $end
$var wire 1 Kb \RAM1|ALT_INV_memRAM~967_q\ $end
$var wire 1 Lb \RAM1|ALT_INV_memRAM~935_q\ $end
$var wire 1 Mb \RAM1|ALT_INV_memRAM~2094_combout\ $end
$var wire 1 Nb \RAM1|ALT_INV_memRAM~903_q\ $end
$var wire 1 Ob \RAM1|ALT_INV_memRAM~871_q\ $end
$var wire 1 Pb \RAM1|ALT_INV_memRAM~839_q\ $end
$var wire 1 Qb \RAM1|ALT_INV_memRAM~807_q\ $end
$var wire 1 Rb \RAM1|ALT_INV_memRAM~2093_combout\ $end
$var wire 1 Sb \RAM1|ALT_INV_memRAM~775_q\ $end
$var wire 1 Tb \RAM1|ALT_INV_memRAM~743_q\ $end
$var wire 1 Ub \RAM1|ALT_INV_memRAM~711_q\ $end
$var wire 1 Vb \RAM1|ALT_INV_memRAM~679_q\ $end
$var wire 1 Wb \RAM1|ALT_INV_memRAM~2092_combout\ $end
$var wire 1 Xb \RAM1|ALT_INV_memRAM~647_q\ $end
$var wire 1 Yb \RAM1|ALT_INV_memRAM~615_q\ $end
$var wire 1 Zb \RAM1|ALT_INV_memRAM~583_q\ $end
$var wire 1 [b \RAM1|ALT_INV_memRAM~551_q\ $end
$var wire 1 \b \RAM1|ALT_INV_memRAM~2091_combout\ $end
$var wire 1 ]b \RAM1|ALT_INV_memRAM~2090_combout\ $end
$var wire 1 ^b \RAM1|ALT_INV_memRAM~1545_q\ $end
$var wire 1 _b \RAM1|ALT_INV_memRAM~1513_q\ $end
$var wire 1 `b \RAM1|ALT_INV_memRAM~1481_q\ $end
$var wire 1 ab \RAM1|ALT_INV_memRAM~1449_q\ $end
$var wire 1 bb \RAM1|ALT_INV_memRAM~2145_combout\ $end
$var wire 1 cb \RAM1|ALT_INV_memRAM~1033_q\ $end
$var wire 1 db \RAM1|ALT_INV_memRAM~1001_q\ $end
$var wire 1 eb \RAM1|ALT_INV_memRAM~969_q\ $end
$var wire 1 fb \RAM1|ALT_INV_memRAM~937_q\ $end
$var wire 1 gb \RAM1|ALT_INV_memRAM~2144_combout\ $end
$var wire 1 hb \RAM1|ALT_INV_memRAM~521_q\ $end
$var wire 1 ib \RAM1|ALT_INV_memRAM~489_q\ $end
$var wire 1 jb \RAM1|ALT_INV_memRAM~457_q\ $end
$var wire 1 kb \RAM1|ALT_INV_memRAM~425_q\ $end
$var wire 1 lb \RAM1|ALT_INV_memRAM~2143_combout\ $end
$var wire 1 mb \RAM1|ALT_INV_memRAM~2142_combout\ $end
$var wire 1 nb \RAM1|ALT_INV_memRAM~1929_q\ $end
$var wire 1 ob \RAM1|ALT_INV_memRAM~1417_q\ $end
$var wire 1 pb \RAM1|ALT_INV_memRAM~905_q\ $end
$var wire 1 qb \RAM1|ALT_INV_memRAM~393_q\ $end
$var wire 1 rb \RAM1|ALT_INV_memRAM~2141_combout\ $end
$var wire 1 sb \RAM1|ALT_INV_memRAM~1897_q\ $end
$var wire 1 tb \RAM1|ALT_INV_memRAM~1385_q\ $end
$var wire 1 ub \RAM1|ALT_INV_memRAM~873_q\ $end
$var wire 1 vb \RAM1|ALT_INV_memRAM~361_q\ $end
$var wire 1 wb \RAM1|ALT_INV_memRAM~2140_combout\ $end
$var wire 1 xb \RAM1|ALT_INV_memRAM~1865_q\ $end
$var wire 1 yb \RAM1|ALT_INV_memRAM~1353_q\ $end
$var wire 1 zb \RAM1|ALT_INV_memRAM~841_q\ $end
$var wire 1 {b \RAM1|ALT_INV_memRAM~329_q\ $end
$var wire 1 |b \RAM1|ALT_INV_memRAM~2139_combout\ $end
$var wire 1 }b \RAM1|ALT_INV_memRAM~1833_q\ $end
$var wire 1 ~b \RAM1|ALT_INV_memRAM~1321_q\ $end
$var wire 1 !c \RAM1|ALT_INV_memRAM~809_q\ $end
$var wire 1 "c \RAM1|ALT_INV_memRAM~297_q\ $end
$var wire 1 #c \RAM1|ALT_INV_memRAM~2138_combout\ $end
$var wire 1 $c \RAM1|ALT_INV_memRAM~2137_combout\ $end
$var wire 1 %c \RAM1|ALT_INV_memRAM~1801_q\ $end
$var wire 1 &c \RAM1|ALT_INV_memRAM~1769_q\ $end
$var wire 1 'c \RAM1|ALT_INV_memRAM~1737_q\ $end
$var wire 1 (c \RAM1|ALT_INV_memRAM~1705_q\ $end
$var wire 1 )c \RAM1|ALT_INV_memRAM~2136_combout\ $end
$var wire 1 *c \RAM1|ALT_INV_memRAM~1289_q\ $end
$var wire 1 +c \RAM1|ALT_INV_memRAM~1257_q\ $end
$var wire 1 ,c \RAM1|ALT_INV_memRAM~1225_q\ $end
$var wire 1 -c \RAM1|ALT_INV_memRAM~1193_q\ $end
$var wire 1 .c \RAM1|ALT_INV_memRAM~2135_combout\ $end
$var wire 1 /c \RAM1|ALT_INV_memRAM~777_q\ $end
$var wire 1 0c \RAM1|ALT_INV_memRAM~745_q\ $end
$var wire 1 1c \RAM1|ALT_INV_memRAM~713_q\ $end
$var wire 1 2c \RAM1|ALT_INV_memRAM~681_q\ $end
$var wire 1 3c \RAM1|ALT_INV_memRAM~2134_combout\ $end
$var wire 1 4c \RAM1|ALT_INV_memRAM~265_q\ $end
$var wire 1 5c \RAM1|ALT_INV_memRAM~233_q\ $end
$var wire 1 6c \RAM1|ALT_INV_memRAM~201_q\ $end
$var wire 1 7c \RAM1|ALT_INV_memRAM~169_q\ $end
$var wire 1 8c \RAM1|ALT_INV_memRAM~2133_combout\ $end
$var wire 1 9c \RAM1|ALT_INV_memRAM~2132_combout\ $end
$var wire 1 :c \RAM1|ALT_INV_memRAM~1673_q\ $end
$var wire 1 ;c \RAM1|ALT_INV_memRAM~1641_q\ $end
$var wire 1 <c \RAM1|ALT_INV_memRAM~1609_q\ $end
$var wire 1 =c \RAM1|ALT_INV_memRAM~1577_q\ $end
$var wire 1 >c \RAM1|ALT_INV_memRAM~2131_combout\ $end
$var wire 1 ?c \RAM1|ALT_INV_memRAM~1161_q\ $end
$var wire 1 @c \RAM1|ALT_INV_memRAM~1129_q\ $end
$var wire 1 Ac \RAM1|ALT_INV_memRAM~1097_q\ $end
$var wire 1 Bc \RAM1|ALT_INV_memRAM~1065_q\ $end
$var wire 1 Cc \RAM1|ALT_INV_memRAM~2130_combout\ $end
$var wire 1 Dc \RAM1|ALT_INV_memRAM~649_q\ $end
$var wire 1 Ec \RAM1|ALT_INV_memRAM~617_q\ $end
$var wire 1 Fc \RAM1|ALT_INV_memRAM~585_q\ $end
$var wire 1 Gc \RAM1|ALT_INV_memRAM~553_q\ $end
$var wire 1 Hc \RAM1|ALT_INV_memRAM~2129_combout\ $end
$var wire 1 Ic \RAM1|ALT_INV_memRAM~137_q\ $end
$var wire 1 Jc \RAM1|ALT_INV_memRAM~105_q\ $end
$var wire 1 Kc \RAM1|ALT_INV_memRAM~73_q\ $end
$var wire 1 Lc \RAM1|ALT_INV_memRAM~41_q\ $end
$var wire 1 Mc \MUX_ULA_MEM|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 Nc \RAM1|ALT_INV_memRAM~2128_combout\ $end
$var wire 1 Oc \RAM1|ALT_INV_memRAM~2127_combout\ $end
$var wire 1 Pc \RAM1|ALT_INV_memRAM~2126_combout\ $end
$var wire 1 Qc \RAM1|ALT_INV_memRAM~2056_q\ $end
$var wire 1 Rc \RAM1|ALT_INV_memRAM~1544_q\ $end
$var wire 1 Sc \RAM1|ALT_INV_memRAM~1032_q\ $end
$var wire 1 Tc \RAM1|ALT_INV_memRAM~520_q\ $end
$var wire 1 Uc \RAM1|ALT_INV_memRAM~2125_combout\ $end
$var wire 1 Vc \RAM1|ALT_INV_memRAM~1928_q\ $end
$var wire 1 Wc \RAM1|ALT_INV_memRAM~1416_q\ $end
$var wire 1 Xc \RAM1|ALT_INV_memRAM~904_q\ $end
$var wire 1 Yc \RAM1|ALT_INV_memRAM~392_q\ $end
$var wire 1 Zc \RAM1|ALT_INV_memRAM~2124_combout\ $end
$var wire 1 [c \RAM1|ALT_INV_memRAM~1800_q\ $end
$var wire 1 \c \RAM1|ALT_INV_memRAM~1288_q\ $end
$var wire 1 ]c \RAM1|ALT_INV_memRAM~776_q\ $end
$var wire 1 ^c \RAM1|ALT_INV_memRAM~264_q\ $end
$var wire 1 _c \RAM1|ALT_INV_memRAM~2123_combout\ $end
$var wire 1 `c \RAM1|ALT_INV_memRAM~1672_q\ $end
$var wire 1 ac \RAM1|ALT_INV_memRAM~1160_q\ $end
$var wire 1 bc \RAM1|ALT_INV_memRAM~648_q\ $end
$var wire 1 cc \RAM1|ALT_INV_memRAM~136_q\ $end
$var wire 1 dc \RAM1|ALT_INV_memRAM~2122_combout\ $end
$var wire 1 ec \RAM1|ALT_INV_memRAM~2121_combout\ $end
$var wire 1 fc \RAM1|ALT_INV_memRAM~2024_q\ $end
$var wire 1 gc \RAM1|ALT_INV_memRAM~1512_q\ $end
$var wire 1 hc \RAM1|ALT_INV_memRAM~1000_q\ $end
$var wire 1 ic \RAM1|ALT_INV_memRAM~488_q\ $end
$var wire 1 jc \RAM1|ALT_INV_memRAM~2120_combout\ $end
$var wire 1 kc \RAM1|ALT_INV_memRAM~1896_q\ $end
$var wire 1 lc \RAM1|ALT_INV_memRAM~1384_q\ $end
$var wire 1 mc \RAM1|ALT_INV_memRAM~872_q\ $end
$var wire 1 nc \RAM1|ALT_INV_memRAM~360_q\ $end
$var wire 1 oc \RAM1|ALT_INV_memRAM~2119_combout\ $end
$var wire 1 pc \RAM1|ALT_INV_memRAM~1768_q\ $end
$var wire 1 qc \RAM1|ALT_INV_memRAM~1256_q\ $end
$var wire 1 rc \RAM1|ALT_INV_memRAM~744_q\ $end
$var wire 1 sc \RAM1|ALT_INV_memRAM~232_q\ $end
$var wire 1 tc \RAM1|ALT_INV_memRAM~2118_combout\ $end
$var wire 1 uc \RAM1|ALT_INV_memRAM~1640_q\ $end
$var wire 1 vc \RAM1|ALT_INV_memRAM~1128_q\ $end
$var wire 1 wc \RAM1|ALT_INV_memRAM~616_q\ $end
$var wire 1 xc \RAM1|ALT_INV_memRAM~104_q\ $end
$var wire 1 yc \RAM1|ALT_INV_memRAM~2117_combout\ $end
$var wire 1 zc \RAM1|ALT_INV_memRAM~2116_combout\ $end
$var wire 1 {c \RAM1|ALT_INV_memRAM~1992_q\ $end
$var wire 1 |c \RAM1|ALT_INV_memRAM~1480_q\ $end
$var wire 1 }c \RAM1|ALT_INV_memRAM~968_q\ $end
$var wire 1 ~c \RAM1|ALT_INV_memRAM~456_q\ $end
$var wire 1 !d \RAM1|ALT_INV_memRAM~331_q\ $end
$var wire 1 "d \RAM1|ALT_INV_memRAM~2177_combout\ $end
$var wire 1 #d \RAM1|ALT_INV_memRAM~1739_q\ $end
$var wire 1 $d \RAM1|ALT_INV_memRAM~1227_q\ $end
$var wire 1 %d \RAM1|ALT_INV_memRAM~715_q\ $end
$var wire 1 &d \RAM1|ALT_INV_memRAM~203_q\ $end
$var wire 1 'd \RAM1|ALT_INV_memRAM~2176_combout\ $end
$var wire 1 (d \RAM1|ALT_INV_memRAM~1611_q\ $end
$var wire 1 )d \RAM1|ALT_INV_memRAM~1099_q\ $end
$var wire 1 *d \RAM1|ALT_INV_memRAM~587_q\ $end
$var wire 1 +d \RAM1|ALT_INV_memRAM~75_q\ $end
$var wire 1 ,d \RAM1|ALT_INV_memRAM~2175_combout\ $end
$var wire 1 -d \RAM1|ALT_INV_memRAM~2174_combout\ $end
$var wire 1 .d \RAM1|ALT_INV_memRAM~1963_q\ $end
$var wire 1 /d \RAM1|ALT_INV_memRAM~1451_q\ $end
$var wire 1 0d \RAM1|ALT_INV_memRAM~939_q\ $end
$var wire 1 1d \RAM1|ALT_INV_memRAM~427_q\ $end
$var wire 1 2d \RAM1|ALT_INV_memRAM~2173_combout\ $end
$var wire 1 3d \RAM1|ALT_INV_memRAM~1835_q\ $end
$var wire 1 4d \RAM1|ALT_INV_memRAM~1323_q\ $end
$var wire 1 5d \RAM1|ALT_INV_memRAM~811_q\ $end
$var wire 1 6d \RAM1|ALT_INV_memRAM~299_q\ $end
$var wire 1 7d \RAM1|ALT_INV_memRAM~2172_combout\ $end
$var wire 1 8d \RAM1|ALT_INV_memRAM~1707_q\ $end
$var wire 1 9d \RAM1|ALT_INV_memRAM~1195_q\ $end
$var wire 1 :d \RAM1|ALT_INV_memRAM~683_q\ $end
$var wire 1 ;d \RAM1|ALT_INV_memRAM~171_q\ $end
$var wire 1 <d \RAM1|ALT_INV_memRAM~2171_combout\ $end
$var wire 1 =d \RAM1|ALT_INV_memRAM~1579_q\ $end
$var wire 1 >d \RAM1|ALT_INV_memRAM~1067_q\ $end
$var wire 1 ?d \RAM1|ALT_INV_memRAM~555_q\ $end
$var wire 1 @d \RAM1|ALT_INV_memRAM~43_q\ $end
$var wire 1 Ad \MUX_ULA_MEM|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 Bd \RAM1|ALT_INV_memRAM~2170_combout\ $end
$var wire 1 Cd \RAM1|ALT_INV_memRAM~2169_combout\ $end
$var wire 1 Dd \RAM1|ALT_INV_memRAM~2168_combout\ $end
$var wire 1 Ed \RAM1|ALT_INV_memRAM~2058_q\ $end
$var wire 1 Fd \RAM1|ALT_INV_memRAM~1930_q\ $end
$var wire 1 Gd \RAM1|ALT_INV_memRAM~1802_q\ $end
$var wire 1 Hd \RAM1|ALT_INV_memRAM~1674_q\ $end
$var wire 1 Id \RAM1|ALT_INV_memRAM~2167_combout\ $end
$var wire 1 Jd \RAM1|ALT_INV_memRAM~2026_q\ $end
$var wire 1 Kd \RAM1|ALT_INV_memRAM~1898_q\ $end
$var wire 1 Ld \RAM1|ALT_INV_memRAM~1770_q\ $end
$var wire 1 Md \RAM1|ALT_INV_memRAM~1642_q\ $end
$var wire 1 Nd \RAM1|ALT_INV_memRAM~2166_combout\ $end
$var wire 1 Od \RAM1|ALT_INV_memRAM~1994_q\ $end
$var wire 1 Pd \RAM1|ALT_INV_memRAM~1866_q\ $end
$var wire 1 Qd \RAM1|ALT_INV_memRAM~1738_q\ $end
$var wire 1 Rd \RAM1|ALT_INV_memRAM~1610_q\ $end
$var wire 1 Sd \RAM1|ALT_INV_memRAM~2165_combout\ $end
$var wire 1 Td \RAM1|ALT_INV_memRAM~1962_q\ $end
$var wire 1 Ud \RAM1|ALT_INV_memRAM~1834_q\ $end
$var wire 1 Vd \RAM1|ALT_INV_memRAM~1706_q\ $end
$var wire 1 Wd \RAM1|ALT_INV_memRAM~1578_q\ $end
$var wire 1 Xd \RAM1|ALT_INV_memRAM~2164_combout\ $end
$var wire 1 Yd \RAM1|ALT_INV_memRAM~2163_combout\ $end
$var wire 1 Zd \RAM1|ALT_INV_memRAM~1546_q\ $end
$var wire 1 [d \RAM1|ALT_INV_memRAM~1418_q\ $end
$var wire 1 \d \RAM1|ALT_INV_memRAM~1290_q\ $end
$var wire 1 ]d \RAM1|ALT_INV_memRAM~1162_q\ $end
$var wire 1 ^d \RAM1|ALT_INV_memRAM~2162_combout\ $end
$var wire 1 _d \RAM1|ALT_INV_memRAM~1514_q\ $end
$var wire 1 `d \RAM1|ALT_INV_memRAM~1386_q\ $end
$var wire 1 ad \RAM1|ALT_INV_memRAM~1258_q\ $end
$var wire 1 bd \RAM1|ALT_INV_memRAM~1130_q\ $end
$var wire 1 cd \RAM1|ALT_INV_memRAM~2161_combout\ $end
$var wire 1 dd \RAM1|ALT_INV_memRAM~1482_q\ $end
$var wire 1 ed \RAM1|ALT_INV_memRAM~1354_q\ $end
$var wire 1 fd \RAM1|ALT_INV_memRAM~1226_q\ $end
$var wire 1 gd \RAM1|ALT_INV_memRAM~1098_q\ $end
$var wire 1 hd \RAM1|ALT_INV_memRAM~2160_combout\ $end
$var wire 1 id \RAM1|ALT_INV_memRAM~1450_q\ $end
$var wire 1 jd \RAM1|ALT_INV_memRAM~1322_q\ $end
$var wire 1 kd \RAM1|ALT_INV_memRAM~1194_q\ $end
$var wire 1 ld \RAM1|ALT_INV_memRAM~1066_q\ $end
$var wire 1 md \RAM1|ALT_INV_memRAM~2159_combout\ $end
$var wire 1 nd \RAM1|ALT_INV_memRAM~2158_combout\ $end
$var wire 1 od \RAM1|ALT_INV_memRAM~1034_q\ $end
$var wire 1 pd \RAM1|ALT_INV_memRAM~906_q\ $end
$var wire 1 qd \RAM1|ALT_INV_memRAM~778_q\ $end
$var wire 1 rd \RAM1|ALT_INV_memRAM~650_q\ $end
$var wire 1 sd \RAM1|ALT_INV_memRAM~2157_combout\ $end
$var wire 1 td \RAM1|ALT_INV_memRAM~1002_q\ $end
$var wire 1 ud \RAM1|ALT_INV_memRAM~874_q\ $end
$var wire 1 vd \RAM1|ALT_INV_memRAM~746_q\ $end
$var wire 1 wd \RAM1|ALT_INV_memRAM~618_q\ $end
$var wire 1 xd \RAM1|ALT_INV_memRAM~2156_combout\ $end
$var wire 1 yd \RAM1|ALT_INV_memRAM~970_q\ $end
$var wire 1 zd \RAM1|ALT_INV_memRAM~842_q\ $end
$var wire 1 {d \RAM1|ALT_INV_memRAM~714_q\ $end
$var wire 1 |d \RAM1|ALT_INV_memRAM~586_q\ $end
$var wire 1 }d \RAM1|ALT_INV_memRAM~2155_combout\ $end
$var wire 1 ~d \RAM1|ALT_INV_memRAM~938_q\ $end
$var wire 1 !e \RAM1|ALT_INV_memRAM~810_q\ $end
$var wire 1 "e \RAM1|ALT_INV_memRAM~682_q\ $end
$var wire 1 #e \RAM1|ALT_INV_memRAM~554_q\ $end
$var wire 1 $e \RAM1|ALT_INV_memRAM~2154_combout\ $end
$var wire 1 %e \RAM1|ALT_INV_memRAM~2153_combout\ $end
$var wire 1 &e \RAM1|ALT_INV_memRAM~522_q\ $end
$var wire 1 'e \RAM1|ALT_INV_memRAM~394_q\ $end
$var wire 1 (e \RAM1|ALT_INV_memRAM~266_q\ $end
$var wire 1 )e \RAM1|ALT_INV_memRAM~138_q\ $end
$var wire 1 *e \RAM1|ALT_INV_memRAM~2152_combout\ $end
$var wire 1 +e \RAM1|ALT_INV_memRAM~490_q\ $end
$var wire 1 ,e \RAM1|ALT_INV_memRAM~362_q\ $end
$var wire 1 -e \RAM1|ALT_INV_memRAM~234_q\ $end
$var wire 1 .e \RAM1|ALT_INV_memRAM~106_q\ $end
$var wire 1 /e \RAM1|ALT_INV_memRAM~2151_combout\ $end
$var wire 1 0e \RAM1|ALT_INV_memRAM~458_q\ $end
$var wire 1 1e \RAM1|ALT_INV_memRAM~330_q\ $end
$var wire 1 2e \RAM1|ALT_INV_memRAM~202_q\ $end
$var wire 1 3e \RAM1|ALT_INV_memRAM~74_q\ $end
$var wire 1 4e \RAM1|ALT_INV_memRAM~2150_combout\ $end
$var wire 1 5e \RAM1|ALT_INV_memRAM~426_q\ $end
$var wire 1 6e \RAM1|ALT_INV_memRAM~298_q\ $end
$var wire 1 7e \RAM1|ALT_INV_memRAM~170_q\ $end
$var wire 1 8e \RAM1|ALT_INV_memRAM~42_q\ $end
$var wire 1 9e \MUX_ULA_MEM|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 :e \RAM1|ALT_INV_memRAM~2149_combout\ $end
$var wire 1 ;e \RAM1|ALT_INV_memRAM~2148_combout\ $end
$var wire 1 <e \RAM1|ALT_INV_memRAM~2147_combout\ $end
$var wire 1 =e \RAM1|ALT_INV_memRAM~2057_q\ $end
$var wire 1 >e \RAM1|ALT_INV_memRAM~2025_q\ $end
$var wire 1 ?e \RAM1|ALT_INV_memRAM~1993_q\ $end
$var wire 1 @e \RAM1|ALT_INV_memRAM~1961_q\ $end
$var wire 1 Ae \RAM1|ALT_INV_memRAM~2146_combout\ $end
$var wire 1 Be \RAM1|ALT_INV_memRAM~2208_combout\ $end
$var wire 1 Ce \RAM1|ALT_INV_memRAM~1996_q\ $end
$var wire 1 De \RAM1|ALT_INV_memRAM~1484_q\ $end
$var wire 1 Ee \RAM1|ALT_INV_memRAM~972_q\ $end
$var wire 1 Fe \RAM1|ALT_INV_memRAM~460_q\ $end
$var wire 1 Ge \RAM1|ALT_INV_memRAM~2207_combout\ $end
$var wire 1 He \RAM1|ALT_INV_memRAM~1964_q\ $end
$var wire 1 Ie \RAM1|ALT_INV_memRAM~1452_q\ $end
$var wire 1 Je \RAM1|ALT_INV_memRAM~940_q\ $end
$var wire 1 Ke \RAM1|ALT_INV_memRAM~428_q\ $end
$var wire 1 Le \RAM1|ALT_INV_memRAM~2206_combout\ $end
$var wire 1 Me \RAM1|ALT_INV_memRAM~2205_combout\ $end
$var wire 1 Ne \RAM1|ALT_INV_memRAM~1932_q\ $end
$var wire 1 Oe \RAM1|ALT_INV_memRAM~1900_q\ $end
$var wire 1 Pe \RAM1|ALT_INV_memRAM~1868_q\ $end
$var wire 1 Qe \RAM1|ALT_INV_memRAM~1836_q\ $end
$var wire 1 Re \RAM1|ALT_INV_memRAM~2204_combout\ $end
$var wire 1 Se \RAM1|ALT_INV_memRAM~1420_q\ $end
$var wire 1 Te \RAM1|ALT_INV_memRAM~1388_q\ $end
$var wire 1 Ue \RAM1|ALT_INV_memRAM~1356_q\ $end
$var wire 1 Ve \RAM1|ALT_INV_memRAM~1324_q\ $end
$var wire 1 We \RAM1|ALT_INV_memRAM~2203_combout\ $end
$var wire 1 Xe \RAM1|ALT_INV_memRAM~908_q\ $end
$var wire 1 Ye \RAM1|ALT_INV_memRAM~876_q\ $end
$var wire 1 Ze \RAM1|ALT_INV_memRAM~844_q\ $end
$var wire 1 [e \RAM1|ALT_INV_memRAM~812_q\ $end
$var wire 1 \e \RAM1|ALT_INV_memRAM~2202_combout\ $end
$var wire 1 ]e \RAM1|ALT_INV_memRAM~396_q\ $end
$var wire 1 ^e \RAM1|ALT_INV_memRAM~364_q\ $end
$var wire 1 _e \RAM1|ALT_INV_memRAM~332_q\ $end
$var wire 1 `e \RAM1|ALT_INV_memRAM~300_q\ $end
$var wire 1 ae \RAM1|ALT_INV_memRAM~2201_combout\ $end
$var wire 1 be \RAM1|ALT_INV_memRAM~2200_combout\ $end
$var wire 1 ce \RAM1|ALT_INV_memRAM~1804_q\ $end
$var wire 1 de \RAM1|ALT_INV_memRAM~1772_q\ $end
$var wire 1 ee \RAM1|ALT_INV_memRAM~1740_q\ $end
$var wire 1 fe \RAM1|ALT_INV_memRAM~1708_q\ $end
$var wire 1 ge \RAM1|ALT_INV_memRAM~2199_combout\ $end
$var wire 1 he \RAM1|ALT_INV_memRAM~1292_q\ $end
$var wire 1 ie \RAM1|ALT_INV_memRAM~1260_q\ $end
$var wire 1 je \RAM1|ALT_INV_memRAM~1228_q\ $end
$var wire 1 ke \RAM1|ALT_INV_memRAM~1196_q\ $end
$var wire 1 le \RAM1|ALT_INV_memRAM~2198_combout\ $end
$var wire 1 me \RAM1|ALT_INV_memRAM~780_q\ $end
$var wire 1 ne \RAM1|ALT_INV_memRAM~748_q\ $end
$var wire 1 oe \RAM1|ALT_INV_memRAM~716_q\ $end
$var wire 1 pe \RAM1|ALT_INV_memRAM~684_q\ $end
$var wire 1 qe \RAM1|ALT_INV_memRAM~2197_combout\ $end
$var wire 1 re \RAM1|ALT_INV_memRAM~268_q\ $end
$var wire 1 se \RAM1|ALT_INV_memRAM~236_q\ $end
$var wire 1 te \RAM1|ALT_INV_memRAM~204_q\ $end
$var wire 1 ue \RAM1|ALT_INV_memRAM~172_q\ $end
$var wire 1 ve \RAM1|ALT_INV_memRAM~2196_combout\ $end
$var wire 1 we \RAM1|ALT_INV_memRAM~2195_combout\ $end
$var wire 1 xe \RAM1|ALT_INV_memRAM~1676_q\ $end
$var wire 1 ye \RAM1|ALT_INV_memRAM~1644_q\ $end
$var wire 1 ze \RAM1|ALT_INV_memRAM~1612_q\ $end
$var wire 1 {e \RAM1|ALT_INV_memRAM~1580_q\ $end
$var wire 1 |e \RAM1|ALT_INV_memRAM~2194_combout\ $end
$var wire 1 }e \RAM1|ALT_INV_memRAM~1164_q\ $end
$var wire 1 ~e \RAM1|ALT_INV_memRAM~1132_q\ $end
$var wire 1 !f \RAM1|ALT_INV_memRAM~1100_q\ $end
$var wire 1 "f \RAM1|ALT_INV_memRAM~1068_q\ $end
$var wire 1 #f \RAM1|ALT_INV_memRAM~2193_combout\ $end
$var wire 1 $f \RAM1|ALT_INV_memRAM~652_q\ $end
$var wire 1 %f \RAM1|ALT_INV_memRAM~620_q\ $end
$var wire 1 &f \RAM1|ALT_INV_memRAM~588_q\ $end
$var wire 1 'f \RAM1|ALT_INV_memRAM~556_q\ $end
$var wire 1 (f \RAM1|ALT_INV_memRAM~2192_combout\ $end
$var wire 1 )f \RAM1|ALT_INV_memRAM~140_q\ $end
$var wire 1 *f \RAM1|ALT_INV_memRAM~108_q\ $end
$var wire 1 +f \RAM1|ALT_INV_memRAM~76_q\ $end
$var wire 1 ,f \RAM1|ALT_INV_memRAM~44_q\ $end
$var wire 1 -f \MUX_ULA_MEM|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 .f \RAM1|ALT_INV_memRAM~2191_combout\ $end
$var wire 1 /f \RAM1|ALT_INV_memRAM~2190_combout\ $end
$var wire 1 0f \RAM1|ALT_INV_memRAM~2189_combout\ $end
$var wire 1 1f \RAM1|ALT_INV_memRAM~2059_q\ $end
$var wire 1 2f \RAM1|ALT_INV_memRAM~1931_q\ $end
$var wire 1 3f \RAM1|ALT_INV_memRAM~1803_q\ $end
$var wire 1 4f \RAM1|ALT_INV_memRAM~1675_q\ $end
$var wire 1 5f \RAM1|ALT_INV_memRAM~2188_combout\ $end
$var wire 1 6f \RAM1|ALT_INV_memRAM~1547_q\ $end
$var wire 1 7f \RAM1|ALT_INV_memRAM~1419_q\ $end
$var wire 1 8f \RAM1|ALT_INV_memRAM~1291_q\ $end
$var wire 1 9f \RAM1|ALT_INV_memRAM~1163_q\ $end
$var wire 1 :f \RAM1|ALT_INV_memRAM~2187_combout\ $end
$var wire 1 ;f \RAM1|ALT_INV_memRAM~1035_q\ $end
$var wire 1 <f \RAM1|ALT_INV_memRAM~907_q\ $end
$var wire 1 =f \RAM1|ALT_INV_memRAM~779_q\ $end
$var wire 1 >f \RAM1|ALT_INV_memRAM~651_q\ $end
$var wire 1 ?f \RAM1|ALT_INV_memRAM~2186_combout\ $end
$var wire 1 @f \RAM1|ALT_INV_memRAM~523_q\ $end
$var wire 1 Af \RAM1|ALT_INV_memRAM~395_q\ $end
$var wire 1 Bf \RAM1|ALT_INV_memRAM~267_q\ $end
$var wire 1 Cf \RAM1|ALT_INV_memRAM~139_q\ $end
$var wire 1 Df \RAM1|ALT_INV_memRAM~2185_combout\ $end
$var wire 1 Ef \RAM1|ALT_INV_memRAM~2184_combout\ $end
$var wire 1 Ff \RAM1|ALT_INV_memRAM~2027_q\ $end
$var wire 1 Gf \RAM1|ALT_INV_memRAM~1515_q\ $end
$var wire 1 Hf \RAM1|ALT_INV_memRAM~1003_q\ $end
$var wire 1 If \RAM1|ALT_INV_memRAM~491_q\ $end
$var wire 1 Jf \RAM1|ALT_INV_memRAM~2183_combout\ $end
$var wire 1 Kf \RAM1|ALT_INV_memRAM~1899_q\ $end
$var wire 1 Lf \RAM1|ALT_INV_memRAM~1387_q\ $end
$var wire 1 Mf \RAM1|ALT_INV_memRAM~875_q\ $end
$var wire 1 Nf \RAM1|ALT_INV_memRAM~363_q\ $end
$var wire 1 Of \RAM1|ALT_INV_memRAM~2182_combout\ $end
$var wire 1 Pf \RAM1|ALT_INV_memRAM~1771_q\ $end
$var wire 1 Qf \RAM1|ALT_INV_memRAM~1259_q\ $end
$var wire 1 Rf \RAM1|ALT_INV_memRAM~747_q\ $end
$var wire 1 Sf \RAM1|ALT_INV_memRAM~235_q\ $end
$var wire 1 Tf \RAM1|ALT_INV_memRAM~2181_combout\ $end
$var wire 1 Uf \RAM1|ALT_INV_memRAM~1643_q\ $end
$var wire 1 Vf \RAM1|ALT_INV_memRAM~1131_q\ $end
$var wire 1 Wf \RAM1|ALT_INV_memRAM~619_q\ $end
$var wire 1 Xf \RAM1|ALT_INV_memRAM~107_q\ $end
$var wire 1 Yf \RAM1|ALT_INV_memRAM~2180_combout\ $end
$var wire 1 Zf \RAM1|ALT_INV_memRAM~2179_combout\ $end
$var wire 1 [f \RAM1|ALT_INV_memRAM~1995_q\ $end
$var wire 1 \f \RAM1|ALT_INV_memRAM~1483_q\ $end
$var wire 1 ]f \RAM1|ALT_INV_memRAM~971_q\ $end
$var wire 1 ^f \RAM1|ALT_INV_memRAM~459_q\ $end
$var wire 1 _f \RAM1|ALT_INV_memRAM~2178_combout\ $end
$var wire 1 `f \RAM1|ALT_INV_memRAM~1867_q\ $end
$var wire 1 af \RAM1|ALT_INV_memRAM~1355_q\ $end
$var wire 1 bf \RAM1|ALT_INV_memRAM~843_q\ $end
$var wire 1 cf \RAM1|ALT_INV_memRAM~718_q\ $end
$var wire 1 df \RAM1|ALT_INV_memRAM~206_q\ $end
$var wire 1 ef \RAM1|ALT_INV_memRAM~2239_combout\ $end
$var wire 1 ff \RAM1|ALT_INV_memRAM~1614_q\ $end
$var wire 1 gf \RAM1|ALT_INV_memRAM~1102_q\ $end
$var wire 1 hf \RAM1|ALT_INV_memRAM~590_q\ $end
$var wire 1 if \RAM1|ALT_INV_memRAM~78_q\ $end
$var wire 1 jf \RAM1|ALT_INV_memRAM~2238_combout\ $end
$var wire 1 kf \RAM1|ALT_INV_memRAM~2237_combout\ $end
$var wire 1 lf \RAM1|ALT_INV_memRAM~1966_q\ $end
$var wire 1 mf \RAM1|ALT_INV_memRAM~1454_q\ $end
$var wire 1 nf \RAM1|ALT_INV_memRAM~942_q\ $end
$var wire 1 of \RAM1|ALT_INV_memRAM~430_q\ $end
$var wire 1 pf \RAM1|ALT_INV_memRAM~2236_combout\ $end
$var wire 1 qf \RAM1|ALT_INV_memRAM~1838_q\ $end
$var wire 1 rf \RAM1|ALT_INV_memRAM~1326_q\ $end
$var wire 1 sf \RAM1|ALT_INV_memRAM~814_q\ $end
$var wire 1 tf \RAM1|ALT_INV_memRAM~302_q\ $end
$var wire 1 uf \RAM1|ALT_INV_memRAM~2235_combout\ $end
$var wire 1 vf \RAM1|ALT_INV_memRAM~1710_q\ $end
$var wire 1 wf \RAM1|ALT_INV_memRAM~1198_q\ $end
$var wire 1 xf \RAM1|ALT_INV_memRAM~686_q\ $end
$var wire 1 yf \RAM1|ALT_INV_memRAM~174_q\ $end
$var wire 1 zf \RAM1|ALT_INV_memRAM~2234_combout\ $end
$var wire 1 {f \RAM1|ALT_INV_memRAM~1582_q\ $end
$var wire 1 |f \RAM1|ALT_INV_memRAM~1070_q\ $end
$var wire 1 }f \RAM1|ALT_INV_memRAM~558_q\ $end
$var wire 1 ~f \RAM1|ALT_INV_memRAM~46_q\ $end
$var wire 1 !g \RAM1|ALT_INV_memRAM~2233_combout\ $end
$var wire 1 "g \RAM1|ALT_INV_memRAM~2232_combout\ $end
$var wire 1 #g \RAM1|ALT_INV_memRAM~2231_combout\ $end
$var wire 1 $g \RAM1|ALT_INV_memRAM~2061_q\ $end
$var wire 1 %g \RAM1|ALT_INV_memRAM~1933_q\ $end
$var wire 1 &g \RAM1|ALT_INV_memRAM~1805_q\ $end
$var wire 1 'g \RAM1|ALT_INV_memRAM~1677_q\ $end
$var wire 1 (g \RAM1|ALT_INV_memRAM~2230_combout\ $end
$var wire 1 )g \RAM1|ALT_INV_memRAM~2029_q\ $end
$var wire 1 *g \RAM1|ALT_INV_memRAM~1901_q\ $end
$var wire 1 +g \RAM1|ALT_INV_memRAM~1773_q\ $end
$var wire 1 ,g \RAM1|ALT_INV_memRAM~1645_q\ $end
$var wire 1 -g \RAM1|ALT_INV_memRAM~2229_combout\ $end
$var wire 1 .g \RAM1|ALT_INV_memRAM~1997_q\ $end
$var wire 1 /g \RAM1|ALT_INV_memRAM~1869_q\ $end
$var wire 1 0g \RAM1|ALT_INV_memRAM~1741_q\ $end
$var wire 1 1g \RAM1|ALT_INV_memRAM~1613_q\ $end
$var wire 1 2g \RAM1|ALT_INV_memRAM~2228_combout\ $end
$var wire 1 3g \RAM1|ALT_INV_memRAM~1965_q\ $end
$var wire 1 4g \RAM1|ALT_INV_memRAM~1837_q\ $end
$var wire 1 5g \RAM1|ALT_INV_memRAM~1709_q\ $end
$var wire 1 6g \RAM1|ALT_INV_memRAM~1581_q\ $end
$var wire 1 7g \RAM1|ALT_INV_memRAM~2227_combout\ $end
$var wire 1 8g \RAM1|ALT_INV_memRAM~2226_combout\ $end
$var wire 1 9g \RAM1|ALT_INV_memRAM~1549_q\ $end
$var wire 1 :g \RAM1|ALT_INV_memRAM~1517_q\ $end
$var wire 1 ;g \RAM1|ALT_INV_memRAM~1485_q\ $end
$var wire 1 <g \RAM1|ALT_INV_memRAM~1453_q\ $end
$var wire 1 =g \RAM1|ALT_INV_memRAM~2225_combout\ $end
$var wire 1 >g \RAM1|ALT_INV_memRAM~1421_q\ $end
$var wire 1 ?g \RAM1|ALT_INV_memRAM~1389_q\ $end
$var wire 1 @g \RAM1|ALT_INV_memRAM~1357_q\ $end
$var wire 1 Ag \RAM1|ALT_INV_memRAM~1325_q\ $end
$var wire 1 Bg \RAM1|ALT_INV_memRAM~2224_combout\ $end
$var wire 1 Cg \RAM1|ALT_INV_memRAM~1293_q\ $end
$var wire 1 Dg \RAM1|ALT_INV_memRAM~1261_q\ $end
$var wire 1 Eg \RAM1|ALT_INV_memRAM~1229_q\ $end
$var wire 1 Fg \RAM1|ALT_INV_memRAM~1197_q\ $end
$var wire 1 Gg \RAM1|ALT_INV_memRAM~2223_combout\ $end
$var wire 1 Hg \RAM1|ALT_INV_memRAM~1165_q\ $end
$var wire 1 Ig \RAM1|ALT_INV_memRAM~1133_q\ $end
$var wire 1 Jg \RAM1|ALT_INV_memRAM~1101_q\ $end
$var wire 1 Kg \RAM1|ALT_INV_memRAM~1069_q\ $end
$var wire 1 Lg \RAM1|ALT_INV_memRAM~2222_combout\ $end
$var wire 1 Mg \RAM1|ALT_INV_memRAM~2221_combout\ $end
$var wire 1 Ng \RAM1|ALT_INV_memRAM~1037_q\ $end
$var wire 1 Og \RAM1|ALT_INV_memRAM~909_q\ $end
$var wire 1 Pg \RAM1|ALT_INV_memRAM~781_q\ $end
$var wire 1 Qg \RAM1|ALT_INV_memRAM~653_q\ $end
$var wire 1 Rg \RAM1|ALT_INV_memRAM~2220_combout\ $end
$var wire 1 Sg \RAM1|ALT_INV_memRAM~1005_q\ $end
$var wire 1 Tg \RAM1|ALT_INV_memRAM~877_q\ $end
$var wire 1 Ug \RAM1|ALT_INV_memRAM~749_q\ $end
$var wire 1 Vg \RAM1|ALT_INV_memRAM~621_q\ $end
$var wire 1 Wg \RAM1|ALT_INV_memRAM~2219_combout\ $end
$var wire 1 Xg \RAM1|ALT_INV_memRAM~973_q\ $end
$var wire 1 Yg \RAM1|ALT_INV_memRAM~845_q\ $end
$var wire 1 Zg \RAM1|ALT_INV_memRAM~717_q\ $end
$var wire 1 [g \RAM1|ALT_INV_memRAM~589_q\ $end
$var wire 1 \g \RAM1|ALT_INV_memRAM~2218_combout\ $end
$var wire 1 ]g \RAM1|ALT_INV_memRAM~941_q\ $end
$var wire 1 ^g \RAM1|ALT_INV_memRAM~813_q\ $end
$var wire 1 _g \RAM1|ALT_INV_memRAM~685_q\ $end
$var wire 1 `g \RAM1|ALT_INV_memRAM~557_q\ $end
$var wire 1 ag \RAM1|ALT_INV_memRAM~2217_combout\ $end
$var wire 1 bg \RAM1|ALT_INV_memRAM~2216_combout\ $end
$var wire 1 cg \RAM1|ALT_INV_memRAM~525_q\ $end
$var wire 1 dg \RAM1|ALT_INV_memRAM~397_q\ $end
$var wire 1 eg \RAM1|ALT_INV_memRAM~269_q\ $end
$var wire 1 fg \RAM1|ALT_INV_memRAM~141_q\ $end
$var wire 1 gg \RAM1|ALT_INV_memRAM~2215_combout\ $end
$var wire 1 hg \RAM1|ALT_INV_memRAM~493_q\ $end
$var wire 1 ig \RAM1|ALT_INV_memRAM~365_q\ $end
$var wire 1 jg \RAM1|ALT_INV_memRAM~237_q\ $end
$var wire 1 kg \RAM1|ALT_INV_memRAM~109_q\ $end
$var wire 1 lg \RAM1|ALT_INV_memRAM~2214_combout\ $end
$var wire 1 mg \RAM1|ALT_INV_memRAM~461_q\ $end
$var wire 1 ng \RAM1|ALT_INV_memRAM~333_q\ $end
$var wire 1 og \RAM1|ALT_INV_memRAM~205_q\ $end
$var wire 1 pg \RAM1|ALT_INV_memRAM~77_q\ $end
$var wire 1 qg \RAM1|ALT_INV_memRAM~2213_combout\ $end
$var wire 1 rg \RAM1|ALT_INV_memRAM~429_q\ $end
$var wire 1 sg \RAM1|ALT_INV_memRAM~301_q\ $end
$var wire 1 tg \RAM1|ALT_INV_memRAM~173_q\ $end
$var wire 1 ug \RAM1|ALT_INV_memRAM~45_q\ $end
$var wire 1 vg \MUX_ULA_MEM|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 wg \RAM1|ALT_INV_memRAM~2212_combout\ $end
$var wire 1 xg \RAM1|ALT_INV_memRAM~2211_combout\ $end
$var wire 1 yg \RAM1|ALT_INV_memRAM~2210_combout\ $end
$var wire 1 zg \RAM1|ALT_INV_memRAM~2060_q\ $end
$var wire 1 {g \RAM1|ALT_INV_memRAM~1548_q\ $end
$var wire 1 |g \RAM1|ALT_INV_memRAM~1036_q\ $end
$var wire 1 }g \RAM1|ALT_INV_memRAM~524_q\ $end
$var wire 1 ~g \RAM1|ALT_INV_memRAM~2209_combout\ $end
$var wire 1 !h \RAM1|ALT_INV_memRAM~2028_q\ $end
$var wire 1 "h \RAM1|ALT_INV_memRAM~1516_q\ $end
$var wire 1 #h \RAM1|ALT_INV_memRAM~1004_q\ $end
$var wire 1 $h \RAM1|ALT_INV_memRAM~492_q\ $end
$var wire 1 %h \RAM1|ALT_INV_memRAM~463_q\ $end
$var wire 1 &h \RAM1|ALT_INV_memRAM~2270_combout\ $end
$var wire 1 'h \RAM1|ALT_INV_memRAM~1967_q\ $end
$var wire 1 (h \RAM1|ALT_INV_memRAM~1455_q\ $end
$var wire 1 )h \RAM1|ALT_INV_memRAM~943_q\ $end
$var wire 1 *h \RAM1|ALT_INV_memRAM~431_q\ $end
$var wire 1 +h \RAM1|ALT_INV_memRAM~2269_combout\ $end
$var wire 1 ,h \RAM1|ALT_INV_memRAM~2268_combout\ $end
$var wire 1 -h \RAM1|ALT_INV_memRAM~1935_q\ $end
$var wire 1 .h \RAM1|ALT_INV_memRAM~1903_q\ $end
$var wire 1 /h \RAM1|ALT_INV_memRAM~1871_q\ $end
$var wire 1 0h \RAM1|ALT_INV_memRAM~1839_q\ $end
$var wire 1 1h \RAM1|ALT_INV_memRAM~2267_combout\ $end
$var wire 1 2h \RAM1|ALT_INV_memRAM~1423_q\ $end
$var wire 1 3h \RAM1|ALT_INV_memRAM~1391_q\ $end
$var wire 1 4h \RAM1|ALT_INV_memRAM~1359_q\ $end
$var wire 1 5h \RAM1|ALT_INV_memRAM~1327_q\ $end
$var wire 1 6h \RAM1|ALT_INV_memRAM~2266_combout\ $end
$var wire 1 7h \RAM1|ALT_INV_memRAM~911_q\ $end
$var wire 1 8h \RAM1|ALT_INV_memRAM~879_q\ $end
$var wire 1 9h \RAM1|ALT_INV_memRAM~847_q\ $end
$var wire 1 :h \RAM1|ALT_INV_memRAM~815_q\ $end
$var wire 1 ;h \RAM1|ALT_INV_memRAM~2265_combout\ $end
$var wire 1 <h \RAM1|ALT_INV_memRAM~399_q\ $end
$var wire 1 =h \RAM1|ALT_INV_memRAM~367_q\ $end
$var wire 1 >h \RAM1|ALT_INV_memRAM~335_q\ $end
$var wire 1 ?h \RAM1|ALT_INV_memRAM~303_q\ $end
$var wire 1 @h \RAM1|ALT_INV_memRAM~2264_combout\ $end
$var wire 1 Ah \RAM1|ALT_INV_memRAM~2263_combout\ $end
$var wire 1 Bh \RAM1|ALT_INV_memRAM~1807_q\ $end
$var wire 1 Ch \RAM1|ALT_INV_memRAM~1775_q\ $end
$var wire 1 Dh \RAM1|ALT_INV_memRAM~1743_q\ $end
$var wire 1 Eh \RAM1|ALT_INV_memRAM~1711_q\ $end
$var wire 1 Fh \RAM1|ALT_INV_memRAM~2262_combout\ $end
$var wire 1 Gh \RAM1|ALT_INV_memRAM~1295_q\ $end
$var wire 1 Hh \RAM1|ALT_INV_memRAM~1263_q\ $end
$var wire 1 Ih \RAM1|ALT_INV_memRAM~1231_q\ $end
$var wire 1 Jh \RAM1|ALT_INV_memRAM~1199_q\ $end
$var wire 1 Kh \RAM1|ALT_INV_memRAM~2261_combout\ $end
$var wire 1 Lh \RAM1|ALT_INV_memRAM~783_q\ $end
$var wire 1 Mh \RAM1|ALT_INV_memRAM~751_q\ $end
$var wire 1 Nh \RAM1|ALT_INV_memRAM~719_q\ $end
$var wire 1 Oh \RAM1|ALT_INV_memRAM~687_q\ $end
$var wire 1 Ph \RAM1|ALT_INV_memRAM~2260_combout\ $end
$var wire 1 Qh \RAM1|ALT_INV_memRAM~271_q\ $end
$var wire 1 Rh \RAM1|ALT_INV_memRAM~239_q\ $end
$var wire 1 Sh \RAM1|ALT_INV_memRAM~207_q\ $end
$var wire 1 Th \RAM1|ALT_INV_memRAM~175_q\ $end
$var wire 1 Uh \RAM1|ALT_INV_memRAM~2259_combout\ $end
$var wire 1 Vh \RAM1|ALT_INV_memRAM~2258_combout\ $end
$var wire 1 Wh \RAM1|ALT_INV_memRAM~1679_q\ $end
$var wire 1 Xh \RAM1|ALT_INV_memRAM~1647_q\ $end
$var wire 1 Yh \RAM1|ALT_INV_memRAM~1615_q\ $end
$var wire 1 Zh \RAM1|ALT_INV_memRAM~1583_q\ $end
$var wire 1 [h \RAM1|ALT_INV_memRAM~2257_combout\ $end
$var wire 1 \h \RAM1|ALT_INV_memRAM~1167_q\ $end
$var wire 1 ]h \RAM1|ALT_INV_memRAM~1135_q\ $end
$var wire 1 ^h \RAM1|ALT_INV_memRAM~1103_q\ $end
$var wire 1 _h \RAM1|ALT_INV_memRAM~1071_q\ $end
$var wire 1 `h \RAM1|ALT_INV_memRAM~2256_combout\ $end
$var wire 1 ah \RAM1|ALT_INV_memRAM~655_q\ $end
$var wire 1 bh \RAM1|ALT_INV_memRAM~623_q\ $end
$var wire 1 ch \RAM1|ALT_INV_memRAM~591_q\ $end
$var wire 1 dh \RAM1|ALT_INV_memRAM~559_q\ $end
$var wire 1 eh \RAM1|ALT_INV_memRAM~2255_combout\ $end
$var wire 1 fh \RAM1|ALT_INV_memRAM~143_q\ $end
$var wire 1 gh \RAM1|ALT_INV_memRAM~111_q\ $end
$var wire 1 hh \RAM1|ALT_INV_memRAM~79_q\ $end
$var wire 1 ih \RAM1|ALT_INV_memRAM~47_q\ $end
$var wire 1 jh \MUX_ULA_MEM|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 kh \RAM1|ALT_INV_memRAM~2254_combout\ $end
$var wire 1 lh \RAM1|ALT_INV_memRAM~2253_combout\ $end
$var wire 1 mh \RAM1|ALT_INV_memRAM~2252_combout\ $end
$var wire 1 nh \RAM1|ALT_INV_memRAM~2062_q\ $end
$var wire 1 oh \RAM1|ALT_INV_memRAM~1934_q\ $end
$var wire 1 ph \RAM1|ALT_INV_memRAM~1806_q\ $end
$var wire 1 qh \RAM1|ALT_INV_memRAM~1678_q\ $end
$var wire 1 rh \RAM1|ALT_INV_memRAM~2251_combout\ $end
$var wire 1 sh \RAM1|ALT_INV_memRAM~1550_q\ $end
$var wire 1 th \RAM1|ALT_INV_memRAM~1422_q\ $end
$var wire 1 uh \RAM1|ALT_INV_memRAM~1294_q\ $end
$var wire 1 vh \RAM1|ALT_INV_memRAM~1166_q\ $end
$var wire 1 wh \RAM1|ALT_INV_memRAM~2250_combout\ $end
$var wire 1 xh \RAM1|ALT_INV_memRAM~1038_q\ $end
$var wire 1 yh \RAM1|ALT_INV_memRAM~910_q\ $end
$var wire 1 zh \RAM1|ALT_INV_memRAM~782_q\ $end
$var wire 1 {h \RAM1|ALT_INV_memRAM~654_q\ $end
$var wire 1 |h \RAM1|ALT_INV_memRAM~2249_combout\ $end
$var wire 1 }h \RAM1|ALT_INV_memRAM~526_q\ $end
$var wire 1 ~h \RAM1|ALT_INV_memRAM~398_q\ $end
$var wire 1 !i \RAM1|ALT_INV_memRAM~270_q\ $end
$var wire 1 "i \RAM1|ALT_INV_memRAM~142_q\ $end
$var wire 1 #i \RAM1|ALT_INV_memRAM~2248_combout\ $end
$var wire 1 $i \RAM1|ALT_INV_memRAM~2247_combout\ $end
$var wire 1 %i \RAM1|ALT_INV_memRAM~2030_q\ $end
$var wire 1 &i \RAM1|ALT_INV_memRAM~1518_q\ $end
$var wire 1 'i \RAM1|ALT_INV_memRAM~1006_q\ $end
$var wire 1 (i \RAM1|ALT_INV_memRAM~494_q\ $end
$var wire 1 )i \RAM1|ALT_INV_memRAM~2246_combout\ $end
$var wire 1 *i \RAM1|ALT_INV_memRAM~1902_q\ $end
$var wire 1 +i \RAM1|ALT_INV_memRAM~1390_q\ $end
$var wire 1 ,i \RAM1|ALT_INV_memRAM~878_q\ $end
$var wire 1 -i \RAM1|ALT_INV_memRAM~366_q\ $end
$var wire 1 .i \RAM1|ALT_INV_memRAM~2245_combout\ $end
$var wire 1 /i \RAM1|ALT_INV_memRAM~1774_q\ $end
$var wire 1 0i \RAM1|ALT_INV_memRAM~1262_q\ $end
$var wire 1 1i \RAM1|ALT_INV_memRAM~750_q\ $end
$var wire 1 2i \RAM1|ALT_INV_memRAM~238_q\ $end
$var wire 1 3i \RAM1|ALT_INV_memRAM~2244_combout\ $end
$var wire 1 4i \RAM1|ALT_INV_memRAM~1646_q\ $end
$var wire 1 5i \RAM1|ALT_INV_memRAM~1134_q\ $end
$var wire 1 6i \RAM1|ALT_INV_memRAM~622_q\ $end
$var wire 1 7i \RAM1|ALT_INV_memRAM~110_q\ $end
$var wire 1 8i \RAM1|ALT_INV_memRAM~2243_combout\ $end
$var wire 1 9i \RAM1|ALT_INV_memRAM~2242_combout\ $end
$var wire 1 :i \RAM1|ALT_INV_memRAM~1998_q\ $end
$var wire 1 ;i \RAM1|ALT_INV_memRAM~1486_q\ $end
$var wire 1 <i \RAM1|ALT_INV_memRAM~974_q\ $end
$var wire 1 =i \RAM1|ALT_INV_memRAM~462_q\ $end
$var wire 1 >i \RAM1|ALT_INV_memRAM~2241_combout\ $end
$var wire 1 ?i \RAM1|ALT_INV_memRAM~1870_q\ $end
$var wire 1 @i \RAM1|ALT_INV_memRAM~1358_q\ $end
$var wire 1 Ai \RAM1|ALT_INV_memRAM~846_q\ $end
$var wire 1 Bi \RAM1|ALT_INV_memRAM~334_q\ $end
$var wire 1 Ci \RAM1|ALT_INV_memRAM~2240_combout\ $end
$var wire 1 Di \RAM1|ALT_INV_memRAM~1742_q\ $end
$var wire 1 Ei \RAM1|ALT_INV_memRAM~1230_q\ $end
$var wire 1 Fi \RAM1|ALT_INV_memRAM~1105_q\ $end
$var wire 1 Gi \RAM1|ALT_INV_memRAM~593_q\ $end
$var wire 1 Hi \RAM1|ALT_INV_memRAM~81_q\ $end
$var wire 1 Ii \RAM1|ALT_INV_memRAM~2301_combout\ $end
$var wire 1 Ji \RAM1|ALT_INV_memRAM~2300_combout\ $end
$var wire 1 Ki \RAM1|ALT_INV_memRAM~1969_q\ $end
$var wire 1 Li \RAM1|ALT_INV_memRAM~1457_q\ $end
$var wire 1 Mi \RAM1|ALT_INV_memRAM~945_q\ $end
$var wire 1 Ni \RAM1|ALT_INV_memRAM~433_q\ $end
$var wire 1 Oi \RAM1|ALT_INV_memRAM~2299_combout\ $end
$var wire 1 Pi \RAM1|ALT_INV_memRAM~1841_q\ $end
$var wire 1 Qi \RAM1|ALT_INV_memRAM~1329_q\ $end
$var wire 1 Ri \RAM1|ALT_INV_memRAM~817_q\ $end
$var wire 1 Si \RAM1|ALT_INV_memRAM~305_q\ $end
$var wire 1 Ti \RAM1|ALT_INV_memRAM~2298_combout\ $end
$var wire 1 Ui \RAM1|ALT_INV_memRAM~1713_q\ $end
$var wire 1 Vi \RAM1|ALT_INV_memRAM~1201_q\ $end
$var wire 1 Wi \RAM1|ALT_INV_memRAM~689_q\ $end
$var wire 1 Xi \RAM1|ALT_INV_memRAM~177_q\ $end
$var wire 1 Yi \RAM1|ALT_INV_memRAM~2297_combout\ $end
$var wire 1 Zi \RAM1|ALT_INV_memRAM~1585_q\ $end
$var wire 1 [i \RAM1|ALT_INV_memRAM~1073_q\ $end
$var wire 1 \i \RAM1|ALT_INV_memRAM~561_q\ $end
$var wire 1 ]i \RAM1|ALT_INV_memRAM~49_q\ $end
$var wire 1 ^i \MUX_ULA_MEM|ALT_INV_saida_MUX[9]~9_combout\ $end
$var wire 1 _i \RAM1|ALT_INV_memRAM~2296_combout\ $end
$var wire 1 `i \RAM1|ALT_INV_memRAM~2295_combout\ $end
$var wire 1 ai \RAM1|ALT_INV_memRAM~2294_combout\ $end
$var wire 1 bi \RAM1|ALT_INV_memRAM~2064_q\ $end
$var wire 1 ci \RAM1|ALT_INV_memRAM~1936_q\ $end
$var wire 1 di \RAM1|ALT_INV_memRAM~1808_q\ $end
$var wire 1 ei \RAM1|ALT_INV_memRAM~1680_q\ $end
$var wire 1 fi \RAM1|ALT_INV_memRAM~2293_combout\ $end
$var wire 1 gi \RAM1|ALT_INV_memRAM~2032_q\ $end
$var wire 1 hi \RAM1|ALT_INV_memRAM~1904_q\ $end
$var wire 1 ii \RAM1|ALT_INV_memRAM~1776_q\ $end
$var wire 1 ji \RAM1|ALT_INV_memRAM~1648_q\ $end
$var wire 1 ki \RAM1|ALT_INV_memRAM~2292_combout\ $end
$var wire 1 li \RAM1|ALT_INV_memRAM~2000_q\ $end
$var wire 1 mi \RAM1|ALT_INV_memRAM~1872_q\ $end
$var wire 1 ni \RAM1|ALT_INV_memRAM~1744_q\ $end
$var wire 1 oi \RAM1|ALT_INV_memRAM~1616_q\ $end
$var wire 1 pi \RAM1|ALT_INV_memRAM~2291_combout\ $end
$var wire 1 qi \RAM1|ALT_INV_memRAM~1968_q\ $end
$var wire 1 ri \RAM1|ALT_INV_memRAM~1840_q\ $end
$var wire 1 si \RAM1|ALT_INV_memRAM~1712_q\ $end
$var wire 1 ti \RAM1|ALT_INV_memRAM~1584_q\ $end
$var wire 1 ui \RAM1|ALT_INV_memRAM~2290_combout\ $end
$var wire 1 vi \RAM1|ALT_INV_memRAM~2289_combout\ $end
$var wire 1 wi \RAM1|ALT_INV_memRAM~1552_q\ $end
$var wire 1 xi \RAM1|ALT_INV_memRAM~1520_q\ $end
$var wire 1 yi \RAM1|ALT_INV_memRAM~1488_q\ $end
$var wire 1 zi \RAM1|ALT_INV_memRAM~1456_q\ $end
$var wire 1 {i \RAM1|ALT_INV_memRAM~2288_combout\ $end
$var wire 1 |i \RAM1|ALT_INV_memRAM~1424_q\ $end
$var wire 1 }i \RAM1|ALT_INV_memRAM~1392_q\ $end
$var wire 1 ~i \RAM1|ALT_INV_memRAM~1360_q\ $end
$var wire 1 !j \RAM1|ALT_INV_memRAM~1328_q\ $end
$var wire 1 "j \RAM1|ALT_INV_memRAM~2287_combout\ $end
$var wire 1 #j \RAM1|ALT_INV_memRAM~1296_q\ $end
$var wire 1 $j \RAM1|ALT_INV_memRAM~1264_q\ $end
$var wire 1 %j \RAM1|ALT_INV_memRAM~1232_q\ $end
$var wire 1 &j \RAM1|ALT_INV_memRAM~1200_q\ $end
$var wire 1 'j \RAM1|ALT_INV_memRAM~2286_combout\ $end
$var wire 1 (j \RAM1|ALT_INV_memRAM~1168_q\ $end
$var wire 1 )j \RAM1|ALT_INV_memRAM~1136_q\ $end
$var wire 1 *j \RAM1|ALT_INV_memRAM~1104_q\ $end
$var wire 1 +j \RAM1|ALT_INV_memRAM~1072_q\ $end
$var wire 1 ,j \RAM1|ALT_INV_memRAM~2285_combout\ $end
$var wire 1 -j \RAM1|ALT_INV_memRAM~2284_combout\ $end
$var wire 1 .j \RAM1|ALT_INV_memRAM~1040_q\ $end
$var wire 1 /j \RAM1|ALT_INV_memRAM~912_q\ $end
$var wire 1 0j \RAM1|ALT_INV_memRAM~784_q\ $end
$var wire 1 1j \RAM1|ALT_INV_memRAM~656_q\ $end
$var wire 1 2j \RAM1|ALT_INV_memRAM~2283_combout\ $end
$var wire 1 3j \RAM1|ALT_INV_memRAM~1008_q\ $end
$var wire 1 4j \RAM1|ALT_INV_memRAM~880_q\ $end
$var wire 1 5j \RAM1|ALT_INV_memRAM~752_q\ $end
$var wire 1 6j \RAM1|ALT_INV_memRAM~624_q\ $end
$var wire 1 7j \RAM1|ALT_INV_memRAM~2282_combout\ $end
$var wire 1 8j \RAM1|ALT_INV_memRAM~976_q\ $end
$var wire 1 9j \RAM1|ALT_INV_memRAM~848_q\ $end
$var wire 1 :j \RAM1|ALT_INV_memRAM~720_q\ $end
$var wire 1 ;j \RAM1|ALT_INV_memRAM~592_q\ $end
$var wire 1 <j \RAM1|ALT_INV_memRAM~2281_combout\ $end
$var wire 1 =j \RAM1|ALT_INV_memRAM~944_q\ $end
$var wire 1 >j \RAM1|ALT_INV_memRAM~816_q\ $end
$var wire 1 ?j \RAM1|ALT_INV_memRAM~688_q\ $end
$var wire 1 @j \RAM1|ALT_INV_memRAM~560_q\ $end
$var wire 1 Aj \RAM1|ALT_INV_memRAM~2280_combout\ $end
$var wire 1 Bj \RAM1|ALT_INV_memRAM~2279_combout\ $end
$var wire 1 Cj \RAM1|ALT_INV_memRAM~528_q\ $end
$var wire 1 Dj \RAM1|ALT_INV_memRAM~400_q\ $end
$var wire 1 Ej \RAM1|ALT_INV_memRAM~272_q\ $end
$var wire 1 Fj \RAM1|ALT_INV_memRAM~144_q\ $end
$var wire 1 Gj \RAM1|ALT_INV_memRAM~2278_combout\ $end
$var wire 1 Hj \RAM1|ALT_INV_memRAM~496_q\ $end
$var wire 1 Ij \RAM1|ALT_INV_memRAM~368_q\ $end
$var wire 1 Jj \RAM1|ALT_INV_memRAM~240_q\ $end
$var wire 1 Kj \RAM1|ALT_INV_memRAM~112_q\ $end
$var wire 1 Lj \RAM1|ALT_INV_memRAM~2277_combout\ $end
$var wire 1 Mj \RAM1|ALT_INV_memRAM~464_q\ $end
$var wire 1 Nj \RAM1|ALT_INV_memRAM~336_q\ $end
$var wire 1 Oj \RAM1|ALT_INV_memRAM~208_q\ $end
$var wire 1 Pj \RAM1|ALT_INV_memRAM~80_q\ $end
$var wire 1 Qj \RAM1|ALT_INV_memRAM~2276_combout\ $end
$var wire 1 Rj \RAM1|ALT_INV_memRAM~432_q\ $end
$var wire 1 Sj \RAM1|ALT_INV_memRAM~304_q\ $end
$var wire 1 Tj \RAM1|ALT_INV_memRAM~176_q\ $end
$var wire 1 Uj \RAM1|ALT_INV_memRAM~48_q\ $end
$var wire 1 Vj \RAM1|ALT_INV_memRAM~2275_combout\ $end
$var wire 1 Wj \RAM1|ALT_INV_memRAM~2274_combout\ $end
$var wire 1 Xj \RAM1|ALT_INV_memRAM~2273_combout\ $end
$var wire 1 Yj \RAM1|ALT_INV_memRAM~2063_q\ $end
$var wire 1 Zj \RAM1|ALT_INV_memRAM~1551_q\ $end
$var wire 1 [j \RAM1|ALT_INV_memRAM~1039_q\ $end
$var wire 1 \j \RAM1|ALT_INV_memRAM~527_q\ $end
$var wire 1 ]j \RAM1|ALT_INV_memRAM~2272_combout\ $end
$var wire 1 ^j \RAM1|ALT_INV_memRAM~2031_q\ $end
$var wire 1 _j \RAM1|ALT_INV_memRAM~1519_q\ $end
$var wire 1 `j \RAM1|ALT_INV_memRAM~1007_q\ $end
$var wire 1 aj \RAM1|ALT_INV_memRAM~495_q\ $end
$var wire 1 bj \RAM1|ALT_INV_memRAM~2271_combout\ $end
$var wire 1 cj \RAM1|ALT_INV_memRAM~1999_q\ $end
$var wire 1 dj \RAM1|ALT_INV_memRAM~1487_q\ $end
$var wire 1 ej \RAM1|ALT_INV_memRAM~975_q\ $end
$var wire 1 fj \RAM1|ALT_INV_memRAM~946_q\ $end
$var wire 1 gj \RAM1|ALT_INV_memRAM~434_q\ $end
$var wire 1 hj \RAM1|ALT_INV_memRAM~2332_combout\ $end
$var wire 1 ij \RAM1|ALT_INV_memRAM~2331_combout\ $end
$var wire 1 jj \RAM1|ALT_INV_memRAM~1938_q\ $end
$var wire 1 kj \RAM1|ALT_INV_memRAM~1906_q\ $end
$var wire 1 lj \RAM1|ALT_INV_memRAM~1874_q\ $end
$var wire 1 mj \RAM1|ALT_INV_memRAM~1842_q\ $end
$var wire 1 nj \RAM1|ALT_INV_memRAM~2330_combout\ $end
$var wire 1 oj \RAM1|ALT_INV_memRAM~1426_q\ $end
$var wire 1 pj \RAM1|ALT_INV_memRAM~1394_q\ $end
$var wire 1 qj \RAM1|ALT_INV_memRAM~1362_q\ $end
$var wire 1 rj \RAM1|ALT_INV_memRAM~1330_q\ $end
$var wire 1 sj \RAM1|ALT_INV_memRAM~2329_combout\ $end
$var wire 1 tj \RAM1|ALT_INV_memRAM~914_q\ $end
$var wire 1 uj \RAM1|ALT_INV_memRAM~882_q\ $end
$var wire 1 vj \RAM1|ALT_INV_memRAM~850_q\ $end
$var wire 1 wj \RAM1|ALT_INV_memRAM~818_q\ $end
$var wire 1 xj \RAM1|ALT_INV_memRAM~2328_combout\ $end
$var wire 1 yj \RAM1|ALT_INV_memRAM~402_q\ $end
$var wire 1 zj \RAM1|ALT_INV_memRAM~370_q\ $end
$var wire 1 {j \RAM1|ALT_INV_memRAM~338_q\ $end
$var wire 1 |j \RAM1|ALT_INV_memRAM~306_q\ $end
$var wire 1 }j \RAM1|ALT_INV_memRAM~2327_combout\ $end
$var wire 1 ~j \RAM1|ALT_INV_memRAM~2326_combout\ $end
$var wire 1 !k \RAM1|ALT_INV_memRAM~1810_q\ $end
$var wire 1 "k \RAM1|ALT_INV_memRAM~1778_q\ $end
$var wire 1 #k \RAM1|ALT_INV_memRAM~1746_q\ $end
$var wire 1 $k \RAM1|ALT_INV_memRAM~1714_q\ $end
$var wire 1 %k \RAM1|ALT_INV_memRAM~2325_combout\ $end
$var wire 1 &k \RAM1|ALT_INV_memRAM~1298_q\ $end
$var wire 1 'k \RAM1|ALT_INV_memRAM~1266_q\ $end
$var wire 1 (k \RAM1|ALT_INV_memRAM~1234_q\ $end
$var wire 1 )k \RAM1|ALT_INV_memRAM~1202_q\ $end
$var wire 1 *k \RAM1|ALT_INV_memRAM~2324_combout\ $end
$var wire 1 +k \RAM1|ALT_INV_memRAM~786_q\ $end
$var wire 1 ,k \RAM1|ALT_INV_memRAM~754_q\ $end
$var wire 1 -k \RAM1|ALT_INV_memRAM~722_q\ $end
$var wire 1 .k \RAM1|ALT_INV_memRAM~690_q\ $end
$var wire 1 /k \RAM1|ALT_INV_memRAM~2323_combout\ $end
$var wire 1 0k \RAM1|ALT_INV_memRAM~274_q\ $end
$var wire 1 1k \RAM1|ALT_INV_memRAM~242_q\ $end
$var wire 1 2k \RAM1|ALT_INV_memRAM~210_q\ $end
$var wire 1 3k \RAM1|ALT_INV_memRAM~178_q\ $end
$var wire 1 4k \RAM1|ALT_INV_memRAM~2322_combout\ $end
$var wire 1 5k \RAM1|ALT_INV_memRAM~2321_combout\ $end
$var wire 1 6k \RAM1|ALT_INV_memRAM~1682_q\ $end
$var wire 1 7k \RAM1|ALT_INV_memRAM~1650_q\ $end
$var wire 1 8k \RAM1|ALT_INV_memRAM~1618_q\ $end
$var wire 1 9k \RAM1|ALT_INV_memRAM~1586_q\ $end
$var wire 1 :k \RAM1|ALT_INV_memRAM~2320_combout\ $end
$var wire 1 ;k \RAM1|ALT_INV_memRAM~1170_q\ $end
$var wire 1 <k \RAM1|ALT_INV_memRAM~1138_q\ $end
$var wire 1 =k \RAM1|ALT_INV_memRAM~1106_q\ $end
$var wire 1 >k \RAM1|ALT_INV_memRAM~1074_q\ $end
$var wire 1 ?k \RAM1|ALT_INV_memRAM~2319_combout\ $end
$var wire 1 @k \RAM1|ALT_INV_memRAM~658_q\ $end
$var wire 1 Ak \RAM1|ALT_INV_memRAM~626_q\ $end
$var wire 1 Bk \RAM1|ALT_INV_memRAM~594_q\ $end
$var wire 1 Ck \RAM1|ALT_INV_memRAM~562_q\ $end
$var wire 1 Dk \RAM1|ALT_INV_memRAM~2318_combout\ $end
$var wire 1 Ek \RAM1|ALT_INV_memRAM~146_q\ $end
$var wire 1 Fk \RAM1|ALT_INV_memRAM~114_q\ $end
$var wire 1 Gk \RAM1|ALT_INV_memRAM~82_q\ $end
$var wire 1 Hk \RAM1|ALT_INV_memRAM~50_q\ $end
$var wire 1 Ik \RAM1|ALT_INV_memRAM~2317_combout\ $end
$var wire 1 Jk \RAM1|ALT_INV_memRAM~2316_combout\ $end
$var wire 1 Kk \RAM1|ALT_INV_memRAM~2315_combout\ $end
$var wire 1 Lk \RAM1|ALT_INV_memRAM~2065_q\ $end
$var wire 1 Mk \RAM1|ALT_INV_memRAM~1937_q\ $end
$var wire 1 Nk \RAM1|ALT_INV_memRAM~1809_q\ $end
$var wire 1 Ok \RAM1|ALT_INV_memRAM~1681_q\ $end
$var wire 1 Pk \RAM1|ALT_INV_memRAM~2314_combout\ $end
$var wire 1 Qk \RAM1|ALT_INV_memRAM~1553_q\ $end
$var wire 1 Rk \RAM1|ALT_INV_memRAM~1425_q\ $end
$var wire 1 Sk \RAM1|ALT_INV_memRAM~1297_q\ $end
$var wire 1 Tk \RAM1|ALT_INV_memRAM~1169_q\ $end
$var wire 1 Uk \RAM1|ALT_INV_memRAM~2313_combout\ $end
$var wire 1 Vk \RAM1|ALT_INV_memRAM~1041_q\ $end
$var wire 1 Wk \RAM1|ALT_INV_memRAM~913_q\ $end
$var wire 1 Xk \RAM1|ALT_INV_memRAM~785_q\ $end
$var wire 1 Yk \RAM1|ALT_INV_memRAM~657_q\ $end
$var wire 1 Zk \RAM1|ALT_INV_memRAM~2312_combout\ $end
$var wire 1 [k \RAM1|ALT_INV_memRAM~529_q\ $end
$var wire 1 \k \RAM1|ALT_INV_memRAM~401_q\ $end
$var wire 1 ]k \RAM1|ALT_INV_memRAM~273_q\ $end
$var wire 1 ^k \RAM1|ALT_INV_memRAM~145_q\ $end
$var wire 1 _k \RAM1|ALT_INV_memRAM~2311_combout\ $end
$var wire 1 `k \RAM1|ALT_INV_memRAM~2310_combout\ $end
$var wire 1 ak \RAM1|ALT_INV_memRAM~2033_q\ $end
$var wire 1 bk \RAM1|ALT_INV_memRAM~1521_q\ $end
$var wire 1 ck \RAM1|ALT_INV_memRAM~1009_q\ $end
$var wire 1 dk \RAM1|ALT_INV_memRAM~497_q\ $end
$var wire 1 ek \RAM1|ALT_INV_memRAM~2309_combout\ $end
$var wire 1 fk \RAM1|ALT_INV_memRAM~1905_q\ $end
$var wire 1 gk \RAM1|ALT_INV_memRAM~1393_q\ $end
$var wire 1 hk \RAM1|ALT_INV_memRAM~881_q\ $end
$var wire 1 ik \RAM1|ALT_INV_memRAM~369_q\ $end
$var wire 1 jk \RAM1|ALT_INV_memRAM~2308_combout\ $end
$var wire 1 kk \RAM1|ALT_INV_memRAM~1777_q\ $end
$var wire 1 lk \RAM1|ALT_INV_memRAM~1265_q\ $end
$var wire 1 mk \RAM1|ALT_INV_memRAM~753_q\ $end
$var wire 1 nk \RAM1|ALT_INV_memRAM~241_q\ $end
$var wire 1 ok \RAM1|ALT_INV_memRAM~2307_combout\ $end
$var wire 1 pk \RAM1|ALT_INV_memRAM~1649_q\ $end
$var wire 1 qk \RAM1|ALT_INV_memRAM~1137_q\ $end
$var wire 1 rk \RAM1|ALT_INV_memRAM~625_q\ $end
$var wire 1 sk \RAM1|ALT_INV_memRAM~113_q\ $end
$var wire 1 tk \RAM1|ALT_INV_memRAM~2306_combout\ $end
$var wire 1 uk \RAM1|ALT_INV_memRAM~2305_combout\ $end
$var wire 1 vk \RAM1|ALT_INV_memRAM~2001_q\ $end
$var wire 1 wk \RAM1|ALT_INV_memRAM~1489_q\ $end
$var wire 1 xk \RAM1|ALT_INV_memRAM~977_q\ $end
$var wire 1 yk \RAM1|ALT_INV_memRAM~465_q\ $end
$var wire 1 zk \RAM1|ALT_INV_memRAM~2304_combout\ $end
$var wire 1 {k \RAM1|ALT_INV_memRAM~1873_q\ $end
$var wire 1 |k \RAM1|ALT_INV_memRAM~1361_q\ $end
$var wire 1 }k \RAM1|ALT_INV_memRAM~849_q\ $end
$var wire 1 ~k \RAM1|ALT_INV_memRAM~337_q\ $end
$var wire 1 !l \RAM1|ALT_INV_memRAM~2303_combout\ $end
$var wire 1 "l \RAM1|ALT_INV_memRAM~1745_q\ $end
$var wire 1 #l \RAM1|ALT_INV_memRAM~1233_q\ $end
$var wire 1 $l \RAM1|ALT_INV_memRAM~721_q\ $end
$var wire 1 %l \RAM1|ALT_INV_memRAM~209_q\ $end
$var wire 1 &l \RAM1|ALT_INV_memRAM~2302_combout\ $end
$var wire 1 'l \RAM1|ALT_INV_memRAM~1617_q\ $end
$var wire 1 (l \RAM1|ALT_INV_memRAM~2363_combout\ $end
$var wire 1 )l \RAM1|ALT_INV_memRAM~1972_q\ $end
$var wire 1 *l \RAM1|ALT_INV_memRAM~1460_q\ $end
$var wire 1 +l \RAM1|ALT_INV_memRAM~948_q\ $end
$var wire 1 ,l \RAM1|ALT_INV_memRAM~436_q\ $end
$var wire 1 -l \RAM1|ALT_INV_memRAM~2362_combout\ $end
$var wire 1 .l \RAM1|ALT_INV_memRAM~1844_q\ $end
$var wire 1 /l \RAM1|ALT_INV_memRAM~1332_q\ $end
$var wire 1 0l \RAM1|ALT_INV_memRAM~820_q\ $end
$var wire 1 1l \RAM1|ALT_INV_memRAM~308_q\ $end
$var wire 1 2l \RAM1|ALT_INV_memRAM~2361_combout\ $end
$var wire 1 3l \RAM1|ALT_INV_memRAM~1716_q\ $end
$var wire 1 4l \RAM1|ALT_INV_memRAM~1204_q\ $end
$var wire 1 5l \RAM1|ALT_INV_memRAM~692_q\ $end
$var wire 1 6l \RAM1|ALT_INV_memRAM~180_q\ $end
$var wire 1 7l \RAM1|ALT_INV_memRAM~2360_combout\ $end
$var wire 1 8l \RAM1|ALT_INV_memRAM~1588_q\ $end
$var wire 1 9l \RAM1|ALT_INV_memRAM~1076_q\ $end
$var wire 1 :l \RAM1|ALT_INV_memRAM~564_q\ $end
$var wire 1 ;l \RAM1|ALT_INV_memRAM~52_q\ $end
$var wire 1 <l \RAM1|ALT_INV_memRAM~2359_combout\ $end
$var wire 1 =l \RAM1|ALT_INV_memRAM~2358_combout\ $end
$var wire 1 >l \RAM1|ALT_INV_memRAM~2357_combout\ $end
$var wire 1 ?l \RAM1|ALT_INV_memRAM~2067_q\ $end
$var wire 1 @l \RAM1|ALT_INV_memRAM~1939_q\ $end
$var wire 1 Al \RAM1|ALT_INV_memRAM~1811_q\ $end
$var wire 1 Bl \RAM1|ALT_INV_memRAM~1683_q\ $end
$var wire 1 Cl \RAM1|ALT_INV_memRAM~2356_combout\ $end
$var wire 1 Dl \RAM1|ALT_INV_memRAM~2035_q\ $end
$var wire 1 El \RAM1|ALT_INV_memRAM~1907_q\ $end
$var wire 1 Fl \RAM1|ALT_INV_memRAM~1779_q\ $end
$var wire 1 Gl \RAM1|ALT_INV_memRAM~1651_q\ $end
$var wire 1 Hl \RAM1|ALT_INV_memRAM~2355_combout\ $end
$var wire 1 Il \RAM1|ALT_INV_memRAM~2003_q\ $end
$var wire 1 Jl \RAM1|ALT_INV_memRAM~1875_q\ $end
$var wire 1 Kl \RAM1|ALT_INV_memRAM~1747_q\ $end
$var wire 1 Ll \RAM1|ALT_INV_memRAM~1619_q\ $end
$var wire 1 Ml \RAM1|ALT_INV_memRAM~2354_combout\ $end
$var wire 1 Nl \RAM1|ALT_INV_memRAM~1971_q\ $end
$var wire 1 Ol \RAM1|ALT_INV_memRAM~1843_q\ $end
$var wire 1 Pl \RAM1|ALT_INV_memRAM~1715_q\ $end
$var wire 1 Ql \RAM1|ALT_INV_memRAM~1587_q\ $end
$var wire 1 Rl \RAM1|ALT_INV_memRAM~2353_combout\ $end
$var wire 1 Sl \RAM1|ALT_INV_memRAM~2352_combout\ $end
$var wire 1 Tl \RAM1|ALT_INV_memRAM~1555_q\ $end
$var wire 1 Ul \RAM1|ALT_INV_memRAM~1523_q\ $end
$var wire 1 Vl \RAM1|ALT_INV_memRAM~1491_q\ $end
$var wire 1 Wl \RAM1|ALT_INV_memRAM~1459_q\ $end
$var wire 1 Xl \RAM1|ALT_INV_memRAM~2351_combout\ $end
$var wire 1 Yl \RAM1|ALT_INV_memRAM~1427_q\ $end
$var wire 1 Zl \RAM1|ALT_INV_memRAM~1395_q\ $end
$var wire 1 [l \RAM1|ALT_INV_memRAM~1363_q\ $end
$var wire 1 \l \RAM1|ALT_INV_memRAM~1331_q\ $end
$var wire 1 ]l \RAM1|ALT_INV_memRAM~2350_combout\ $end
$var wire 1 ^l \RAM1|ALT_INV_memRAM~1299_q\ $end
$var wire 1 _l \RAM1|ALT_INV_memRAM~1267_q\ $end
$var wire 1 `l \RAM1|ALT_INV_memRAM~1235_q\ $end
$var wire 1 al \RAM1|ALT_INV_memRAM~1203_q\ $end
$var wire 1 bl \RAM1|ALT_INV_memRAM~2349_combout\ $end
$var wire 1 cl \RAM1|ALT_INV_memRAM~1171_q\ $end
$var wire 1 dl \RAM1|ALT_INV_memRAM~1139_q\ $end
$var wire 1 el \RAM1|ALT_INV_memRAM~1107_q\ $end
$var wire 1 fl \RAM1|ALT_INV_memRAM~1075_q\ $end
$var wire 1 gl \RAM1|ALT_INV_memRAM~2348_combout\ $end
$var wire 1 hl \RAM1|ALT_INV_memRAM~2347_combout\ $end
$var wire 1 il \RAM1|ALT_INV_memRAM~1043_q\ $end
$var wire 1 jl \RAM1|ALT_INV_memRAM~915_q\ $end
$var wire 1 kl \RAM1|ALT_INV_memRAM~787_q\ $end
$var wire 1 ll \RAM1|ALT_INV_memRAM~659_q\ $end
$var wire 1 ml \RAM1|ALT_INV_memRAM~2346_combout\ $end
$var wire 1 nl \RAM1|ALT_INV_memRAM~1011_q\ $end
$var wire 1 ol \RAM1|ALT_INV_memRAM~883_q\ $end
$var wire 1 pl \RAM1|ALT_INV_memRAM~755_q\ $end
$var wire 1 ql \RAM1|ALT_INV_memRAM~627_q\ $end
$var wire 1 rl \RAM1|ALT_INV_memRAM~2345_combout\ $end
$var wire 1 sl \RAM1|ALT_INV_memRAM~979_q\ $end
$var wire 1 tl \RAM1|ALT_INV_memRAM~851_q\ $end
$var wire 1 ul \RAM1|ALT_INV_memRAM~723_q\ $end
$var wire 1 vl \RAM1|ALT_INV_memRAM~595_q\ $end
$var wire 1 wl \RAM1|ALT_INV_memRAM~2344_combout\ $end
$var wire 1 xl \RAM1|ALT_INV_memRAM~947_q\ $end
$var wire 1 yl \RAM1|ALT_INV_memRAM~819_q\ $end
$var wire 1 zl \RAM1|ALT_INV_memRAM~691_q\ $end
$var wire 1 {l \RAM1|ALT_INV_memRAM~563_q\ $end
$var wire 1 |l \RAM1|ALT_INV_memRAM~2343_combout\ $end
$var wire 1 }l \RAM1|ALT_INV_memRAM~2342_combout\ $end
$var wire 1 ~l \RAM1|ALT_INV_memRAM~531_q\ $end
$var wire 1 !m \RAM1|ALT_INV_memRAM~403_q\ $end
$var wire 1 "m \RAM1|ALT_INV_memRAM~275_q\ $end
$var wire 1 #m \RAM1|ALT_INV_memRAM~147_q\ $end
$var wire 1 $m \RAM1|ALT_INV_memRAM~2341_combout\ $end
$var wire 1 %m \RAM1|ALT_INV_memRAM~499_q\ $end
$var wire 1 &m \RAM1|ALT_INV_memRAM~371_q\ $end
$var wire 1 'm \RAM1|ALT_INV_memRAM~243_q\ $end
$var wire 1 (m \RAM1|ALT_INV_memRAM~115_q\ $end
$var wire 1 )m \RAM1|ALT_INV_memRAM~2340_combout\ $end
$var wire 1 *m \RAM1|ALT_INV_memRAM~467_q\ $end
$var wire 1 +m \RAM1|ALT_INV_memRAM~339_q\ $end
$var wire 1 ,m \RAM1|ALT_INV_memRAM~211_q\ $end
$var wire 1 -m \RAM1|ALT_INV_memRAM~83_q\ $end
$var wire 1 .m \RAM1|ALT_INV_memRAM~2339_combout\ $end
$var wire 1 /m \RAM1|ALT_INV_memRAM~435_q\ $end
$var wire 1 0m \RAM1|ALT_INV_memRAM~307_q\ $end
$var wire 1 1m \RAM1|ALT_INV_memRAM~179_q\ $end
$var wire 1 2m \RAM1|ALT_INV_memRAM~51_q\ $end
$var wire 1 3m \MUX_ULA_MEM|ALT_INV_saida_MUX[11]~11_combout\ $end
$var wire 1 4m \RAM1|ALT_INV_memRAM~2338_combout\ $end
$var wire 1 5m \RAM1|ALT_INV_memRAM~2337_combout\ $end
$var wire 1 6m \RAM1|ALT_INV_memRAM~2336_combout\ $end
$var wire 1 7m \RAM1|ALT_INV_memRAM~2066_q\ $end
$var wire 1 8m \RAM1|ALT_INV_memRAM~1554_q\ $end
$var wire 1 9m \RAM1|ALT_INV_memRAM~1042_q\ $end
$var wire 1 :m \RAM1|ALT_INV_memRAM~530_q\ $end
$var wire 1 ;m \RAM1|ALT_INV_memRAM~2335_combout\ $end
$var wire 1 <m \RAM1|ALT_INV_memRAM~2034_q\ $end
$var wire 1 =m \RAM1|ALT_INV_memRAM~1522_q\ $end
$var wire 1 >m \RAM1|ALT_INV_memRAM~1010_q\ $end
$var wire 1 ?m \RAM1|ALT_INV_memRAM~498_q\ $end
$var wire 1 @m \RAM1|ALT_INV_memRAM~2334_combout\ $end
$var wire 1 Am \RAM1|ALT_INV_memRAM~2002_q\ $end
$var wire 1 Bm \RAM1|ALT_INV_memRAM~1490_q\ $end
$var wire 1 Cm \RAM1|ALT_INV_memRAM~978_q\ $end
$var wire 1 Dm \RAM1|ALT_INV_memRAM~466_q\ $end
$var wire 1 Em \RAM1|ALT_INV_memRAM~2333_combout\ $end
$var wire 1 Fm \RAM1|ALT_INV_memRAM~1970_q\ $end
$var wire 1 Gm \RAM1|ALT_INV_memRAM~1458_q\ $end
$var wire 1 Hm \RAM1|ALT_INV_memRAM~1941_q\ $end
$var wire 1 Im \RAM1|ALT_INV_memRAM~1909_q\ $end
$var wire 1 Jm \RAM1|ALT_INV_memRAM~1877_q\ $end
$var wire 1 Km \RAM1|ALT_INV_memRAM~1845_q\ $end
$var wire 1 Lm \RAM1|ALT_INV_memRAM~2393_combout\ $end
$var wire 1 Mm \RAM1|ALT_INV_memRAM~1429_q\ $end
$var wire 1 Nm \RAM1|ALT_INV_memRAM~1397_q\ $end
$var wire 1 Om \RAM1|ALT_INV_memRAM~1365_q\ $end
$var wire 1 Pm \RAM1|ALT_INV_memRAM~1333_q\ $end
$var wire 1 Qm \RAM1|ALT_INV_memRAM~2392_combout\ $end
$var wire 1 Rm \RAM1|ALT_INV_memRAM~917_q\ $end
$var wire 1 Sm \RAM1|ALT_INV_memRAM~885_q\ $end
$var wire 1 Tm \RAM1|ALT_INV_memRAM~853_q\ $end
$var wire 1 Um \RAM1|ALT_INV_memRAM~821_q\ $end
$var wire 1 Vm \RAM1|ALT_INV_memRAM~2391_combout\ $end
$var wire 1 Wm \RAM1|ALT_INV_memRAM~405_q\ $end
$var wire 1 Xm \RAM1|ALT_INV_memRAM~373_q\ $end
$var wire 1 Ym \RAM1|ALT_INV_memRAM~341_q\ $end
$var wire 1 Zm \RAM1|ALT_INV_memRAM~309_q\ $end
$var wire 1 [m \RAM1|ALT_INV_memRAM~2390_combout\ $end
$var wire 1 \m \RAM1|ALT_INV_memRAM~2389_combout\ $end
$var wire 1 ]m \RAM1|ALT_INV_memRAM~1813_q\ $end
$var wire 1 ^m \RAM1|ALT_INV_memRAM~1781_q\ $end
$var wire 1 _m \RAM1|ALT_INV_memRAM~1749_q\ $end
$var wire 1 `m \RAM1|ALT_INV_memRAM~1717_q\ $end
$var wire 1 am \RAM1|ALT_INV_memRAM~2388_combout\ $end
$var wire 1 bm \RAM1|ALT_INV_memRAM~1301_q\ $end
$var wire 1 cm \RAM1|ALT_INV_memRAM~1269_q\ $end
$var wire 1 dm \RAM1|ALT_INV_memRAM~1237_q\ $end
$var wire 1 em \RAM1|ALT_INV_memRAM~1205_q\ $end
$var wire 1 fm \RAM1|ALT_INV_memRAM~2387_combout\ $end
$var wire 1 gm \RAM1|ALT_INV_memRAM~789_q\ $end
$var wire 1 hm \RAM1|ALT_INV_memRAM~757_q\ $end
$var wire 1 im \RAM1|ALT_INV_memRAM~725_q\ $end
$var wire 1 jm \RAM1|ALT_INV_memRAM~693_q\ $end
$var wire 1 km \RAM1|ALT_INV_memRAM~2386_combout\ $end
$var wire 1 lm \RAM1|ALT_INV_memRAM~277_q\ $end
$var wire 1 mm \RAM1|ALT_INV_memRAM~245_q\ $end
$var wire 1 nm \RAM1|ALT_INV_memRAM~213_q\ $end
$var wire 1 om \RAM1|ALT_INV_memRAM~181_q\ $end
$var wire 1 pm \RAM1|ALT_INV_memRAM~2385_combout\ $end
$var wire 1 qm \RAM1|ALT_INV_memRAM~2384_combout\ $end
$var wire 1 rm \RAM1|ALT_INV_memRAM~1685_q\ $end
$var wire 1 sm \RAM1|ALT_INV_memRAM~1653_q\ $end
$var wire 1 tm \RAM1|ALT_INV_memRAM~1621_q\ $end
$var wire 1 um \RAM1|ALT_INV_memRAM~1589_q\ $end
$var wire 1 vm \RAM1|ALT_INV_memRAM~2383_combout\ $end
$var wire 1 wm \RAM1|ALT_INV_memRAM~1173_q\ $end
$var wire 1 xm \RAM1|ALT_INV_memRAM~1141_q\ $end
$var wire 1 ym \RAM1|ALT_INV_memRAM~1109_q\ $end
$var wire 1 zm \RAM1|ALT_INV_memRAM~1077_q\ $end
$var wire 1 {m \RAM1|ALT_INV_memRAM~2382_combout\ $end
$var wire 1 |m \RAM1|ALT_INV_memRAM~661_q\ $end
$var wire 1 }m \RAM1|ALT_INV_memRAM~629_q\ $end
$var wire 1 ~m \RAM1|ALT_INV_memRAM~597_q\ $end
$var wire 1 !n \RAM1|ALT_INV_memRAM~565_q\ $end
$var wire 1 "n \RAM1|ALT_INV_memRAM~2381_combout\ $end
$var wire 1 #n \RAM1|ALT_INV_memRAM~149_q\ $end
$var wire 1 $n \RAM1|ALT_INV_memRAM~117_q\ $end
$var wire 1 %n \RAM1|ALT_INV_memRAM~85_q\ $end
$var wire 1 &n \RAM1|ALT_INV_memRAM~53_q\ $end
$var wire 1 'n \MUX_ULA_MEM|ALT_INV_saida_MUX[13]~13_combout\ $end
$var wire 1 (n \RAM1|ALT_INV_memRAM~2380_combout\ $end
$var wire 1 )n \RAM1|ALT_INV_memRAM~2379_combout\ $end
$var wire 1 *n \RAM1|ALT_INV_memRAM~2378_combout\ $end
$var wire 1 +n \RAM1|ALT_INV_memRAM~2068_q\ $end
$var wire 1 ,n \RAM1|ALT_INV_memRAM~1940_q\ $end
$var wire 1 -n \RAM1|ALT_INV_memRAM~1812_q\ $end
$var wire 1 .n \RAM1|ALT_INV_memRAM~1684_q\ $end
$var wire 1 /n \RAM1|ALT_INV_memRAM~2377_combout\ $end
$var wire 1 0n \RAM1|ALT_INV_memRAM~1556_q\ $end
$var wire 1 1n \RAM1|ALT_INV_memRAM~1428_q\ $end
$var wire 1 2n \RAM1|ALT_INV_memRAM~1300_q\ $end
$var wire 1 3n \RAM1|ALT_INV_memRAM~1172_q\ $end
$var wire 1 4n \RAM1|ALT_INV_memRAM~2376_combout\ $end
$var wire 1 5n \RAM1|ALT_INV_memRAM~1044_q\ $end
$var wire 1 6n \RAM1|ALT_INV_memRAM~916_q\ $end
$var wire 1 7n \RAM1|ALT_INV_memRAM~788_q\ $end
$var wire 1 8n \RAM1|ALT_INV_memRAM~660_q\ $end
$var wire 1 9n \RAM1|ALT_INV_memRAM~2375_combout\ $end
$var wire 1 :n \RAM1|ALT_INV_memRAM~532_q\ $end
$var wire 1 ;n \RAM1|ALT_INV_memRAM~404_q\ $end
$var wire 1 <n \RAM1|ALT_INV_memRAM~276_q\ $end
$var wire 1 =n \RAM1|ALT_INV_memRAM~148_q\ $end
$var wire 1 >n \RAM1|ALT_INV_memRAM~2374_combout\ $end
$var wire 1 ?n \RAM1|ALT_INV_memRAM~2373_combout\ $end
$var wire 1 @n \RAM1|ALT_INV_memRAM~2036_q\ $end
$var wire 1 An \RAM1|ALT_INV_memRAM~1524_q\ $end
$var wire 1 Bn \RAM1|ALT_INV_memRAM~1012_q\ $end
$var wire 1 Cn \RAM1|ALT_INV_memRAM~500_q\ $end
$var wire 1 Dn \RAM1|ALT_INV_memRAM~2372_combout\ $end
$var wire 1 En \RAM1|ALT_INV_memRAM~1908_q\ $end
$var wire 1 Fn \RAM1|ALT_INV_memRAM~1396_q\ $end
$var wire 1 Gn \RAM1|ALT_INV_memRAM~884_q\ $end
$var wire 1 Hn \RAM1|ALT_INV_memRAM~372_q\ $end
$var wire 1 In \RAM1|ALT_INV_memRAM~2371_combout\ $end
$var wire 1 Jn \RAM1|ALT_INV_memRAM~1780_q\ $end
$var wire 1 Kn \RAM1|ALT_INV_memRAM~1268_q\ $end
$var wire 1 Ln \RAM1|ALT_INV_memRAM~756_q\ $end
$var wire 1 Mn \RAM1|ALT_INV_memRAM~244_q\ $end
$var wire 1 Nn \RAM1|ALT_INV_memRAM~2370_combout\ $end
$var wire 1 On \RAM1|ALT_INV_memRAM~1652_q\ $end
$var wire 1 Pn \RAM1|ALT_INV_memRAM~1140_q\ $end
$var wire 1 Qn \RAM1|ALT_INV_memRAM~628_q\ $end
$var wire 1 Rn \RAM1|ALT_INV_memRAM~116_q\ $end
$var wire 1 Sn \RAM1|ALT_INV_memRAM~2369_combout\ $end
$var wire 1 Tn \RAM1|ALT_INV_memRAM~2368_combout\ $end
$var wire 1 Un \RAM1|ALT_INV_memRAM~2004_q\ $end
$var wire 1 Vn \RAM1|ALT_INV_memRAM~1492_q\ $end
$var wire 1 Wn \RAM1|ALT_INV_memRAM~980_q\ $end
$var wire 1 Xn \RAM1|ALT_INV_memRAM~468_q\ $end
$var wire 1 Yn \RAM1|ALT_INV_memRAM~2367_combout\ $end
$var wire 1 Zn \RAM1|ALT_INV_memRAM~1876_q\ $end
$var wire 1 [n \RAM1|ALT_INV_memRAM~1364_q\ $end
$var wire 1 \n \RAM1|ALT_INV_memRAM~852_q\ $end
$var wire 1 ]n \RAM1|ALT_INV_memRAM~340_q\ $end
$var wire 1 ^n \RAM1|ALT_INV_memRAM~2366_combout\ $end
$var wire 1 _n \RAM1|ALT_INV_memRAM~1748_q\ $end
$var wire 1 `n \RAM1|ALT_INV_memRAM~1236_q\ $end
$var wire 1 an \RAM1|ALT_INV_memRAM~724_q\ $end
$var wire 1 bn \RAM1|ALT_INV_memRAM~212_q\ $end
$var wire 1 cn \RAM1|ALT_INV_memRAM~2365_combout\ $end
$var wire 1 dn \RAM1|ALT_INV_memRAM~1620_q\ $end
$var wire 1 en \RAM1|ALT_INV_memRAM~1108_q\ $end
$var wire 1 fn \RAM1|ALT_INV_memRAM~596_q\ $end
$var wire 1 gn \RAM1|ALT_INV_memRAM~84_q\ $end
$var wire 1 hn \RAM1|ALT_INV_memRAM~2364_combout\ $end
$var wire 1 in \RAM1|ALT_INV_memRAM~439_q\ $end
$var wire 1 jn \RAM1|ALT_INV_memRAM~2425_combout\ $end
$var wire 1 kn \RAM1|ALT_INV_memRAM~1847_q\ $end
$var wire 1 ln \RAM1|ALT_INV_memRAM~1335_q\ $end
$var wire 1 mn \RAM1|ALT_INV_memRAM~823_q\ $end
$var wire 1 nn \RAM1|ALT_INV_memRAM~311_q\ $end
$var wire 1 on \RAM1|ALT_INV_memRAM~2424_combout\ $end
$var wire 1 pn \RAM1|ALT_INV_memRAM~1719_q\ $end
$var wire 1 qn \RAM1|ALT_INV_memRAM~1207_q\ $end
$var wire 1 rn \RAM1|ALT_INV_memRAM~695_q\ $end
$var wire 1 sn \RAM1|ALT_INV_memRAM~183_q\ $end
$var wire 1 tn \RAM1|ALT_INV_memRAM~2423_combout\ $end
$var wire 1 un \RAM1|ALT_INV_memRAM~1591_q\ $end
$var wire 1 vn \RAM1|ALT_INV_memRAM~1079_q\ $end
$var wire 1 wn \RAM1|ALT_INV_memRAM~567_q\ $end
$var wire 1 xn \RAM1|ALT_INV_memRAM~55_q\ $end
$var wire 1 yn \MUX_ULA_MEM|ALT_INV_saida_MUX[15]~15_combout\ $end
$var wire 1 zn \RAM1|ALT_INV_memRAM~2422_combout\ $end
$var wire 1 {n \RAM1|ALT_INV_memRAM~2421_combout\ $end
$var wire 1 |n \RAM1|ALT_INV_memRAM~2420_combout\ $end
$var wire 1 }n \RAM1|ALT_INV_memRAM~2070_q\ $end
$var wire 1 ~n \RAM1|ALT_INV_memRAM~1942_q\ $end
$var wire 1 !o \RAM1|ALT_INV_memRAM~1814_q\ $end
$var wire 1 "o \RAM1|ALT_INV_memRAM~1686_q\ $end
$var wire 1 #o \RAM1|ALT_INV_memRAM~2419_combout\ $end
$var wire 1 $o \RAM1|ALT_INV_memRAM~2038_q\ $end
$var wire 1 %o \RAM1|ALT_INV_memRAM~1910_q\ $end
$var wire 1 &o \RAM1|ALT_INV_memRAM~1782_q\ $end
$var wire 1 'o \RAM1|ALT_INV_memRAM~1654_q\ $end
$var wire 1 (o \RAM1|ALT_INV_memRAM~2418_combout\ $end
$var wire 1 )o \RAM1|ALT_INV_memRAM~2006_q\ $end
$var wire 1 *o \RAM1|ALT_INV_memRAM~1878_q\ $end
$var wire 1 +o \RAM1|ALT_INV_memRAM~1750_q\ $end
$var wire 1 ,o \RAM1|ALT_INV_memRAM~1622_q\ $end
$var wire 1 -o \RAM1|ALT_INV_memRAM~2417_combout\ $end
$var wire 1 .o \RAM1|ALT_INV_memRAM~1974_q\ $end
$var wire 1 /o \RAM1|ALT_INV_memRAM~1846_q\ $end
$var wire 1 0o \RAM1|ALT_INV_memRAM~1718_q\ $end
$var wire 1 1o \RAM1|ALT_INV_memRAM~1590_q\ $end
$var wire 1 2o \RAM1|ALT_INV_memRAM~2416_combout\ $end
$var wire 1 3o \RAM1|ALT_INV_memRAM~2415_combout\ $end
$var wire 1 4o \RAM1|ALT_INV_memRAM~1558_q\ $end
$var wire 1 5o \RAM1|ALT_INV_memRAM~1526_q\ $end
$var wire 1 6o \RAM1|ALT_INV_memRAM~1494_q\ $end
$var wire 1 7o \RAM1|ALT_INV_memRAM~1462_q\ $end
$var wire 1 8o \RAM1|ALT_INV_memRAM~2414_combout\ $end
$var wire 1 9o \RAM1|ALT_INV_memRAM~1430_q\ $end
$var wire 1 :o \RAM1|ALT_INV_memRAM~1398_q\ $end
$var wire 1 ;o \RAM1|ALT_INV_memRAM~1366_q\ $end
$var wire 1 <o \RAM1|ALT_INV_memRAM~1334_q\ $end
$var wire 1 =o \RAM1|ALT_INV_memRAM~2413_combout\ $end
$var wire 1 >o \RAM1|ALT_INV_memRAM~1302_q\ $end
$var wire 1 ?o \RAM1|ALT_INV_memRAM~1270_q\ $end
$var wire 1 @o \RAM1|ALT_INV_memRAM~1238_q\ $end
$var wire 1 Ao \RAM1|ALT_INV_memRAM~1206_q\ $end
$var wire 1 Bo \RAM1|ALT_INV_memRAM~2412_combout\ $end
$var wire 1 Co \RAM1|ALT_INV_memRAM~1174_q\ $end
$var wire 1 Do \RAM1|ALT_INV_memRAM~1142_q\ $end
$var wire 1 Eo \RAM1|ALT_INV_memRAM~1110_q\ $end
$var wire 1 Fo \RAM1|ALT_INV_memRAM~1078_q\ $end
$var wire 1 Go \RAM1|ALT_INV_memRAM~2411_combout\ $end
$var wire 1 Ho \RAM1|ALT_INV_memRAM~2410_combout\ $end
$var wire 1 Io \RAM1|ALT_INV_memRAM~1046_q\ $end
$var wire 1 Jo \RAM1|ALT_INV_memRAM~918_q\ $end
$var wire 1 Ko \RAM1|ALT_INV_memRAM~790_q\ $end
$var wire 1 Lo \RAM1|ALT_INV_memRAM~662_q\ $end
$var wire 1 Mo \RAM1|ALT_INV_memRAM~2409_combout\ $end
$var wire 1 No \RAM1|ALT_INV_memRAM~1014_q\ $end
$var wire 1 Oo \RAM1|ALT_INV_memRAM~886_q\ $end
$var wire 1 Po \RAM1|ALT_INV_memRAM~758_q\ $end
$var wire 1 Qo \RAM1|ALT_INV_memRAM~630_q\ $end
$var wire 1 Ro \RAM1|ALT_INV_memRAM~2408_combout\ $end
$var wire 1 So \RAM1|ALT_INV_memRAM~982_q\ $end
$var wire 1 To \RAM1|ALT_INV_memRAM~854_q\ $end
$var wire 1 Uo \RAM1|ALT_INV_memRAM~726_q\ $end
$var wire 1 Vo \RAM1|ALT_INV_memRAM~598_q\ $end
$var wire 1 Wo \RAM1|ALT_INV_memRAM~2407_combout\ $end
$var wire 1 Xo \RAM1|ALT_INV_memRAM~950_q\ $end
$var wire 1 Yo \RAM1|ALT_INV_memRAM~822_q\ $end
$var wire 1 Zo \RAM1|ALT_INV_memRAM~694_q\ $end
$var wire 1 [o \RAM1|ALT_INV_memRAM~566_q\ $end
$var wire 1 \o \RAM1|ALT_INV_memRAM~2406_combout\ $end
$var wire 1 ]o \RAM1|ALT_INV_memRAM~2405_combout\ $end
$var wire 1 ^o \RAM1|ALT_INV_memRAM~534_q\ $end
$var wire 1 _o \RAM1|ALT_INV_memRAM~406_q\ $end
$var wire 1 `o \RAM1|ALT_INV_memRAM~278_q\ $end
$var wire 1 ao \RAM1|ALT_INV_memRAM~150_q\ $end
$var wire 1 bo \RAM1|ALT_INV_memRAM~2404_combout\ $end
$var wire 1 co \RAM1|ALT_INV_memRAM~502_q\ $end
$var wire 1 do \RAM1|ALT_INV_memRAM~374_q\ $end
$var wire 1 eo \RAM1|ALT_INV_memRAM~246_q\ $end
$var wire 1 fo \RAM1|ALT_INV_memRAM~118_q\ $end
$var wire 1 go \RAM1|ALT_INV_memRAM~2403_combout\ $end
$var wire 1 ho \RAM1|ALT_INV_memRAM~470_q\ $end
$var wire 1 io \RAM1|ALT_INV_memRAM~342_q\ $end
$var wire 1 jo \RAM1|ALT_INV_memRAM~214_q\ $end
$var wire 1 ko \RAM1|ALT_INV_memRAM~86_q\ $end
$var wire 1 lo \RAM1|ALT_INV_memRAM~2402_combout\ $end
$var wire 1 mo \RAM1|ALT_INV_memRAM~438_q\ $end
$var wire 1 no \RAM1|ALT_INV_memRAM~310_q\ $end
$var wire 1 oo \RAM1|ALT_INV_memRAM~182_q\ $end
$var wire 1 po \RAM1|ALT_INV_memRAM~54_q\ $end
$var wire 1 qo \RAM1|ALT_INV_memRAM~2401_combout\ $end
$var wire 1 ro \RAM1|ALT_INV_memRAM~2400_combout\ $end
$var wire 1 so \RAM1|ALT_INV_memRAM~2399_combout\ $end
$var wire 1 to \RAM1|ALT_INV_memRAM~2069_q\ $end
$var wire 1 uo \RAM1|ALT_INV_memRAM~1557_q\ $end
$var wire 1 vo \RAM1|ALT_INV_memRAM~1045_q\ $end
$var wire 1 wo \RAM1|ALT_INV_memRAM~533_q\ $end
$var wire 1 xo \RAM1|ALT_INV_memRAM~2398_combout\ $end
$var wire 1 yo \RAM1|ALT_INV_memRAM~2037_q\ $end
$var wire 1 zo \RAM1|ALT_INV_memRAM~1525_q\ $end
$var wire 1 {o \RAM1|ALT_INV_memRAM~1013_q\ $end
$var wire 1 |o \RAM1|ALT_INV_memRAM~501_q\ $end
$var wire 1 }o \RAM1|ALT_INV_memRAM~2397_combout\ $end
$var wire 1 ~o \RAM1|ALT_INV_memRAM~2005_q\ $end
$var wire 1 !p \RAM1|ALT_INV_memRAM~1493_q\ $end
$var wire 1 "p \RAM1|ALT_INV_memRAM~981_q\ $end
$var wire 1 #p \RAM1|ALT_INV_memRAM~469_q\ $end
$var wire 1 $p \RAM1|ALT_INV_memRAM~2396_combout\ $end
$var wire 1 %p \RAM1|ALT_INV_memRAM~1973_q\ $end
$var wire 1 &p \RAM1|ALT_INV_memRAM~1461_q\ $end
$var wire 1 'p \RAM1|ALT_INV_memRAM~949_q\ $end
$var wire 1 (p \RAM1|ALT_INV_memRAM~437_q\ $end
$var wire 1 )p \RAM1|ALT_INV_memRAM~2395_combout\ $end
$var wire 1 *p \RAM1|ALT_INV_memRAM~2394_combout\ $end
$var wire 1 +p \RAM1|ALT_INV_memRAM~2456_combout\ $end
$var wire 1 ,p \RAM1|ALT_INV_memRAM~1432_q\ $end
$var wire 1 -p \RAM1|ALT_INV_memRAM~1400_q\ $end
$var wire 1 .p \RAM1|ALT_INV_memRAM~1368_q\ $end
$var wire 1 /p \RAM1|ALT_INV_memRAM~1336_q\ $end
$var wire 1 0p \RAM1|ALT_INV_memRAM~2455_combout\ $end
$var wire 1 1p \RAM1|ALT_INV_memRAM~920_q\ $end
$var wire 1 2p \RAM1|ALT_INV_memRAM~888_q\ $end
$var wire 1 3p \RAM1|ALT_INV_memRAM~856_q\ $end
$var wire 1 4p \RAM1|ALT_INV_memRAM~824_q\ $end
$var wire 1 5p \RAM1|ALT_INV_memRAM~2454_combout\ $end
$var wire 1 6p \RAM1|ALT_INV_memRAM~408_q\ $end
$var wire 1 7p \RAM1|ALT_INV_memRAM~376_q\ $end
$var wire 1 8p \RAM1|ALT_INV_memRAM~344_q\ $end
$var wire 1 9p \RAM1|ALT_INV_memRAM~312_q\ $end
$var wire 1 :p \RAM1|ALT_INV_memRAM~2453_combout\ $end
$var wire 1 ;p \RAM1|ALT_INV_memRAM~2452_combout\ $end
$var wire 1 <p \RAM1|ALT_INV_memRAM~1816_q\ $end
$var wire 1 =p \RAM1|ALT_INV_memRAM~1784_q\ $end
$var wire 1 >p \RAM1|ALT_INV_memRAM~1752_q\ $end
$var wire 1 ?p \RAM1|ALT_INV_memRAM~1720_q\ $end
$var wire 1 @p \RAM1|ALT_INV_memRAM~2451_combout\ $end
$var wire 1 Ap \RAM1|ALT_INV_memRAM~1304_q\ $end
$var wire 1 Bp \RAM1|ALT_INV_memRAM~1272_q\ $end
$var wire 1 Cp \RAM1|ALT_INV_memRAM~1240_q\ $end
$var wire 1 Dp \RAM1|ALT_INV_memRAM~1208_q\ $end
$var wire 1 Ep \RAM1|ALT_INV_memRAM~2450_combout\ $end
$var wire 1 Fp \RAM1|ALT_INV_memRAM~792_q\ $end
$var wire 1 Gp \RAM1|ALT_INV_memRAM~760_q\ $end
$var wire 1 Hp \RAM1|ALT_INV_memRAM~728_q\ $end
$var wire 1 Ip \RAM1|ALT_INV_memRAM~696_q\ $end
$var wire 1 Jp \RAM1|ALT_INV_memRAM~2449_combout\ $end
$var wire 1 Kp \RAM1|ALT_INV_memRAM~280_q\ $end
$var wire 1 Lp \RAM1|ALT_INV_memRAM~248_q\ $end
$var wire 1 Mp \RAM1|ALT_INV_memRAM~216_q\ $end
$var wire 1 Np \RAM1|ALT_INV_memRAM~184_q\ $end
$var wire 1 Op \RAM1|ALT_INV_memRAM~2448_combout\ $end
$var wire 1 Pp \RAM1|ALT_INV_memRAM~2447_combout\ $end
$var wire 1 Qp \RAM1|ALT_INV_memRAM~1688_q\ $end
$var wire 1 Rp \RAM1|ALT_INV_memRAM~1656_q\ $end
$var wire 1 Sp \RAM1|ALT_INV_memRAM~1624_q\ $end
$var wire 1 Tp \RAM1|ALT_INV_memRAM~1592_q\ $end
$var wire 1 Up \RAM1|ALT_INV_memRAM~2446_combout\ $end
$var wire 1 Vp \RAM1|ALT_INV_memRAM~1176_q\ $end
$var wire 1 Wp \RAM1|ALT_INV_memRAM~1144_q\ $end
$var wire 1 Xp \RAM1|ALT_INV_memRAM~1112_q\ $end
$var wire 1 Yp \RAM1|ALT_INV_memRAM~1080_q\ $end
$var wire 1 Zp \RAM1|ALT_INV_memRAM~2445_combout\ $end
$var wire 1 [p \RAM1|ALT_INV_memRAM~664_q\ $end
$var wire 1 \p \RAM1|ALT_INV_memRAM~632_q\ $end
$var wire 1 ]p \RAM1|ALT_INV_memRAM~600_q\ $end
$var wire 1 ^p \RAM1|ALT_INV_memRAM~568_q\ $end
$var wire 1 _p \RAM1|ALT_INV_memRAM~2444_combout\ $end
$var wire 1 `p \RAM1|ALT_INV_memRAM~152_q\ $end
$var wire 1 ap \RAM1|ALT_INV_memRAM~120_q\ $end
$var wire 1 bp \RAM1|ALT_INV_memRAM~88_q\ $end
$var wire 1 cp \RAM1|ALT_INV_memRAM~56_q\ $end
$var wire 1 dp \RAM1|ALT_INV_memRAM~2443_combout\ $end
$var wire 1 ep \RAM1|ALT_INV_memRAM~2442_combout\ $end
$var wire 1 fp \RAM1|ALT_INV_memRAM~2441_combout\ $end
$var wire 1 gp \RAM1|ALT_INV_memRAM~2071_q\ $end
$var wire 1 hp \RAM1|ALT_INV_memRAM~1943_q\ $end
$var wire 1 ip \RAM1|ALT_INV_memRAM~1815_q\ $end
$var wire 1 jp \RAM1|ALT_INV_memRAM~1687_q\ $end
$var wire 1 kp \RAM1|ALT_INV_memRAM~2440_combout\ $end
$var wire 1 lp \RAM1|ALT_INV_memRAM~1559_q\ $end
$var wire 1 mp \RAM1|ALT_INV_memRAM~1431_q\ $end
$var wire 1 np \RAM1|ALT_INV_memRAM~1303_q\ $end
$var wire 1 op \RAM1|ALT_INV_memRAM~1175_q\ $end
$var wire 1 pp \RAM1|ALT_INV_memRAM~2439_combout\ $end
$var wire 1 qp \RAM1|ALT_INV_memRAM~1047_q\ $end
$var wire 1 rp \RAM1|ALT_INV_memRAM~919_q\ $end
$var wire 1 sp \RAM1|ALT_INV_memRAM~791_q\ $end
$var wire 1 tp \RAM1|ALT_INV_memRAM~663_q\ $end
$var wire 1 up \RAM1|ALT_INV_memRAM~2438_combout\ $end
$var wire 1 vp \RAM1|ALT_INV_memRAM~535_q\ $end
$var wire 1 wp \RAM1|ALT_INV_memRAM~407_q\ $end
$var wire 1 xp \RAM1|ALT_INV_memRAM~279_q\ $end
$var wire 1 yp \RAM1|ALT_INV_memRAM~151_q\ $end
$var wire 1 zp \RAM1|ALT_INV_memRAM~2437_combout\ $end
$var wire 1 {p \RAM1|ALT_INV_memRAM~2436_combout\ $end
$var wire 1 |p \RAM1|ALT_INV_memRAM~2039_q\ $end
$var wire 1 }p \RAM1|ALT_INV_memRAM~1527_q\ $end
$var wire 1 ~p \RAM1|ALT_INV_memRAM~1015_q\ $end
$var wire 1 !q \RAM1|ALT_INV_memRAM~503_q\ $end
$var wire 1 "q \RAM1|ALT_INV_memRAM~2435_combout\ $end
$var wire 1 #q \RAM1|ALT_INV_memRAM~1911_q\ $end
$var wire 1 $q \RAM1|ALT_INV_memRAM~1399_q\ $end
$var wire 1 %q \RAM1|ALT_INV_memRAM~887_q\ $end
$var wire 1 &q \RAM1|ALT_INV_memRAM~375_q\ $end
$var wire 1 'q \RAM1|ALT_INV_memRAM~2434_combout\ $end
$var wire 1 (q \RAM1|ALT_INV_memRAM~1783_q\ $end
$var wire 1 )q \RAM1|ALT_INV_memRAM~1271_q\ $end
$var wire 1 *q \RAM1|ALT_INV_memRAM~759_q\ $end
$var wire 1 +q \RAM1|ALT_INV_memRAM~247_q\ $end
$var wire 1 ,q \RAM1|ALT_INV_memRAM~2433_combout\ $end
$var wire 1 -q \RAM1|ALT_INV_memRAM~1655_q\ $end
$var wire 1 .q \RAM1|ALT_INV_memRAM~1143_q\ $end
$var wire 1 /q \RAM1|ALT_INV_memRAM~631_q\ $end
$var wire 1 0q \RAM1|ALT_INV_memRAM~119_q\ $end
$var wire 1 1q \RAM1|ALT_INV_memRAM~2432_combout\ $end
$var wire 1 2q \RAM1|ALT_INV_memRAM~2431_combout\ $end
$var wire 1 3q \RAM1|ALT_INV_memRAM~2007_q\ $end
$var wire 1 4q \RAM1|ALT_INV_memRAM~1495_q\ $end
$var wire 1 5q \RAM1|ALT_INV_memRAM~983_q\ $end
$var wire 1 6q \RAM1|ALT_INV_memRAM~471_q\ $end
$var wire 1 7q \RAM1|ALT_INV_memRAM~2430_combout\ $end
$var wire 1 8q \RAM1|ALT_INV_memRAM~1879_q\ $end
$var wire 1 9q \RAM1|ALT_INV_memRAM~1367_q\ $end
$var wire 1 :q \RAM1|ALT_INV_memRAM~855_q\ $end
$var wire 1 ;q \RAM1|ALT_INV_memRAM~343_q\ $end
$var wire 1 <q \RAM1|ALT_INV_memRAM~2429_combout\ $end
$var wire 1 =q \RAM1|ALT_INV_memRAM~1751_q\ $end
$var wire 1 >q \RAM1|ALT_INV_memRAM~1239_q\ $end
$var wire 1 ?q \RAM1|ALT_INV_memRAM~727_q\ $end
$var wire 1 @q \RAM1|ALT_INV_memRAM~215_q\ $end
$var wire 1 Aq \RAM1|ALT_INV_memRAM~2428_combout\ $end
$var wire 1 Bq \RAM1|ALT_INV_memRAM~1623_q\ $end
$var wire 1 Cq \RAM1|ALT_INV_memRAM~1111_q\ $end
$var wire 1 Dq \RAM1|ALT_INV_memRAM~599_q\ $end
$var wire 1 Eq \RAM1|ALT_INV_memRAM~87_q\ $end
$var wire 1 Fq \RAM1|ALT_INV_memRAM~2427_combout\ $end
$var wire 1 Gq \RAM1|ALT_INV_memRAM~2426_combout\ $end
$var wire 1 Hq \RAM1|ALT_INV_memRAM~1975_q\ $end
$var wire 1 Iq \RAM1|ALT_INV_memRAM~1463_q\ $end
$var wire 1 Jq \RAM1|ALT_INV_memRAM~951_q\ $end
$var wire 1 Kq \RAM1|ALT_INV_memRAM~826_q\ $end
$var wire 1 Lq \RAM1|ALT_INV_memRAM~314_q\ $end
$var wire 1 Mq \RAM1|ALT_INV_memRAM~2487_combout\ $end
$var wire 1 Nq \RAM1|ALT_INV_memRAM~1722_q\ $end
$var wire 1 Oq \RAM1|ALT_INV_memRAM~1210_q\ $end
$var wire 1 Pq \RAM1|ALT_INV_memRAM~698_q\ $end
$var wire 1 Qq \RAM1|ALT_INV_memRAM~186_q\ $end
$var wire 1 Rq \RAM1|ALT_INV_memRAM~2486_combout\ $end
$var wire 1 Sq \RAM1|ALT_INV_memRAM~1594_q\ $end
$var wire 1 Tq \RAM1|ALT_INV_memRAM~1082_q\ $end
$var wire 1 Uq \RAM1|ALT_INV_memRAM~570_q\ $end
$var wire 1 Vq \RAM1|ALT_INV_memRAM~58_q\ $end
$var wire 1 Wq \RAM1|ALT_INV_memRAM~2485_combout\ $end
$var wire 1 Xq \RAM1|ALT_INV_memRAM~2484_combout\ $end
$var wire 1 Yq \RAM1|ALT_INV_memRAM~2483_combout\ $end
$var wire 1 Zq \RAM1|ALT_INV_memRAM~2073_q\ $end
$var wire 1 [q \RAM1|ALT_INV_memRAM~1945_q\ $end
$var wire 1 \q \RAM1|ALT_INV_memRAM~1817_q\ $end
$var wire 1 ]q \RAM1|ALT_INV_memRAM~1689_q\ $end
$var wire 1 ^q \RAM1|ALT_INV_memRAM~2482_combout\ $end
$var wire 1 _q \RAM1|ALT_INV_memRAM~2041_q\ $end
$var wire 1 `q \RAM1|ALT_INV_memRAM~1913_q\ $end
$var wire 1 aq \RAM1|ALT_INV_memRAM~1785_q\ $end
$var wire 1 bq \RAM1|ALT_INV_memRAM~1657_q\ $end
$var wire 1 cq \RAM1|ALT_INV_memRAM~2481_combout\ $end
$var wire 1 dq \RAM1|ALT_INV_memRAM~2009_q\ $end
$var wire 1 eq \RAM1|ALT_INV_memRAM~1881_q\ $end
$var wire 1 fq \RAM1|ALT_INV_memRAM~1753_q\ $end
$var wire 1 gq \RAM1|ALT_INV_memRAM~1625_q\ $end
$var wire 1 hq \RAM1|ALT_INV_memRAM~2480_combout\ $end
$var wire 1 iq \RAM1|ALT_INV_memRAM~1977_q\ $end
$var wire 1 jq \RAM1|ALT_INV_memRAM~1849_q\ $end
$var wire 1 kq \RAM1|ALT_INV_memRAM~1721_q\ $end
$var wire 1 lq \RAM1|ALT_INV_memRAM~1593_q\ $end
$var wire 1 mq \RAM1|ALT_INV_memRAM~2479_combout\ $end
$var wire 1 nq \RAM1|ALT_INV_memRAM~2478_combout\ $end
$var wire 1 oq \RAM1|ALT_INV_memRAM~1561_q\ $end
$var wire 1 pq \RAM1|ALT_INV_memRAM~1529_q\ $end
$var wire 1 qq \RAM1|ALT_INV_memRAM~1497_q\ $end
$var wire 1 rq \RAM1|ALT_INV_memRAM~1465_q\ $end
$var wire 1 sq \RAM1|ALT_INV_memRAM~2477_combout\ $end
$var wire 1 tq \RAM1|ALT_INV_memRAM~1433_q\ $end
$var wire 1 uq \RAM1|ALT_INV_memRAM~1401_q\ $end
$var wire 1 vq \RAM1|ALT_INV_memRAM~1369_q\ $end
$var wire 1 wq \RAM1|ALT_INV_memRAM~1337_q\ $end
$var wire 1 xq \RAM1|ALT_INV_memRAM~2476_combout\ $end
$var wire 1 yq \RAM1|ALT_INV_memRAM~1305_q\ $end
$var wire 1 zq \RAM1|ALT_INV_memRAM~1273_q\ $end
$var wire 1 {q \RAM1|ALT_INV_memRAM~1241_q\ $end
$var wire 1 |q \RAM1|ALT_INV_memRAM~1209_q\ $end
$var wire 1 }q \RAM1|ALT_INV_memRAM~2475_combout\ $end
$var wire 1 ~q \RAM1|ALT_INV_memRAM~1177_q\ $end
$var wire 1 !r \RAM1|ALT_INV_memRAM~1145_q\ $end
$var wire 1 "r \RAM1|ALT_INV_memRAM~1113_q\ $end
$var wire 1 #r \RAM1|ALT_INV_memRAM~1081_q\ $end
$var wire 1 $r \RAM1|ALT_INV_memRAM~2474_combout\ $end
$var wire 1 %r \RAM1|ALT_INV_memRAM~2473_combout\ $end
$var wire 1 &r \RAM1|ALT_INV_memRAM~1049_q\ $end
$var wire 1 'r \RAM1|ALT_INV_memRAM~921_q\ $end
$var wire 1 (r \RAM1|ALT_INV_memRAM~793_q\ $end
$var wire 1 )r \RAM1|ALT_INV_memRAM~665_q\ $end
$var wire 1 *r \RAM1|ALT_INV_memRAM~2472_combout\ $end
$var wire 1 +r \RAM1|ALT_INV_memRAM~1017_q\ $end
$var wire 1 ,r \RAM1|ALT_INV_memRAM~889_q\ $end
$var wire 1 -r \RAM1|ALT_INV_memRAM~761_q\ $end
$var wire 1 .r \RAM1|ALT_INV_memRAM~633_q\ $end
$var wire 1 /r \RAM1|ALT_INV_memRAM~2471_combout\ $end
$var wire 1 0r \RAM1|ALT_INV_memRAM~985_q\ $end
$var wire 1 1r \RAM1|ALT_INV_memRAM~857_q\ $end
$var wire 1 2r \RAM1|ALT_INV_memRAM~729_q\ $end
$var wire 1 3r \RAM1|ALT_INV_memRAM~601_q\ $end
$var wire 1 4r \RAM1|ALT_INV_memRAM~2470_combout\ $end
$var wire 1 5r \RAM1|ALT_INV_memRAM~953_q\ $end
$var wire 1 6r \RAM1|ALT_INV_memRAM~825_q\ $end
$var wire 1 7r \RAM1|ALT_INV_memRAM~697_q\ $end
$var wire 1 8r \RAM1|ALT_INV_memRAM~569_q\ $end
$var wire 1 9r \RAM1|ALT_INV_memRAM~2469_combout\ $end
$var wire 1 :r \RAM1|ALT_INV_memRAM~2468_combout\ $end
$var wire 1 ;r \RAM1|ALT_INV_memRAM~537_q\ $end
$var wire 1 <r \RAM1|ALT_INV_memRAM~409_q\ $end
$var wire 1 =r \RAM1|ALT_INV_memRAM~281_q\ $end
$var wire 1 >r \RAM1|ALT_INV_memRAM~153_q\ $end
$var wire 1 ?r \RAM1|ALT_INV_memRAM~2467_combout\ $end
$var wire 1 @r \RAM1|ALT_INV_memRAM~505_q\ $end
$var wire 1 Ar \RAM1|ALT_INV_memRAM~377_q\ $end
$var wire 1 Br \RAM1|ALT_INV_memRAM~249_q\ $end
$var wire 1 Cr \RAM1|ALT_INV_memRAM~121_q\ $end
$var wire 1 Dr \RAM1|ALT_INV_memRAM~2466_combout\ $end
$var wire 1 Er \RAM1|ALT_INV_memRAM~473_q\ $end
$var wire 1 Fr \RAM1|ALT_INV_memRAM~345_q\ $end
$var wire 1 Gr \RAM1|ALT_INV_memRAM~217_q\ $end
$var wire 1 Hr \RAM1|ALT_INV_memRAM~89_q\ $end
$var wire 1 Ir \RAM1|ALT_INV_memRAM~2465_combout\ $end
$var wire 1 Jr \RAM1|ALT_INV_memRAM~441_q\ $end
$var wire 1 Kr \RAM1|ALT_INV_memRAM~313_q\ $end
$var wire 1 Lr \RAM1|ALT_INV_memRAM~185_q\ $end
$var wire 1 Mr \RAM1|ALT_INV_memRAM~57_q\ $end
$var wire 1 Nr \MUX_ULA_MEM|ALT_INV_saida_MUX[17]~17_combout\ $end
$var wire 1 Or \RAM1|ALT_INV_memRAM~2464_combout\ $end
$var wire 1 Pr \RAM1|ALT_INV_memRAM~2463_combout\ $end
$var wire 1 Qr \RAM1|ALT_INV_memRAM~2462_combout\ $end
$var wire 1 Rr \RAM1|ALT_INV_memRAM~2072_q\ $end
$var wire 1 Sr \RAM1|ALT_INV_memRAM~1560_q\ $end
$var wire 1 Tr \RAM1|ALT_INV_memRAM~1048_q\ $end
$var wire 1 Ur \RAM1|ALT_INV_memRAM~536_q\ $end
$var wire 1 Vr \RAM1|ALT_INV_memRAM~2461_combout\ $end
$var wire 1 Wr \RAM1|ALT_INV_memRAM~2040_q\ $end
$var wire 1 Xr \RAM1|ALT_INV_memRAM~1528_q\ $end
$var wire 1 Yr \RAM1|ALT_INV_memRAM~1016_q\ $end
$var wire 1 Zr \RAM1|ALT_INV_memRAM~504_q\ $end
$var wire 1 [r \RAM1|ALT_INV_memRAM~2460_combout\ $end
$var wire 1 \r \RAM1|ALT_INV_memRAM~2008_q\ $end
$var wire 1 ]r \RAM1|ALT_INV_memRAM~1496_q\ $end
$var wire 1 ^r \RAM1|ALT_INV_memRAM~984_q\ $end
$var wire 1 _r \RAM1|ALT_INV_memRAM~472_q\ $end
$var wire 1 `r \RAM1|ALT_INV_memRAM~2459_combout\ $end
$var wire 1 ar \RAM1|ALT_INV_memRAM~1976_q\ $end
$var wire 1 br \RAM1|ALT_INV_memRAM~1464_q\ $end
$var wire 1 cr \RAM1|ALT_INV_memRAM~952_q\ $end
$var wire 1 dr \RAM1|ALT_INV_memRAM~440_q\ $end
$var wire 1 er \RAM1|ALT_INV_memRAM~2458_combout\ $end
$var wire 1 fr \RAM1|ALT_INV_memRAM~2457_combout\ $end
$var wire 1 gr \RAM1|ALT_INV_memRAM~1944_q\ $end
$var wire 1 hr \RAM1|ALT_INV_memRAM~1912_q\ $end
$var wire 1 ir \RAM1|ALT_INV_memRAM~1880_q\ $end
$var wire 1 jr \RAM1|ALT_INV_memRAM~1848_q\ $end
$var wire 1 kr \RAM1|ALT_INV_memRAM~1339_q\ $end
$var wire 1 lr \RAM1|ALT_INV_memRAM~2518_combout\ $end
$var wire 1 mr \RAM1|ALT_INV_memRAM~923_q\ $end
$var wire 1 nr \RAM1|ALT_INV_memRAM~891_q\ $end
$var wire 1 or \RAM1|ALT_INV_memRAM~859_q\ $end
$var wire 1 pr \RAM1|ALT_INV_memRAM~827_q\ $end
$var wire 1 qr \RAM1|ALT_INV_memRAM~2517_combout\ $end
$var wire 1 rr \RAM1|ALT_INV_memRAM~411_q\ $end
$var wire 1 sr \RAM1|ALT_INV_memRAM~379_q\ $end
$var wire 1 tr \RAM1|ALT_INV_memRAM~347_q\ $end
$var wire 1 ur \RAM1|ALT_INV_memRAM~315_q\ $end
$var wire 1 vr \RAM1|ALT_INV_memRAM~2516_combout\ $end
$var wire 1 wr \RAM1|ALT_INV_memRAM~2515_combout\ $end
$var wire 1 xr \RAM1|ALT_INV_memRAM~1819_q\ $end
$var wire 1 yr \RAM1|ALT_INV_memRAM~1787_q\ $end
$var wire 1 zr \RAM1|ALT_INV_memRAM~1755_q\ $end
$var wire 1 {r \RAM1|ALT_INV_memRAM~1723_q\ $end
$var wire 1 |r \RAM1|ALT_INV_memRAM~2514_combout\ $end
$var wire 1 }r \RAM1|ALT_INV_memRAM~1307_q\ $end
$var wire 1 ~r \RAM1|ALT_INV_memRAM~1275_q\ $end
$var wire 1 !s \RAM1|ALT_INV_memRAM~1243_q\ $end
$var wire 1 "s \RAM1|ALT_INV_memRAM~1211_q\ $end
$var wire 1 #s \RAM1|ALT_INV_memRAM~2513_combout\ $end
$var wire 1 $s \RAM1|ALT_INV_memRAM~795_q\ $end
$var wire 1 %s \RAM1|ALT_INV_memRAM~763_q\ $end
$var wire 1 &s \RAM1|ALT_INV_memRAM~731_q\ $end
$var wire 1 's \RAM1|ALT_INV_memRAM~699_q\ $end
$var wire 1 (s \RAM1|ALT_INV_memRAM~2512_combout\ $end
$var wire 1 )s \RAM1|ALT_INV_memRAM~283_q\ $end
$var wire 1 *s \RAM1|ALT_INV_memRAM~251_q\ $end
$var wire 1 +s \RAM1|ALT_INV_memRAM~219_q\ $end
$var wire 1 ,s \RAM1|ALT_INV_memRAM~187_q\ $end
$var wire 1 -s \RAM1|ALT_INV_memRAM~2511_combout\ $end
$var wire 1 .s \RAM1|ALT_INV_memRAM~2510_combout\ $end
$var wire 1 /s \RAM1|ALT_INV_memRAM~1691_q\ $end
$var wire 1 0s \RAM1|ALT_INV_memRAM~1659_q\ $end
$var wire 1 1s \RAM1|ALT_INV_memRAM~1627_q\ $end
$var wire 1 2s \RAM1|ALT_INV_memRAM~1595_q\ $end
$var wire 1 3s \RAM1|ALT_INV_memRAM~2509_combout\ $end
$var wire 1 4s \RAM1|ALT_INV_memRAM~1179_q\ $end
$var wire 1 5s \RAM1|ALT_INV_memRAM~1147_q\ $end
$var wire 1 6s \RAM1|ALT_INV_memRAM~1115_q\ $end
$var wire 1 7s \RAM1|ALT_INV_memRAM~1083_q\ $end
$var wire 1 8s \RAM1|ALT_INV_memRAM~2508_combout\ $end
$var wire 1 9s \RAM1|ALT_INV_memRAM~667_q\ $end
$var wire 1 :s \RAM1|ALT_INV_memRAM~635_q\ $end
$var wire 1 ;s \RAM1|ALT_INV_memRAM~603_q\ $end
$var wire 1 <s \RAM1|ALT_INV_memRAM~571_q\ $end
$var wire 1 =s \RAM1|ALT_INV_memRAM~2507_combout\ $end
$var wire 1 >s \RAM1|ALT_INV_memRAM~155_q\ $end
$var wire 1 ?s \RAM1|ALT_INV_memRAM~123_q\ $end
$var wire 1 @s \RAM1|ALT_INV_memRAM~91_q\ $end
$var wire 1 As \RAM1|ALT_INV_memRAM~59_q\ $end
$var wire 1 Bs \MUX_ULA_MEM|ALT_INV_saida_MUX[19]~19_combout\ $end
$var wire 1 Cs \RAM1|ALT_INV_memRAM~2506_combout\ $end
$var wire 1 Ds \RAM1|ALT_INV_memRAM~2505_combout\ $end
$var wire 1 Es \RAM1|ALT_INV_memRAM~2504_combout\ $end
$var wire 1 Fs \RAM1|ALT_INV_memRAM~2074_q\ $end
$var wire 1 Gs \RAM1|ALT_INV_memRAM~1946_q\ $end
$var wire 1 Hs \RAM1|ALT_INV_memRAM~1818_q\ $end
$var wire 1 Is \RAM1|ALT_INV_memRAM~1690_q\ $end
$var wire 1 Js \RAM1|ALT_INV_memRAM~2503_combout\ $end
$var wire 1 Ks \RAM1|ALT_INV_memRAM~1562_q\ $end
$var wire 1 Ls \RAM1|ALT_INV_memRAM~1434_q\ $end
$var wire 1 Ms \RAM1|ALT_INV_memRAM~1306_q\ $end
$var wire 1 Ns \RAM1|ALT_INV_memRAM~1178_q\ $end
$var wire 1 Os \RAM1|ALT_INV_memRAM~2502_combout\ $end
$var wire 1 Ps \RAM1|ALT_INV_memRAM~1050_q\ $end
$var wire 1 Qs \RAM1|ALT_INV_memRAM~922_q\ $end
$var wire 1 Rs \RAM1|ALT_INV_memRAM~794_q\ $end
$var wire 1 Ss \RAM1|ALT_INV_memRAM~666_q\ $end
$var wire 1 Ts \RAM1|ALT_INV_memRAM~2501_combout\ $end
$var wire 1 Us \RAM1|ALT_INV_memRAM~538_q\ $end
$var wire 1 Vs \RAM1|ALT_INV_memRAM~410_q\ $end
$var wire 1 Ws \RAM1|ALT_INV_memRAM~282_q\ $end
$var wire 1 Xs \RAM1|ALT_INV_memRAM~154_q\ $end
$var wire 1 Ys \RAM1|ALT_INV_memRAM~2500_combout\ $end
$var wire 1 Zs \RAM1|ALT_INV_memRAM~2499_combout\ $end
$var wire 1 [s \RAM1|ALT_INV_memRAM~2042_q\ $end
$var wire 1 \s \RAM1|ALT_INV_memRAM~1530_q\ $end
$var wire 1 ]s \RAM1|ALT_INV_memRAM~1018_q\ $end
$var wire 1 ^s \RAM1|ALT_INV_memRAM~506_q\ $end
$var wire 1 _s \RAM1|ALT_INV_memRAM~2498_combout\ $end
$var wire 1 `s \RAM1|ALT_INV_memRAM~1914_q\ $end
$var wire 1 as \RAM1|ALT_INV_memRAM~1402_q\ $end
$var wire 1 bs \RAM1|ALT_INV_memRAM~890_q\ $end
$var wire 1 cs \RAM1|ALT_INV_memRAM~378_q\ $end
$var wire 1 ds \RAM1|ALT_INV_memRAM~2497_combout\ $end
$var wire 1 es \RAM1|ALT_INV_memRAM~1786_q\ $end
$var wire 1 fs \RAM1|ALT_INV_memRAM~1274_q\ $end
$var wire 1 gs \RAM1|ALT_INV_memRAM~762_q\ $end
$var wire 1 hs \RAM1|ALT_INV_memRAM~250_q\ $end
$var wire 1 is \RAM1|ALT_INV_memRAM~2496_combout\ $end
$var wire 1 js \RAM1|ALT_INV_memRAM~1658_q\ $end
$var wire 1 ks \RAM1|ALT_INV_memRAM~1146_q\ $end
$var wire 1 ls \RAM1|ALT_INV_memRAM~634_q\ $end
$var wire 1 ms \RAM1|ALT_INV_memRAM~122_q\ $end
$var wire 1 ns \RAM1|ALT_INV_memRAM~2495_combout\ $end
$var wire 1 os \RAM1|ALT_INV_memRAM~2494_combout\ $end
$var wire 1 ps \RAM1|ALT_INV_memRAM~2010_q\ $end
$var wire 1 qs \RAM1|ALT_INV_memRAM~1498_q\ $end
$var wire 1 rs \RAM1|ALT_INV_memRAM~986_q\ $end
$var wire 1 ss \RAM1|ALT_INV_memRAM~474_q\ $end
$var wire 1 ts \RAM1|ALT_INV_memRAM~2493_combout\ $end
$var wire 1 us \RAM1|ALT_INV_memRAM~1882_q\ $end
$var wire 1 vs \RAM1|ALT_INV_memRAM~1370_q\ $end
$var wire 1 ws \RAM1|ALT_INV_memRAM~858_q\ $end
$var wire 1 xs \RAM1|ALT_INV_memRAM~346_q\ $end
$var wire 1 ys \RAM1|ALT_INV_memRAM~2492_combout\ $end
$var wire 1 zs \RAM1|ALT_INV_memRAM~1754_q\ $end
$var wire 1 {s \RAM1|ALT_INV_memRAM~1242_q\ $end
$var wire 1 |s \RAM1|ALT_INV_memRAM~730_q\ $end
$var wire 1 }s \RAM1|ALT_INV_memRAM~218_q\ $end
$var wire 1 ~s \RAM1|ALT_INV_memRAM~2491_combout\ $end
$var wire 1 !t \RAM1|ALT_INV_memRAM~1626_q\ $end
$var wire 1 "t \RAM1|ALT_INV_memRAM~1114_q\ $end
$var wire 1 #t \RAM1|ALT_INV_memRAM~602_q\ $end
$var wire 1 $t \RAM1|ALT_INV_memRAM~90_q\ $end
$var wire 1 %t \RAM1|ALT_INV_memRAM~2490_combout\ $end
$var wire 1 &t \RAM1|ALT_INV_memRAM~2489_combout\ $end
$var wire 1 't \RAM1|ALT_INV_memRAM~1978_q\ $end
$var wire 1 (t \RAM1|ALT_INV_memRAM~1466_q\ $end
$var wire 1 )t \RAM1|ALT_INV_memRAM~954_q\ $end
$var wire 1 *t \RAM1|ALT_INV_memRAM~442_q\ $end
$var wire 1 +t \RAM1|ALT_INV_memRAM~2488_combout\ $end
$var wire 1 ,t \RAM1|ALT_INV_memRAM~1850_q\ $end
$var wire 1 -t \RAM1|ALT_INV_memRAM~1338_q\ $end
$var wire 1 .t \RAM1|ALT_INV_memRAM~1213_q\ $end
$var wire 1 /t \RAM1|ALT_INV_memRAM~701_q\ $end
$var wire 1 0t \RAM1|ALT_INV_memRAM~189_q\ $end
$var wire 1 1t \RAM1|ALT_INV_memRAM~2549_combout\ $end
$var wire 1 2t \RAM1|ALT_INV_memRAM~1597_q\ $end
$var wire 1 3t \RAM1|ALT_INV_memRAM~1085_q\ $end
$var wire 1 4t \RAM1|ALT_INV_memRAM~573_q\ $end
$var wire 1 5t \RAM1|ALT_INV_memRAM~61_q\ $end
$var wire 1 6t \MUX_ULA_MEM|ALT_INV_saida_MUX[21]~21_combout\ $end
$var wire 1 7t \RAM1|ALT_INV_memRAM~2548_combout\ $end
$var wire 1 8t \RAM1|ALT_INV_memRAM~2547_combout\ $end
$var wire 1 9t \RAM1|ALT_INV_memRAM~2546_combout\ $end
$var wire 1 :t \RAM1|ALT_INV_memRAM~2076_q\ $end
$var wire 1 ;t \RAM1|ALT_INV_memRAM~1948_q\ $end
$var wire 1 <t \RAM1|ALT_INV_memRAM~1820_q\ $end
$var wire 1 =t \RAM1|ALT_INV_memRAM~1692_q\ $end
$var wire 1 >t \RAM1|ALT_INV_memRAM~2545_combout\ $end
$var wire 1 ?t \RAM1|ALT_INV_memRAM~2044_q\ $end
$var wire 1 @t \RAM1|ALT_INV_memRAM~1916_q\ $end
$var wire 1 At \RAM1|ALT_INV_memRAM~1788_q\ $end
$var wire 1 Bt \RAM1|ALT_INV_memRAM~1660_q\ $end
$var wire 1 Ct \RAM1|ALT_INV_memRAM~2544_combout\ $end
$var wire 1 Dt \RAM1|ALT_INV_memRAM~2012_q\ $end
$var wire 1 Et \RAM1|ALT_INV_memRAM~1884_q\ $end
$var wire 1 Ft \RAM1|ALT_INV_memRAM~1756_q\ $end
$var wire 1 Gt \RAM1|ALT_INV_memRAM~1628_q\ $end
$var wire 1 Ht \RAM1|ALT_INV_memRAM~2543_combout\ $end
$var wire 1 It \RAM1|ALT_INV_memRAM~1980_q\ $end
$var wire 1 Jt \RAM1|ALT_INV_memRAM~1852_q\ $end
$var wire 1 Kt \RAM1|ALT_INV_memRAM~1724_q\ $end
$var wire 1 Lt \RAM1|ALT_INV_memRAM~1596_q\ $end
$var wire 1 Mt \RAM1|ALT_INV_memRAM~2542_combout\ $end
$var wire 1 Nt \RAM1|ALT_INV_memRAM~2541_combout\ $end
$var wire 1 Ot \RAM1|ALT_INV_memRAM~1564_q\ $end
$var wire 1 Pt \RAM1|ALT_INV_memRAM~1532_q\ $end
$var wire 1 Qt \RAM1|ALT_INV_memRAM~1500_q\ $end
$var wire 1 Rt \RAM1|ALT_INV_memRAM~1468_q\ $end
$var wire 1 St \RAM1|ALT_INV_memRAM~2540_combout\ $end
$var wire 1 Tt \RAM1|ALT_INV_memRAM~1436_q\ $end
$var wire 1 Ut \RAM1|ALT_INV_memRAM~1404_q\ $end
$var wire 1 Vt \RAM1|ALT_INV_memRAM~1372_q\ $end
$var wire 1 Wt \RAM1|ALT_INV_memRAM~1340_q\ $end
$var wire 1 Xt \RAM1|ALT_INV_memRAM~2539_combout\ $end
$var wire 1 Yt \RAM1|ALT_INV_memRAM~1308_q\ $end
$var wire 1 Zt \RAM1|ALT_INV_memRAM~1276_q\ $end
$var wire 1 [t \RAM1|ALT_INV_memRAM~1244_q\ $end
$var wire 1 \t \RAM1|ALT_INV_memRAM~1212_q\ $end
$var wire 1 ]t \RAM1|ALT_INV_memRAM~2538_combout\ $end
$var wire 1 ^t \RAM1|ALT_INV_memRAM~1180_q\ $end
$var wire 1 _t \RAM1|ALT_INV_memRAM~1148_q\ $end
$var wire 1 `t \RAM1|ALT_INV_memRAM~1116_q\ $end
$var wire 1 at \RAM1|ALT_INV_memRAM~1084_q\ $end
$var wire 1 bt \RAM1|ALT_INV_memRAM~2537_combout\ $end
$var wire 1 ct \RAM1|ALT_INV_memRAM~2536_combout\ $end
$var wire 1 dt \RAM1|ALT_INV_memRAM~1052_q\ $end
$var wire 1 et \RAM1|ALT_INV_memRAM~924_q\ $end
$var wire 1 ft \RAM1|ALT_INV_memRAM~796_q\ $end
$var wire 1 gt \RAM1|ALT_INV_memRAM~668_q\ $end
$var wire 1 ht \RAM1|ALT_INV_memRAM~2535_combout\ $end
$var wire 1 it \RAM1|ALT_INV_memRAM~1020_q\ $end
$var wire 1 jt \RAM1|ALT_INV_memRAM~892_q\ $end
$var wire 1 kt \RAM1|ALT_INV_memRAM~764_q\ $end
$var wire 1 lt \RAM1|ALT_INV_memRAM~636_q\ $end
$var wire 1 mt \RAM1|ALT_INV_memRAM~2534_combout\ $end
$var wire 1 nt \RAM1|ALT_INV_memRAM~988_q\ $end
$var wire 1 ot \RAM1|ALT_INV_memRAM~860_q\ $end
$var wire 1 pt \RAM1|ALT_INV_memRAM~732_q\ $end
$var wire 1 qt \RAM1|ALT_INV_memRAM~604_q\ $end
$var wire 1 rt \RAM1|ALT_INV_memRAM~2533_combout\ $end
$var wire 1 st \RAM1|ALT_INV_memRAM~956_q\ $end
$var wire 1 tt \RAM1|ALT_INV_memRAM~828_q\ $end
$var wire 1 ut \RAM1|ALT_INV_memRAM~700_q\ $end
$var wire 1 vt \RAM1|ALT_INV_memRAM~572_q\ $end
$var wire 1 wt \RAM1|ALT_INV_memRAM~2532_combout\ $end
$var wire 1 xt \RAM1|ALT_INV_memRAM~2531_combout\ $end
$var wire 1 yt \RAM1|ALT_INV_memRAM~540_q\ $end
$var wire 1 zt \RAM1|ALT_INV_memRAM~412_q\ $end
$var wire 1 {t \RAM1|ALT_INV_memRAM~284_q\ $end
$var wire 1 |t \RAM1|ALT_INV_memRAM~156_q\ $end
$var wire 1 }t \RAM1|ALT_INV_memRAM~2530_combout\ $end
$var wire 1 ~t \RAM1|ALT_INV_memRAM~508_q\ $end
$var wire 1 !u \RAM1|ALT_INV_memRAM~380_q\ $end
$var wire 1 "u \RAM1|ALT_INV_memRAM~252_q\ $end
$var wire 1 #u \RAM1|ALT_INV_memRAM~124_q\ $end
$var wire 1 $u \RAM1|ALT_INV_memRAM~2529_combout\ $end
$var wire 1 %u \RAM1|ALT_INV_memRAM~476_q\ $end
$var wire 1 &u \RAM1|ALT_INV_memRAM~348_q\ $end
$var wire 1 'u \RAM1|ALT_INV_memRAM~220_q\ $end
$var wire 1 (u \RAM1|ALT_INV_memRAM~92_q\ $end
$var wire 1 )u \RAM1|ALT_INV_memRAM~2528_combout\ $end
$var wire 1 *u \RAM1|ALT_INV_memRAM~444_q\ $end
$var wire 1 +u \RAM1|ALT_INV_memRAM~316_q\ $end
$var wire 1 ,u \RAM1|ALT_INV_memRAM~188_q\ $end
$var wire 1 -u \RAM1|ALT_INV_memRAM~60_q\ $end
$var wire 1 .u \RAM1|ALT_INV_memRAM~2527_combout\ $end
$var wire 1 /u \RAM1|ALT_INV_memRAM~2526_combout\ $end
$var wire 1 0u \RAM1|ALT_INV_memRAM~2525_combout\ $end
$var wire 1 1u \RAM1|ALT_INV_memRAM~2075_q\ $end
$var wire 1 2u \RAM1|ALT_INV_memRAM~1563_q\ $end
$var wire 1 3u \RAM1|ALT_INV_memRAM~1051_q\ $end
$var wire 1 4u \RAM1|ALT_INV_memRAM~539_q\ $end
$var wire 1 5u \RAM1|ALT_INV_memRAM~2524_combout\ $end
$var wire 1 6u \RAM1|ALT_INV_memRAM~2043_q\ $end
$var wire 1 7u \RAM1|ALT_INV_memRAM~1531_q\ $end
$var wire 1 8u \RAM1|ALT_INV_memRAM~1019_q\ $end
$var wire 1 9u \RAM1|ALT_INV_memRAM~507_q\ $end
$var wire 1 :u \RAM1|ALT_INV_memRAM~2523_combout\ $end
$var wire 1 ;u \RAM1|ALT_INV_memRAM~2011_q\ $end
$var wire 1 <u \RAM1|ALT_INV_memRAM~1499_q\ $end
$var wire 1 =u \RAM1|ALT_INV_memRAM~987_q\ $end
$var wire 1 >u \RAM1|ALT_INV_memRAM~475_q\ $end
$var wire 1 ?u \RAM1|ALT_INV_memRAM~2522_combout\ $end
$var wire 1 @u \RAM1|ALT_INV_memRAM~1979_q\ $end
$var wire 1 Au \RAM1|ALT_INV_memRAM~1467_q\ $end
$var wire 1 Bu \RAM1|ALT_INV_memRAM~955_q\ $end
$var wire 1 Cu \RAM1|ALT_INV_memRAM~443_q\ $end
$var wire 1 Du \RAM1|ALT_INV_memRAM~2521_combout\ $end
$var wire 1 Eu \RAM1|ALT_INV_memRAM~2520_combout\ $end
$var wire 1 Fu \RAM1|ALT_INV_memRAM~1947_q\ $end
$var wire 1 Gu \RAM1|ALT_INV_memRAM~1915_q\ $end
$var wire 1 Hu \RAM1|ALT_INV_memRAM~1883_q\ $end
$var wire 1 Iu \RAM1|ALT_INV_memRAM~1851_q\ $end
$var wire 1 Ju \RAM1|ALT_INV_memRAM~2519_combout\ $end
$var wire 1 Ku \RAM1|ALT_INV_memRAM~1435_q\ $end
$var wire 1 Lu \RAM1|ALT_INV_memRAM~1403_q\ $end
$var wire 1 Mu \RAM1|ALT_INV_memRAM~1371_q\ $end
$var wire 1 Nu \RAM1|ALT_INV_memRAM~862_q\ $end
$var wire 1 Ou \RAM1|ALT_INV_memRAM~830_q\ $end
$var wire 1 Pu \RAM1|ALT_INV_memRAM~2580_combout\ $end
$var wire 1 Qu \RAM1|ALT_INV_memRAM~414_q\ $end
$var wire 1 Ru \RAM1|ALT_INV_memRAM~382_q\ $end
$var wire 1 Su \RAM1|ALT_INV_memRAM~350_q\ $end
$var wire 1 Tu \RAM1|ALT_INV_memRAM~318_q\ $end
$var wire 1 Uu \RAM1|ALT_INV_memRAM~2579_combout\ $end
$var wire 1 Vu \RAM1|ALT_INV_memRAM~2578_combout\ $end
$var wire 1 Wu \RAM1|ALT_INV_memRAM~1822_q\ $end
$var wire 1 Xu \RAM1|ALT_INV_memRAM~1790_q\ $end
$var wire 1 Yu \RAM1|ALT_INV_memRAM~1758_q\ $end
$var wire 1 Zu \RAM1|ALT_INV_memRAM~1726_q\ $end
$var wire 1 [u \RAM1|ALT_INV_memRAM~2577_combout\ $end
$var wire 1 \u \RAM1|ALT_INV_memRAM~1310_q\ $end
$var wire 1 ]u \RAM1|ALT_INV_memRAM~1278_q\ $end
$var wire 1 ^u \RAM1|ALT_INV_memRAM~1246_q\ $end
$var wire 1 _u \RAM1|ALT_INV_memRAM~1214_q\ $end
$var wire 1 `u \RAM1|ALT_INV_memRAM~2576_combout\ $end
$var wire 1 au \RAM1|ALT_INV_memRAM~798_q\ $end
$var wire 1 bu \RAM1|ALT_INV_memRAM~766_q\ $end
$var wire 1 cu \RAM1|ALT_INV_memRAM~734_q\ $end
$var wire 1 du \RAM1|ALT_INV_memRAM~702_q\ $end
$var wire 1 eu \RAM1|ALT_INV_memRAM~2575_combout\ $end
$var wire 1 fu \RAM1|ALT_INV_memRAM~286_q\ $end
$var wire 1 gu \RAM1|ALT_INV_memRAM~254_q\ $end
$var wire 1 hu \RAM1|ALT_INV_memRAM~222_q\ $end
$var wire 1 iu \RAM1|ALT_INV_memRAM~190_q\ $end
$var wire 1 ju \RAM1|ALT_INV_memRAM~2574_combout\ $end
$var wire 1 ku \RAM1|ALT_INV_memRAM~2573_combout\ $end
$var wire 1 lu \RAM1|ALT_INV_memRAM~1694_q\ $end
$var wire 1 mu \RAM1|ALT_INV_memRAM~1662_q\ $end
$var wire 1 nu \RAM1|ALT_INV_memRAM~1630_q\ $end
$var wire 1 ou \RAM1|ALT_INV_memRAM~1598_q\ $end
$var wire 1 pu \RAM1|ALT_INV_memRAM~2572_combout\ $end
$var wire 1 qu \RAM1|ALT_INV_memRAM~1182_q\ $end
$var wire 1 ru \RAM1|ALT_INV_memRAM~1150_q\ $end
$var wire 1 su \RAM1|ALT_INV_memRAM~1118_q\ $end
$var wire 1 tu \RAM1|ALT_INV_memRAM~1086_q\ $end
$var wire 1 uu \RAM1|ALT_INV_memRAM~2571_combout\ $end
$var wire 1 vu \RAM1|ALT_INV_memRAM~670_q\ $end
$var wire 1 wu \RAM1|ALT_INV_memRAM~638_q\ $end
$var wire 1 xu \RAM1|ALT_INV_memRAM~606_q\ $end
$var wire 1 yu \RAM1|ALT_INV_memRAM~574_q\ $end
$var wire 1 zu \RAM1|ALT_INV_memRAM~2570_combout\ $end
$var wire 1 {u \RAM1|ALT_INV_memRAM~158_q\ $end
$var wire 1 |u \RAM1|ALT_INV_memRAM~126_q\ $end
$var wire 1 }u \RAM1|ALT_INV_memRAM~94_q\ $end
$var wire 1 ~u \RAM1|ALT_INV_memRAM~62_q\ $end
$var wire 1 !v \RAM1|ALT_INV_memRAM~2569_combout\ $end
$var wire 1 "v \RAM1|ALT_INV_memRAM~2568_combout\ $end
$var wire 1 #v \RAM1|ALT_INV_memRAM~2567_combout\ $end
$var wire 1 $v \RAM1|ALT_INV_memRAM~2077_q\ $end
$var wire 1 %v \RAM1|ALT_INV_memRAM~1949_q\ $end
$var wire 1 &v \RAM1|ALT_INV_memRAM~1821_q\ $end
$var wire 1 'v \RAM1|ALT_INV_memRAM~1693_q\ $end
$var wire 1 (v \RAM1|ALT_INV_memRAM~2566_combout\ $end
$var wire 1 )v \RAM1|ALT_INV_memRAM~1565_q\ $end
$var wire 1 *v \RAM1|ALT_INV_memRAM~1437_q\ $end
$var wire 1 +v \RAM1|ALT_INV_memRAM~1309_q\ $end
$var wire 1 ,v \RAM1|ALT_INV_memRAM~1181_q\ $end
$var wire 1 -v \RAM1|ALT_INV_memRAM~2565_combout\ $end
$var wire 1 .v \RAM1|ALT_INV_memRAM~1053_q\ $end
$var wire 1 /v \RAM1|ALT_INV_memRAM~925_q\ $end
$var wire 1 0v \RAM1|ALT_INV_memRAM~797_q\ $end
$var wire 1 1v \RAM1|ALT_INV_memRAM~669_q\ $end
$var wire 1 2v \RAM1|ALT_INV_memRAM~2564_combout\ $end
$var wire 1 3v \RAM1|ALT_INV_memRAM~541_q\ $end
$var wire 1 4v \RAM1|ALT_INV_memRAM~413_q\ $end
$var wire 1 5v \RAM1|ALT_INV_memRAM~285_q\ $end
$var wire 1 6v \RAM1|ALT_INV_memRAM~157_q\ $end
$var wire 1 7v \RAM1|ALT_INV_memRAM~2563_combout\ $end
$var wire 1 8v \RAM1|ALT_INV_memRAM~2562_combout\ $end
$var wire 1 9v \RAM1|ALT_INV_memRAM~2045_q\ $end
$var wire 1 :v \RAM1|ALT_INV_memRAM~1533_q\ $end
$var wire 1 ;v \RAM1|ALT_INV_memRAM~1021_q\ $end
$var wire 1 <v \RAM1|ALT_INV_memRAM~509_q\ $end
$var wire 1 =v \RAM1|ALT_INV_memRAM~2561_combout\ $end
$var wire 1 >v \RAM1|ALT_INV_memRAM~1917_q\ $end
$var wire 1 ?v \RAM1|ALT_INV_memRAM~1405_q\ $end
$var wire 1 @v \RAM1|ALT_INV_memRAM~893_q\ $end
$var wire 1 Av \RAM1|ALT_INV_memRAM~381_q\ $end
$var wire 1 Bv \RAM1|ALT_INV_memRAM~2560_combout\ $end
$var wire 1 Cv \RAM1|ALT_INV_memRAM~1789_q\ $end
$var wire 1 Dv \RAM1|ALT_INV_memRAM~1277_q\ $end
$var wire 1 Ev \RAM1|ALT_INV_memRAM~765_q\ $end
$var wire 1 Fv \RAM1|ALT_INV_memRAM~253_q\ $end
$var wire 1 Gv \RAM1|ALT_INV_memRAM~2559_combout\ $end
$var wire 1 Hv \RAM1|ALT_INV_memRAM~1661_q\ $end
$var wire 1 Iv \RAM1|ALT_INV_memRAM~1149_q\ $end
$var wire 1 Jv \RAM1|ALT_INV_memRAM~637_q\ $end
$var wire 1 Kv \RAM1|ALT_INV_memRAM~125_q\ $end
$var wire 1 Lv \RAM1|ALT_INV_memRAM~2558_combout\ $end
$var wire 1 Mv \RAM1|ALT_INV_memRAM~2557_combout\ $end
$var wire 1 Nv \RAM1|ALT_INV_memRAM~2013_q\ $end
$var wire 1 Ov \RAM1|ALT_INV_memRAM~1501_q\ $end
$var wire 1 Pv \RAM1|ALT_INV_memRAM~989_q\ $end
$var wire 1 Qv \RAM1|ALT_INV_memRAM~477_q\ $end
$var wire 1 Rv \RAM1|ALT_INV_memRAM~2556_combout\ $end
$var wire 1 Sv \RAM1|ALT_INV_memRAM~1885_q\ $end
$var wire 1 Tv \RAM1|ALT_INV_memRAM~1373_q\ $end
$var wire 1 Uv \RAM1|ALT_INV_memRAM~861_q\ $end
$var wire 1 Vv \RAM1|ALT_INV_memRAM~349_q\ $end
$var wire 1 Wv \RAM1|ALT_INV_memRAM~2555_combout\ $end
$var wire 1 Xv \RAM1|ALT_INV_memRAM~1757_q\ $end
$var wire 1 Yv \RAM1|ALT_INV_memRAM~1245_q\ $end
$var wire 1 Zv \RAM1|ALT_INV_memRAM~733_q\ $end
$var wire 1 [v \RAM1|ALT_INV_memRAM~221_q\ $end
$var wire 1 \v \RAM1|ALT_INV_memRAM~2554_combout\ $end
$var wire 1 ]v \RAM1|ALT_INV_memRAM~1629_q\ $end
$var wire 1 ^v \RAM1|ALT_INV_memRAM~1117_q\ $end
$var wire 1 _v \RAM1|ALT_INV_memRAM~605_q\ $end
$var wire 1 `v \RAM1|ALT_INV_memRAM~93_q\ $end
$var wire 1 av \RAM1|ALT_INV_memRAM~2553_combout\ $end
$var wire 1 bv \RAM1|ALT_INV_memRAM~2552_combout\ $end
$var wire 1 cv \RAM1|ALT_INV_memRAM~1981_q\ $end
$var wire 1 dv \RAM1|ALT_INV_memRAM~1469_q\ $end
$var wire 1 ev \RAM1|ALT_INV_memRAM~957_q\ $end
$var wire 1 fv \RAM1|ALT_INV_memRAM~445_q\ $end
$var wire 1 gv \RAM1|ALT_INV_memRAM~2551_combout\ $end
$var wire 1 hv \RAM1|ALT_INV_memRAM~1853_q\ $end
$var wire 1 iv \RAM1|ALT_INV_memRAM~1341_q\ $end
$var wire 1 jv \RAM1|ALT_INV_memRAM~829_q\ $end
$var wire 1 kv \RAM1|ALT_INV_memRAM~317_q\ $end
$var wire 1 lv \RAM1|ALT_INV_memRAM~2550_combout\ $end
$var wire 1 mv \RAM1|ALT_INV_memRAM~1725_q\ $end
$var wire 1 nv \RAM1|ALT_INV_memRAM~1088_q\ $end
$var wire 1 ov \RAM1|ALT_INV_memRAM~576_q\ $end
$var wire 1 pv \RAM1|ALT_INV_memRAM~64_q\ $end
$var wire 1 qv \MUX_ULA_MEM|ALT_INV_saida_MUX[24]~24_combout\ $end
$var wire 1 rv \RAM1|ALT_INV_memRAM~2611_combout\ $end
$var wire 1 sv \RAM1|ALT_INV_memRAM~2610_combout\ $end
$var wire 1 tv \RAM1|ALT_INV_memRAM~2609_combout\ $end
$var wire 1 uv \RAM1|ALT_INV_memRAM~2079_q\ $end
$var wire 1 vv \RAM1|ALT_INV_memRAM~1951_q\ $end
$var wire 1 wv \RAM1|ALT_INV_memRAM~1823_q\ $end
$var wire 1 xv \RAM1|ALT_INV_memRAM~1695_q\ $end
$var wire 1 yv \RAM1|ALT_INV_memRAM~2608_combout\ $end
$var wire 1 zv \RAM1|ALT_INV_memRAM~2047_q\ $end
$var wire 1 {v \RAM1|ALT_INV_memRAM~1919_q\ $end
$var wire 1 |v \RAM1|ALT_INV_memRAM~1791_q\ $end
$var wire 1 }v \RAM1|ALT_INV_memRAM~1663_q\ $end
$var wire 1 ~v \RAM1|ALT_INV_memRAM~2607_combout\ $end
$var wire 1 !w \RAM1|ALT_INV_memRAM~2015_q\ $end
$var wire 1 "w \RAM1|ALT_INV_memRAM~1887_q\ $end
$var wire 1 #w \RAM1|ALT_INV_memRAM~1759_q\ $end
$var wire 1 $w \RAM1|ALT_INV_memRAM~1631_q\ $end
$var wire 1 %w \RAM1|ALT_INV_memRAM~2606_combout\ $end
$var wire 1 &w \RAM1|ALT_INV_memRAM~1983_q\ $end
$var wire 1 'w \RAM1|ALT_INV_memRAM~1855_q\ $end
$var wire 1 (w \RAM1|ALT_INV_memRAM~1727_q\ $end
$var wire 1 )w \RAM1|ALT_INV_memRAM~1599_q\ $end
$var wire 1 *w \RAM1|ALT_INV_memRAM~2605_combout\ $end
$var wire 1 +w \RAM1|ALT_INV_memRAM~2604_combout\ $end
$var wire 1 ,w \RAM1|ALT_INV_memRAM~1567_q\ $end
$var wire 1 -w \RAM1|ALT_INV_memRAM~1535_q\ $end
$var wire 1 .w \RAM1|ALT_INV_memRAM~1503_q\ $end
$var wire 1 /w \RAM1|ALT_INV_memRAM~1471_q\ $end
$var wire 1 0w \RAM1|ALT_INV_memRAM~2603_combout\ $end
$var wire 1 1w \RAM1|ALT_INV_memRAM~1439_q\ $end
$var wire 1 2w \RAM1|ALT_INV_memRAM~1407_q\ $end
$var wire 1 3w \RAM1|ALT_INV_memRAM~1375_q\ $end
$var wire 1 4w \RAM1|ALT_INV_memRAM~1343_q\ $end
$var wire 1 5w \RAM1|ALT_INV_memRAM~2602_combout\ $end
$var wire 1 6w \RAM1|ALT_INV_memRAM~1311_q\ $end
$var wire 1 7w \RAM1|ALT_INV_memRAM~1279_q\ $end
$var wire 1 8w \RAM1|ALT_INV_memRAM~1247_q\ $end
$var wire 1 9w \RAM1|ALT_INV_memRAM~1215_q\ $end
$var wire 1 :w \RAM1|ALT_INV_memRAM~2601_combout\ $end
$var wire 1 ;w \RAM1|ALT_INV_memRAM~1183_q\ $end
$var wire 1 <w \RAM1|ALT_INV_memRAM~1151_q\ $end
$var wire 1 =w \RAM1|ALT_INV_memRAM~1119_q\ $end
$var wire 1 >w \RAM1|ALT_INV_memRAM~1087_q\ $end
$var wire 1 ?w \RAM1|ALT_INV_memRAM~2600_combout\ $end
$var wire 1 @w \RAM1|ALT_INV_memRAM~2599_combout\ $end
$var wire 1 Aw \RAM1|ALT_INV_memRAM~1055_q\ $end
$var wire 1 Bw \RAM1|ALT_INV_memRAM~927_q\ $end
$var wire 1 Cw \RAM1|ALT_INV_memRAM~799_q\ $end
$var wire 1 Dw \RAM1|ALT_INV_memRAM~671_q\ $end
$var wire 1 Ew \RAM1|ALT_INV_memRAM~2598_combout\ $end
$var wire 1 Fw \RAM1|ALT_INV_memRAM~1023_q\ $end
$var wire 1 Gw \RAM1|ALT_INV_memRAM~895_q\ $end
$var wire 1 Hw \RAM1|ALT_INV_memRAM~767_q\ $end
$var wire 1 Iw \RAM1|ALT_INV_memRAM~639_q\ $end
$var wire 1 Jw \RAM1|ALT_INV_memRAM~2597_combout\ $end
$var wire 1 Kw \RAM1|ALT_INV_memRAM~991_q\ $end
$var wire 1 Lw \RAM1|ALT_INV_memRAM~863_q\ $end
$var wire 1 Mw \RAM1|ALT_INV_memRAM~735_q\ $end
$var wire 1 Nw \RAM1|ALT_INV_memRAM~607_q\ $end
$var wire 1 Ow \RAM1|ALT_INV_memRAM~2596_combout\ $end
$var wire 1 Pw \RAM1|ALT_INV_memRAM~959_q\ $end
$var wire 1 Qw \RAM1|ALT_INV_memRAM~831_q\ $end
$var wire 1 Rw \RAM1|ALT_INV_memRAM~703_q\ $end
$var wire 1 Sw \RAM1|ALT_INV_memRAM~575_q\ $end
$var wire 1 Tw \RAM1|ALT_INV_memRAM~2595_combout\ $end
$var wire 1 Uw \RAM1|ALT_INV_memRAM~2594_combout\ $end
$var wire 1 Vw \RAM1|ALT_INV_memRAM~543_q\ $end
$var wire 1 Ww \RAM1|ALT_INV_memRAM~415_q\ $end
$var wire 1 Xw \RAM1|ALT_INV_memRAM~287_q\ $end
$var wire 1 Yw \RAM1|ALT_INV_memRAM~159_q\ $end
$var wire 1 Zw \RAM1|ALT_INV_memRAM~2593_combout\ $end
$var wire 1 [w \RAM1|ALT_INV_memRAM~511_q\ $end
$var wire 1 \w \RAM1|ALT_INV_memRAM~383_q\ $end
$var wire 1 ]w \RAM1|ALT_INV_memRAM~255_q\ $end
$var wire 1 ^w \RAM1|ALT_INV_memRAM~127_q\ $end
$var wire 1 _w \RAM1|ALT_INV_memRAM~2592_combout\ $end
$var wire 1 `w \RAM1|ALT_INV_memRAM~479_q\ $end
$var wire 1 aw \RAM1|ALT_INV_memRAM~351_q\ $end
$var wire 1 bw \RAM1|ALT_INV_memRAM~223_q\ $end
$var wire 1 cw \RAM1|ALT_INV_memRAM~95_q\ $end
$var wire 1 dw \RAM1|ALT_INV_memRAM~2591_combout\ $end
$var wire 1 ew \RAM1|ALT_INV_memRAM~447_q\ $end
$var wire 1 fw \RAM1|ALT_INV_memRAM~319_q\ $end
$var wire 1 gw \RAM1|ALT_INV_memRAM~191_q\ $end
$var wire 1 hw \RAM1|ALT_INV_memRAM~63_q\ $end
$var wire 1 iw \MUX_ULA_MEM|ALT_INV_saida_MUX[23]~23_combout\ $end
$var wire 1 jw \RAM1|ALT_INV_memRAM~2590_combout\ $end
$var wire 1 kw \RAM1|ALT_INV_memRAM~2589_combout\ $end
$var wire 1 lw \RAM1|ALT_INV_memRAM~2588_combout\ $end
$var wire 1 mw \RAM1|ALT_INV_memRAM~2078_q\ $end
$var wire 1 nw \RAM1|ALT_INV_memRAM~1566_q\ $end
$var wire 1 ow \RAM1|ALT_INV_memRAM~1054_q\ $end
$var wire 1 pw \RAM1|ALT_INV_memRAM~542_q\ $end
$var wire 1 qw \RAM1|ALT_INV_memRAM~2587_combout\ $end
$var wire 1 rw \RAM1|ALT_INV_memRAM~2046_q\ $end
$var wire 1 sw \RAM1|ALT_INV_memRAM~1534_q\ $end
$var wire 1 tw \RAM1|ALT_INV_memRAM~1022_q\ $end
$var wire 1 uw \RAM1|ALT_INV_memRAM~510_q\ $end
$var wire 1 vw \RAM1|ALT_INV_memRAM~2586_combout\ $end
$var wire 1 ww \RAM1|ALT_INV_memRAM~2014_q\ $end
$var wire 1 xw \RAM1|ALT_INV_memRAM~1502_q\ $end
$var wire 1 yw \RAM1|ALT_INV_memRAM~990_q\ $end
$var wire 1 zw \RAM1|ALT_INV_memRAM~478_q\ $end
$var wire 1 {w \RAM1|ALT_INV_memRAM~2585_combout\ $end
$var wire 1 |w \RAM1|ALT_INV_memRAM~1982_q\ $end
$var wire 1 }w \RAM1|ALT_INV_memRAM~1470_q\ $end
$var wire 1 ~w \RAM1|ALT_INV_memRAM~958_q\ $end
$var wire 1 !x \RAM1|ALT_INV_memRAM~446_q\ $end
$var wire 1 "x \RAM1|ALT_INV_memRAM~2584_combout\ $end
$var wire 1 #x \RAM1|ALT_INV_memRAM~2583_combout\ $end
$var wire 1 $x \RAM1|ALT_INV_memRAM~1950_q\ $end
$var wire 1 %x \RAM1|ALT_INV_memRAM~1918_q\ $end
$var wire 1 &x \RAM1|ALT_INV_memRAM~1886_q\ $end
$var wire 1 'x \RAM1|ALT_INV_memRAM~1854_q\ $end
$var wire 1 (x \RAM1|ALT_INV_memRAM~2582_combout\ $end
$var wire 1 )x \RAM1|ALT_INV_memRAM~1438_q\ $end
$var wire 1 *x \RAM1|ALT_INV_memRAM~1406_q\ $end
$var wire 1 +x \RAM1|ALT_INV_memRAM~1374_q\ $end
$var wire 1 ,x \RAM1|ALT_INV_memRAM~1342_q\ $end
$var wire 1 -x \RAM1|ALT_INV_memRAM~2581_combout\ $end
$var wire 1 .x \RAM1|ALT_INV_memRAM~926_q\ $end
$var wire 1 /x \RAM1|ALT_INV_memRAM~894_q\ $end
$var wire 1 0x \RAM1|ALT_INV_memRAM~353_q\ $end
$var wire 1 1x \RAM1|ALT_INV_memRAM~321_q\ $end
$var wire 1 2x \RAM1|ALT_INV_memRAM~2642_combout\ $end
$var wire 1 3x \RAM1|ALT_INV_memRAM~2641_combout\ $end
$var wire 1 4x \RAM1|ALT_INV_memRAM~1825_q\ $end
$var wire 1 5x \RAM1|ALT_INV_memRAM~1793_q\ $end
$var wire 1 6x \RAM1|ALT_INV_memRAM~1761_q\ $end
$var wire 1 7x \RAM1|ALT_INV_memRAM~1729_q\ $end
$var wire 1 8x \RAM1|ALT_INV_memRAM~2640_combout\ $end
$var wire 1 9x \RAM1|ALT_INV_memRAM~1313_q\ $end
$var wire 1 :x \RAM1|ALT_INV_memRAM~1281_q\ $end
$var wire 1 ;x \RAM1|ALT_INV_memRAM~1249_q\ $end
$var wire 1 <x \RAM1|ALT_INV_memRAM~1217_q\ $end
$var wire 1 =x \RAM1|ALT_INV_memRAM~2639_combout\ $end
$var wire 1 >x \RAM1|ALT_INV_memRAM~801_q\ $end
$var wire 1 ?x \RAM1|ALT_INV_memRAM~769_q\ $end
$var wire 1 @x \RAM1|ALT_INV_memRAM~737_q\ $end
$var wire 1 Ax \RAM1|ALT_INV_memRAM~705_q\ $end
$var wire 1 Bx \RAM1|ALT_INV_memRAM~2638_combout\ $end
$var wire 1 Cx \RAM1|ALT_INV_memRAM~289_q\ $end
$var wire 1 Dx \RAM1|ALT_INV_memRAM~257_q\ $end
$var wire 1 Ex \RAM1|ALT_INV_memRAM~225_q\ $end
$var wire 1 Fx \RAM1|ALT_INV_memRAM~193_q\ $end
$var wire 1 Gx \RAM1|ALT_INV_memRAM~2637_combout\ $end
$var wire 1 Hx \RAM1|ALT_INV_memRAM~2636_combout\ $end
$var wire 1 Ix \RAM1|ALT_INV_memRAM~1697_q\ $end
$var wire 1 Jx \RAM1|ALT_INV_memRAM~1665_q\ $end
$var wire 1 Kx \RAM1|ALT_INV_memRAM~1633_q\ $end
$var wire 1 Lx \RAM1|ALT_INV_memRAM~1601_q\ $end
$var wire 1 Mx \RAM1|ALT_INV_memRAM~2635_combout\ $end
$var wire 1 Nx \RAM1|ALT_INV_memRAM~1185_q\ $end
$var wire 1 Ox \RAM1|ALT_INV_memRAM~1153_q\ $end
$var wire 1 Px \RAM1|ALT_INV_memRAM~1121_q\ $end
$var wire 1 Qx \RAM1|ALT_INV_memRAM~1089_q\ $end
$var wire 1 Rx \RAM1|ALT_INV_memRAM~2634_combout\ $end
$var wire 1 Sx \RAM1|ALT_INV_memRAM~673_q\ $end
$var wire 1 Tx \RAM1|ALT_INV_memRAM~641_q\ $end
$var wire 1 Ux \RAM1|ALT_INV_memRAM~609_q\ $end
$var wire 1 Vx \RAM1|ALT_INV_memRAM~577_q\ $end
$var wire 1 Wx \RAM1|ALT_INV_memRAM~2633_combout\ $end
$var wire 1 Xx \RAM1|ALT_INV_memRAM~161_q\ $end
$var wire 1 Yx \RAM1|ALT_INV_memRAM~129_q\ $end
$var wire 1 Zx \RAM1|ALT_INV_memRAM~97_q\ $end
$var wire 1 [x \RAM1|ALT_INV_memRAM~65_q\ $end
$var wire 1 \x \MUX_ULA_MEM|ALT_INV_saida_MUX[25]~26_combout\ $end
$var wire 1 ]x \RAM1|ALT_INV_memRAM~2632_combout\ $end
$var wire 1 ^x \RAM1|ALT_INV_memRAM~2631_combout\ $end
$var wire 1 _x \RAM1|ALT_INV_memRAM~2630_combout\ $end
$var wire 1 `x \RAM1|ALT_INV_memRAM~2080_q\ $end
$var wire 1 ax \RAM1|ALT_INV_memRAM~1952_q\ $end
$var wire 1 bx \RAM1|ALT_INV_memRAM~1824_q\ $end
$var wire 1 cx \RAM1|ALT_INV_memRAM~1696_q\ $end
$var wire 1 dx \RAM1|ALT_INV_memRAM~2629_combout\ $end
$var wire 1 ex \RAM1|ALT_INV_memRAM~1568_q\ $end
$var wire 1 fx \RAM1|ALT_INV_memRAM~1440_q\ $end
$var wire 1 gx \RAM1|ALT_INV_memRAM~1312_q\ $end
$var wire 1 hx \RAM1|ALT_INV_memRAM~1184_q\ $end
$var wire 1 ix \RAM1|ALT_INV_memRAM~2628_combout\ $end
$var wire 1 jx \RAM1|ALT_INV_memRAM~1056_q\ $end
$var wire 1 kx \RAM1|ALT_INV_memRAM~928_q\ $end
$var wire 1 lx \RAM1|ALT_INV_memRAM~800_q\ $end
$var wire 1 mx \RAM1|ALT_INV_memRAM~672_q\ $end
$var wire 1 nx \RAM1|ALT_INV_memRAM~2627_combout\ $end
$var wire 1 ox \RAM1|ALT_INV_memRAM~544_q\ $end
$var wire 1 px \RAM1|ALT_INV_memRAM~416_q\ $end
$var wire 1 qx \RAM1|ALT_INV_memRAM~288_q\ $end
$var wire 1 rx \RAM1|ALT_INV_memRAM~160_q\ $end
$var wire 1 sx \RAM1|ALT_INV_memRAM~2626_combout\ $end
$var wire 1 tx \RAM1|ALT_INV_memRAM~2625_combout\ $end
$var wire 1 ux \RAM1|ALT_INV_memRAM~2048_q\ $end
$var wire 1 vx \RAM1|ALT_INV_memRAM~1536_q\ $end
$var wire 1 wx \RAM1|ALT_INV_memRAM~1024_q\ $end
$var wire 1 xx \RAM1|ALT_INV_memRAM~512_q\ $end
$var wire 1 yx \RAM1|ALT_INV_memRAM~2624_combout\ $end
$var wire 1 zx \RAM1|ALT_INV_memRAM~1920_q\ $end
$var wire 1 {x \RAM1|ALT_INV_memRAM~1408_q\ $end
$var wire 1 |x \RAM1|ALT_INV_memRAM~896_q\ $end
$var wire 1 }x \RAM1|ALT_INV_memRAM~384_q\ $end
$var wire 1 ~x \RAM1|ALT_INV_memRAM~2623_combout\ $end
$var wire 1 !y \RAM1|ALT_INV_memRAM~1792_q\ $end
$var wire 1 "y \RAM1|ALT_INV_memRAM~1280_q\ $end
$var wire 1 #y \RAM1|ALT_INV_memRAM~768_q\ $end
$var wire 1 $y \RAM1|ALT_INV_memRAM~256_q\ $end
$var wire 1 %y \RAM1|ALT_INV_memRAM~2622_combout\ $end
$var wire 1 &y \RAM1|ALT_INV_memRAM~1664_q\ $end
$var wire 1 'y \RAM1|ALT_INV_memRAM~1152_q\ $end
$var wire 1 (y \RAM1|ALT_INV_memRAM~640_q\ $end
$var wire 1 )y \RAM1|ALT_INV_memRAM~128_q\ $end
$var wire 1 *y \RAM1|ALT_INV_memRAM~2621_combout\ $end
$var wire 1 +y \RAM1|ALT_INV_memRAM~2620_combout\ $end
$var wire 1 ,y \RAM1|ALT_INV_memRAM~2016_q\ $end
$var wire 1 -y \RAM1|ALT_INV_memRAM~1504_q\ $end
$var wire 1 .y \RAM1|ALT_INV_memRAM~992_q\ $end
$var wire 1 /y \RAM1|ALT_INV_memRAM~480_q\ $end
$var wire 1 0y \RAM1|ALT_INV_memRAM~2619_combout\ $end
$var wire 1 1y \RAM1|ALT_INV_memRAM~1888_q\ $end
$var wire 1 2y \RAM1|ALT_INV_memRAM~1376_q\ $end
$var wire 1 3y \RAM1|ALT_INV_memRAM~864_q\ $end
$var wire 1 4y \RAM1|ALT_INV_memRAM~352_q\ $end
$var wire 1 5y \RAM1|ALT_INV_memRAM~2618_combout\ $end
$var wire 1 6y \RAM1|ALT_INV_memRAM~1760_q\ $end
$var wire 1 7y \RAM1|ALT_INV_memRAM~1248_q\ $end
$var wire 1 8y \RAM1|ALT_INV_memRAM~736_q\ $end
$var wire 1 9y \RAM1|ALT_INV_memRAM~224_q\ $end
$var wire 1 :y \RAM1|ALT_INV_memRAM~2617_combout\ $end
$var wire 1 ;y \RAM1|ALT_INV_memRAM~1632_q\ $end
$var wire 1 <y \RAM1|ALT_INV_memRAM~1120_q\ $end
$var wire 1 =y \RAM1|ALT_INV_memRAM~608_q\ $end
$var wire 1 >y \RAM1|ALT_INV_memRAM~96_q\ $end
$var wire 1 ?y \RAM1|ALT_INV_memRAM~2616_combout\ $end
$var wire 1 @y \RAM1|ALT_INV_memRAM~2615_combout\ $end
$var wire 1 Ay \RAM1|ALT_INV_memRAM~1984_q\ $end
$var wire 1 By \RAM1|ALT_INV_memRAM~1472_q\ $end
$var wire 1 Cy \RAM1|ALT_INV_memRAM~960_q\ $end
$var wire 1 Dy \RAM1|ALT_INV_memRAM~448_q\ $end
$var wire 1 Ey \RAM1|ALT_INV_memRAM~2614_combout\ $end
$var wire 1 Fy \RAM1|ALT_INV_memRAM~1856_q\ $end
$var wire 1 Gy \RAM1|ALT_INV_memRAM~1344_q\ $end
$var wire 1 Hy \RAM1|ALT_INV_memRAM~832_q\ $end
$var wire 1 Iy \RAM1|ALT_INV_memRAM~320_q\ $end
$var wire 1 Jy \RAM1|ALT_INV_memRAM~2613_combout\ $end
$var wire 1 Ky \RAM1|ALT_INV_memRAM~1728_q\ $end
$var wire 1 Ly \RAM1|ALT_INV_memRAM~1216_q\ $end
$var wire 1 My \RAM1|ALT_INV_memRAM~704_q\ $end
$var wire 1 Ny \RAM1|ALT_INV_memRAM~192_q\ $end
$var wire 1 Oy \RAM1|ALT_INV_memRAM~2612_combout\ $end
$var wire 1 Py \RAM1|ALT_INV_memRAM~1600_q\ $end
$var wire 1 Qy \RAM1|ALT_INV_memRAM~2673_combout\ $end
$var wire 1 Ry \RAM1|ALT_INV_memRAM~2672_combout\ $end
$var wire 1 Sy \RAM1|ALT_INV_memRAM~2082_q\ $end
$var wire 1 Ty \RAM1|ALT_INV_memRAM~1954_q\ $end
$var wire 1 Uy \RAM1|ALT_INV_memRAM~1826_q\ $end
$var wire 1 Vy \RAM1|ALT_INV_memRAM~1698_q\ $end
$var wire 1 Wy \RAM1|ALT_INV_memRAM~2671_combout\ $end
$var wire 1 Xy \RAM1|ALT_INV_memRAM~2050_q\ $end
$var wire 1 Yy \RAM1|ALT_INV_memRAM~1922_q\ $end
$var wire 1 Zy \RAM1|ALT_INV_memRAM~1794_q\ $end
$var wire 1 [y \RAM1|ALT_INV_memRAM~1666_q\ $end
$var wire 1 \y \RAM1|ALT_INV_memRAM~2670_combout\ $end
$var wire 1 ]y \RAM1|ALT_INV_memRAM~2018_q\ $end
$var wire 1 ^y \RAM1|ALT_INV_memRAM~1890_q\ $end
$var wire 1 _y \RAM1|ALT_INV_memRAM~1762_q\ $end
$var wire 1 `y \RAM1|ALT_INV_memRAM~1634_q\ $end
$var wire 1 ay \RAM1|ALT_INV_memRAM~2669_combout\ $end
$var wire 1 by \RAM1|ALT_INV_memRAM~1986_q\ $end
$var wire 1 cy \RAM1|ALT_INV_memRAM~1858_q\ $end
$var wire 1 dy \RAM1|ALT_INV_memRAM~1730_q\ $end
$var wire 1 ey \RAM1|ALT_INV_memRAM~1602_q\ $end
$var wire 1 fy \RAM1|ALT_INV_memRAM~2668_combout\ $end
$var wire 1 gy \RAM1|ALT_INV_memRAM~2667_combout\ $end
$var wire 1 hy \RAM1|ALT_INV_memRAM~1570_q\ $end
$var wire 1 iy \RAM1|ALT_INV_memRAM~1538_q\ $end
$var wire 1 jy \RAM1|ALT_INV_memRAM~1506_q\ $end
$var wire 1 ky \RAM1|ALT_INV_memRAM~1474_q\ $end
$var wire 1 ly \RAM1|ALT_INV_memRAM~2666_combout\ $end
$var wire 1 my \RAM1|ALT_INV_memRAM~1442_q\ $end
$var wire 1 ny \RAM1|ALT_INV_memRAM~1410_q\ $end
$var wire 1 oy \RAM1|ALT_INV_memRAM~1378_q\ $end
$var wire 1 py \RAM1|ALT_INV_memRAM~1346_q\ $end
$var wire 1 qy \RAM1|ALT_INV_memRAM~2665_combout\ $end
$var wire 1 ry \RAM1|ALT_INV_memRAM~1314_q\ $end
$var wire 1 sy \RAM1|ALT_INV_memRAM~1282_q\ $end
$var wire 1 ty \RAM1|ALT_INV_memRAM~1250_q\ $end
$var wire 1 uy \RAM1|ALT_INV_memRAM~1218_q\ $end
$var wire 1 vy \RAM1|ALT_INV_memRAM~2664_combout\ $end
$var wire 1 wy \RAM1|ALT_INV_memRAM~1186_q\ $end
$var wire 1 xy \RAM1|ALT_INV_memRAM~1154_q\ $end
$var wire 1 yy \RAM1|ALT_INV_memRAM~1122_q\ $end
$var wire 1 zy \RAM1|ALT_INV_memRAM~1090_q\ $end
$var wire 1 {y \RAM1|ALT_INV_memRAM~2663_combout\ $end
$var wire 1 |y \RAM1|ALT_INV_memRAM~2662_combout\ $end
$var wire 1 }y \RAM1|ALT_INV_memRAM~1058_q\ $end
$var wire 1 ~y \RAM1|ALT_INV_memRAM~930_q\ $end
$var wire 1 !z \RAM1|ALT_INV_memRAM~802_q\ $end
$var wire 1 "z \RAM1|ALT_INV_memRAM~674_q\ $end
$var wire 1 #z \RAM1|ALT_INV_memRAM~2661_combout\ $end
$var wire 1 $z \RAM1|ALT_INV_memRAM~1026_q\ $end
$var wire 1 %z \RAM1|ALT_INV_memRAM~898_q\ $end
$var wire 1 &z \RAM1|ALT_INV_memRAM~770_q\ $end
$var wire 1 'z \RAM1|ALT_INV_memRAM~642_q\ $end
$var wire 1 (z \RAM1|ALT_INV_memRAM~2660_combout\ $end
$var wire 1 )z \RAM1|ALT_INV_memRAM~994_q\ $end
$var wire 1 *z \RAM1|ALT_INV_memRAM~866_q\ $end
$var wire 1 +z \RAM1|ALT_INV_memRAM~738_q\ $end
$var wire 1 ,z \RAM1|ALT_INV_memRAM~610_q\ $end
$var wire 1 -z \RAM1|ALT_INV_memRAM~2659_combout\ $end
$var wire 1 .z \RAM1|ALT_INV_memRAM~962_q\ $end
$var wire 1 /z \RAM1|ALT_INV_memRAM~834_q\ $end
$var wire 1 0z \RAM1|ALT_INV_memRAM~706_q\ $end
$var wire 1 1z \RAM1|ALT_INV_memRAM~578_q\ $end
$var wire 1 2z \RAM1|ALT_INV_memRAM~2658_combout\ $end
$var wire 1 3z \RAM1|ALT_INV_memRAM~2657_combout\ $end
$var wire 1 4z \RAM1|ALT_INV_memRAM~546_q\ $end
$var wire 1 5z \RAM1|ALT_INV_memRAM~418_q\ $end
$var wire 1 6z \RAM1|ALT_INV_memRAM~290_q\ $end
$var wire 1 7z \RAM1|ALT_INV_memRAM~162_q\ $end
$var wire 1 8z \RAM1|ALT_INV_memRAM~2656_combout\ $end
$var wire 1 9z \RAM1|ALT_INV_memRAM~514_q\ $end
$var wire 1 :z \RAM1|ALT_INV_memRAM~386_q\ $end
$var wire 1 ;z \RAM1|ALT_INV_memRAM~258_q\ $end
$var wire 1 <z \RAM1|ALT_INV_memRAM~130_q\ $end
$var wire 1 =z \RAM1|ALT_INV_memRAM~2655_combout\ $end
$var wire 1 >z \RAM1|ALT_INV_memRAM~482_q\ $end
$var wire 1 ?z \RAM1|ALT_INV_memRAM~354_q\ $end
$var wire 1 @z \RAM1|ALT_INV_memRAM~226_q\ $end
$var wire 1 Az \RAM1|ALT_INV_memRAM~98_q\ $end
$var wire 1 Bz \RAM1|ALT_INV_memRAM~2654_combout\ $end
$var wire 1 Cz \RAM1|ALT_INV_memRAM~450_q\ $end
$var wire 1 Dz \RAM1|ALT_INV_memRAM~322_q\ $end
$var wire 1 Ez \RAM1|ALT_INV_memRAM~194_q\ $end
$var wire 1 Fz \RAM1|ALT_INV_memRAM~66_q\ $end
$var wire 1 Gz \MUX_ULA_MEM|ALT_INV_saida_MUX[26]~27_combout\ $end
$var wire 1 Hz \RAM1|ALT_INV_memRAM~2653_combout\ $end
$var wire 1 Iz \RAM1|ALT_INV_memRAM~2652_combout\ $end
$var wire 1 Jz \RAM1|ALT_INV_memRAM~2651_combout\ $end
$var wire 1 Kz \RAM1|ALT_INV_memRAM~2081_q\ $end
$var wire 1 Lz \RAM1|ALT_INV_memRAM~1569_q\ $end
$var wire 1 Mz \RAM1|ALT_INV_memRAM~1057_q\ $end
$var wire 1 Nz \RAM1|ALT_INV_memRAM~545_q\ $end
$var wire 1 Oz \RAM1|ALT_INV_memRAM~2650_combout\ $end
$var wire 1 Pz \RAM1|ALT_INV_memRAM~2049_q\ $end
$var wire 1 Qz \RAM1|ALT_INV_memRAM~1537_q\ $end
$var wire 1 Rz \RAM1|ALT_INV_memRAM~1025_q\ $end
$var wire 1 Sz \RAM1|ALT_INV_memRAM~513_q\ $end
$var wire 1 Tz \RAM1|ALT_INV_memRAM~2649_combout\ $end
$var wire 1 Uz \RAM1|ALT_INV_memRAM~2017_q\ $end
$var wire 1 Vz \RAM1|ALT_INV_memRAM~1505_q\ $end
$var wire 1 Wz \RAM1|ALT_INV_memRAM~993_q\ $end
$var wire 1 Xz \RAM1|ALT_INV_memRAM~481_q\ $end
$var wire 1 Yz \RAM1|ALT_INV_memRAM~2648_combout\ $end
$var wire 1 Zz \RAM1|ALT_INV_memRAM~1985_q\ $end
$var wire 1 [z \RAM1|ALT_INV_memRAM~1473_q\ $end
$var wire 1 \z \RAM1|ALT_INV_memRAM~961_q\ $end
$var wire 1 ]z \RAM1|ALT_INV_memRAM~449_q\ $end
$var wire 1 ^z \RAM1|ALT_INV_memRAM~2647_combout\ $end
$var wire 1 _z \RAM1|ALT_INV_memRAM~2646_combout\ $end
$var wire 1 `z \RAM1|ALT_INV_memRAM~1953_q\ $end
$var wire 1 az \RAM1|ALT_INV_memRAM~1921_q\ $end
$var wire 1 bz \RAM1|ALT_INV_memRAM~1889_q\ $end
$var wire 1 cz \RAM1|ALT_INV_memRAM~1857_q\ $end
$var wire 1 dz \RAM1|ALT_INV_memRAM~2645_combout\ $end
$var wire 1 ez \RAM1|ALT_INV_memRAM~1441_q\ $end
$var wire 1 fz \RAM1|ALT_INV_memRAM~1409_q\ $end
$var wire 1 gz \RAM1|ALT_INV_memRAM~1377_q\ $end
$var wire 1 hz \RAM1|ALT_INV_memRAM~1345_q\ $end
$var wire 1 iz \RAM1|ALT_INV_memRAM~2644_combout\ $end
$var wire 1 jz \RAM1|ALT_INV_memRAM~929_q\ $end
$var wire 1 kz \RAM1|ALT_INV_memRAM~897_q\ $end
$var wire 1 lz \RAM1|ALT_INV_memRAM~865_q\ $end
$var wire 1 mz \RAM1|ALT_INV_memRAM~833_q\ $end
$var wire 1 nz \RAM1|ALT_INV_memRAM~2643_combout\ $end
$var wire 1 oz \RAM1|ALT_INV_memRAM~417_q\ $end
$var wire 1 pz \RAM1|ALT_INV_memRAM~385_q\ $end
$var wire 1 qz \RAM1|ALT_INV_memRAM~1764_q\ $end
$var wire 1 rz \RAM1|ALT_INV_memRAM~1732_q\ $end
$var wire 1 sz \RAM1|ALT_INV_memRAM~2703_combout\ $end
$var wire 1 tz \RAM1|ALT_INV_memRAM~1316_q\ $end
$var wire 1 uz \RAM1|ALT_INV_memRAM~1284_q\ $end
$var wire 1 vz \RAM1|ALT_INV_memRAM~1252_q\ $end
$var wire 1 wz \RAM1|ALT_INV_memRAM~1220_q\ $end
$var wire 1 xz \RAM1|ALT_INV_memRAM~2702_combout\ $end
$var wire 1 yz \RAM1|ALT_INV_memRAM~804_q\ $end
$var wire 1 zz \RAM1|ALT_INV_memRAM~772_q\ $end
$var wire 1 {z \RAM1|ALT_INV_memRAM~740_q\ $end
$var wire 1 |z \RAM1|ALT_INV_memRAM~708_q\ $end
$var wire 1 }z \RAM1|ALT_INV_memRAM~2701_combout\ $end
$var wire 1 ~z \RAM1|ALT_INV_memRAM~292_q\ $end
$var wire 1 !{ \RAM1|ALT_INV_memRAM~260_q\ $end
$var wire 1 "{ \RAM1|ALT_INV_memRAM~228_q\ $end
$var wire 1 #{ \RAM1|ALT_INV_memRAM~196_q\ $end
$var wire 1 ${ \RAM1|ALT_INV_memRAM~2700_combout\ $end
$var wire 1 %{ \RAM1|ALT_INV_memRAM~2699_combout\ $end
$var wire 1 &{ \RAM1|ALT_INV_memRAM~1700_q\ $end
$var wire 1 '{ \RAM1|ALT_INV_memRAM~1668_q\ $end
$var wire 1 ({ \RAM1|ALT_INV_memRAM~1636_q\ $end
$var wire 1 ){ \RAM1|ALT_INV_memRAM~1604_q\ $end
$var wire 1 *{ \RAM1|ALT_INV_memRAM~2698_combout\ $end
$var wire 1 +{ \RAM1|ALT_INV_memRAM~1188_q\ $end
$var wire 1 ,{ \RAM1|ALT_INV_memRAM~1156_q\ $end
$var wire 1 -{ \RAM1|ALT_INV_memRAM~1124_q\ $end
$var wire 1 .{ \RAM1|ALT_INV_memRAM~1092_q\ $end
$var wire 1 /{ \RAM1|ALT_INV_memRAM~2697_combout\ $end
$var wire 1 0{ \RAM1|ALT_INV_memRAM~676_q\ $end
$var wire 1 1{ \RAM1|ALT_INV_memRAM~644_q\ $end
$var wire 1 2{ \RAM1|ALT_INV_memRAM~612_q\ $end
$var wire 1 3{ \RAM1|ALT_INV_memRAM~580_q\ $end
$var wire 1 4{ \RAM1|ALT_INV_memRAM~2696_combout\ $end
$var wire 1 5{ \RAM1|ALT_INV_memRAM~164_q\ $end
$var wire 1 6{ \RAM1|ALT_INV_memRAM~132_q\ $end
$var wire 1 7{ \RAM1|ALT_INV_memRAM~100_q\ $end
$var wire 1 8{ \RAM1|ALT_INV_memRAM~68_q\ $end
$var wire 1 9{ \RAM1|ALT_INV_memRAM~2695_combout\ $end
$var wire 1 :{ \RAM1|ALT_INV_memRAM~2694_combout\ $end
$var wire 1 ;{ \RAM1|ALT_INV_memRAM~2693_combout\ $end
$var wire 1 <{ \RAM1|ALT_INV_memRAM~2083_q\ $end
$var wire 1 ={ \RAM1|ALT_INV_memRAM~1955_q\ $end
$var wire 1 >{ \RAM1|ALT_INV_memRAM~1827_q\ $end
$var wire 1 ?{ \RAM1|ALT_INV_memRAM~1699_q\ $end
$var wire 1 @{ \RAM1|ALT_INV_memRAM~2692_combout\ $end
$var wire 1 A{ \RAM1|ALT_INV_memRAM~1571_q\ $end
$var wire 1 B{ \RAM1|ALT_INV_memRAM~1443_q\ $end
$var wire 1 C{ \RAM1|ALT_INV_memRAM~1315_q\ $end
$var wire 1 D{ \RAM1|ALT_INV_memRAM~1187_q\ $end
$var wire 1 E{ \RAM1|ALT_INV_memRAM~2691_combout\ $end
$var wire 1 F{ \RAM1|ALT_INV_memRAM~1059_q\ $end
$var wire 1 G{ \RAM1|ALT_INV_memRAM~931_q\ $end
$var wire 1 H{ \RAM1|ALT_INV_memRAM~803_q\ $end
$var wire 1 I{ \RAM1|ALT_INV_memRAM~675_q\ $end
$var wire 1 J{ \RAM1|ALT_INV_memRAM~2690_combout\ $end
$var wire 1 K{ \RAM1|ALT_INV_memRAM~547_q\ $end
$var wire 1 L{ \RAM1|ALT_INV_memRAM~419_q\ $end
$var wire 1 M{ \RAM1|ALT_INV_memRAM~291_q\ $end
$var wire 1 N{ \RAM1|ALT_INV_memRAM~163_q\ $end
$var wire 1 O{ \RAM1|ALT_INV_memRAM~2689_combout\ $end
$var wire 1 P{ \RAM1|ALT_INV_memRAM~2688_combout\ $end
$var wire 1 Q{ \RAM1|ALT_INV_memRAM~2051_q\ $end
$var wire 1 R{ \RAM1|ALT_INV_memRAM~1539_q\ $end
$var wire 1 S{ \RAM1|ALT_INV_memRAM~1027_q\ $end
$var wire 1 T{ \RAM1|ALT_INV_memRAM~515_q\ $end
$var wire 1 U{ \RAM1|ALT_INV_memRAM~2687_combout\ $end
$var wire 1 V{ \RAM1|ALT_INV_memRAM~1923_q\ $end
$var wire 1 W{ \RAM1|ALT_INV_memRAM~1411_q\ $end
$var wire 1 X{ \RAM1|ALT_INV_memRAM~899_q\ $end
$var wire 1 Y{ \RAM1|ALT_INV_memRAM~387_q\ $end
$var wire 1 Z{ \RAM1|ALT_INV_memRAM~2686_combout\ $end
$var wire 1 [{ \RAM1|ALT_INV_memRAM~1795_q\ $end
$var wire 1 \{ \RAM1|ALT_INV_memRAM~1283_q\ $end
$var wire 1 ]{ \RAM1|ALT_INV_memRAM~771_q\ $end
$var wire 1 ^{ \RAM1|ALT_INV_memRAM~259_q\ $end
$var wire 1 _{ \RAM1|ALT_INV_memRAM~2685_combout\ $end
$var wire 1 `{ \RAM1|ALT_INV_memRAM~1667_q\ $end
$var wire 1 a{ \RAM1|ALT_INV_memRAM~1155_q\ $end
$var wire 1 b{ \RAM1|ALT_INV_memRAM~643_q\ $end
$var wire 1 c{ \RAM1|ALT_INV_memRAM~131_q\ $end
$var wire 1 d{ \RAM1|ALT_INV_memRAM~2684_combout\ $end
$var wire 1 e{ \RAM1|ALT_INV_memRAM~2683_combout\ $end
$var wire 1 f{ \RAM1|ALT_INV_memRAM~2019_q\ $end
$var wire 1 g{ \RAM1|ALT_INV_memRAM~1507_q\ $end
$var wire 1 h{ \RAM1|ALT_INV_memRAM~995_q\ $end
$var wire 1 i{ \RAM1|ALT_INV_memRAM~483_q\ $end
$var wire 1 j{ \RAM1|ALT_INV_memRAM~2682_combout\ $end
$var wire 1 k{ \RAM1|ALT_INV_memRAM~1891_q\ $end
$var wire 1 l{ \RAM1|ALT_INV_memRAM~1379_q\ $end
$var wire 1 m{ \RAM1|ALT_INV_memRAM~867_q\ $end
$var wire 1 n{ \RAM1|ALT_INV_memRAM~355_q\ $end
$var wire 1 o{ \RAM1|ALT_INV_memRAM~2681_combout\ $end
$var wire 1 p{ \RAM1|ALT_INV_memRAM~1763_q\ $end
$var wire 1 q{ \RAM1|ALT_INV_memRAM~1251_q\ $end
$var wire 1 r{ \RAM1|ALT_INV_memRAM~739_q\ $end
$var wire 1 s{ \RAM1|ALT_INV_memRAM~227_q\ $end
$var wire 1 t{ \RAM1|ALT_INV_memRAM~2680_combout\ $end
$var wire 1 u{ \RAM1|ALT_INV_memRAM~1635_q\ $end
$var wire 1 v{ \RAM1|ALT_INV_memRAM~1123_q\ $end
$var wire 1 w{ \RAM1|ALT_INV_memRAM~611_q\ $end
$var wire 1 x{ \RAM1|ALT_INV_memRAM~99_q\ $end
$var wire 1 y{ \RAM1|ALT_INV_memRAM~2679_combout\ $end
$var wire 1 z{ \RAM1|ALT_INV_memRAM~2678_combout\ $end
$var wire 1 {{ \RAM1|ALT_INV_memRAM~1987_q\ $end
$var wire 1 |{ \RAM1|ALT_INV_memRAM~1475_q\ $end
$var wire 1 }{ \RAM1|ALT_INV_memRAM~963_q\ $end
$var wire 1 ~{ \RAM1|ALT_INV_memRAM~451_q\ $end
$var wire 1 !| \RAM1|ALT_INV_memRAM~2677_combout\ $end
$var wire 1 "| \RAM1|ALT_INV_memRAM~1859_q\ $end
$var wire 1 #| \RAM1|ALT_INV_memRAM~1347_q\ $end
$var wire 1 $| \RAM1|ALT_INV_memRAM~835_q\ $end
$var wire 1 %| \RAM1|ALT_INV_memRAM~323_q\ $end
$var wire 1 &| \RAM1|ALT_INV_memRAM~2676_combout\ $end
$var wire 1 '| \RAM1|ALT_INV_memRAM~1731_q\ $end
$var wire 1 (| \RAM1|ALT_INV_memRAM~1219_q\ $end
$var wire 1 )| \RAM1|ALT_INV_memRAM~707_q\ $end
$var wire 1 *| \RAM1|ALT_INV_memRAM~195_q\ $end
$var wire 1 +| \RAM1|ALT_INV_memRAM~2675_combout\ $end
$var wire 1 ,| \RAM1|ALT_INV_memRAM~1603_q\ $end
$var wire 1 -| \RAM1|ALT_INV_memRAM~1091_q\ $end
$var wire 1 .| \RAM1|ALT_INV_memRAM~579_q\ $end
$var wire 1 /| \RAM1|ALT_INV_memRAM~67_q\ $end
$var wire 1 0| \MUX_ULA_MEM|ALT_INV_saida_MUX[27]~30_combout\ $end
$var wire 1 1| \MUX_ULA_MEM|ALT_INV_saida_MUX[27]~29_combout\ $end
$var wire 1 2| \RAM1|ALT_INV_memRAM~2674_combout\ $end
$var wire 1 3| \RAM1|ALT_INV_memRAM~2734_combout\ $end
$var wire 1 4| \RAM1|ALT_INV_memRAM~2053_q\ $end
$var wire 1 5| \RAM1|ALT_INV_memRAM~1925_q\ $end
$var wire 1 6| \RAM1|ALT_INV_memRAM~1797_q\ $end
$var wire 1 7| \RAM1|ALT_INV_memRAM~1669_q\ $end
$var wire 1 8| \RAM1|ALT_INV_memRAM~2733_combout\ $end
$var wire 1 9| \RAM1|ALT_INV_memRAM~2021_q\ $end
$var wire 1 :| \RAM1|ALT_INV_memRAM~1893_q\ $end
$var wire 1 ;| \RAM1|ALT_INV_memRAM~1765_q\ $end
$var wire 1 <| \RAM1|ALT_INV_memRAM~1637_q\ $end
$var wire 1 =| \RAM1|ALT_INV_memRAM~2732_combout\ $end
$var wire 1 >| \RAM1|ALT_INV_memRAM~1989_q\ $end
$var wire 1 ?| \RAM1|ALT_INV_memRAM~1861_q\ $end
$var wire 1 @| \RAM1|ALT_INV_memRAM~1733_q\ $end
$var wire 1 A| \RAM1|ALT_INV_memRAM~1605_q\ $end
$var wire 1 B| \RAM1|ALT_INV_memRAM~2731_combout\ $end
$var wire 1 C| \RAM1|ALT_INV_memRAM~2730_combout\ $end
$var wire 1 D| \RAM1|ALT_INV_memRAM~1573_q\ $end
$var wire 1 E| \RAM1|ALT_INV_memRAM~1541_q\ $end
$var wire 1 F| \RAM1|ALT_INV_memRAM~1509_q\ $end
$var wire 1 G| \RAM1|ALT_INV_memRAM~1477_q\ $end
$var wire 1 H| \RAM1|ALT_INV_memRAM~2729_combout\ $end
$var wire 1 I| \RAM1|ALT_INV_memRAM~1445_q\ $end
$var wire 1 J| \RAM1|ALT_INV_memRAM~1413_q\ $end
$var wire 1 K| \RAM1|ALT_INV_memRAM~1381_q\ $end
$var wire 1 L| \RAM1|ALT_INV_memRAM~1349_q\ $end
$var wire 1 M| \RAM1|ALT_INV_memRAM~2728_combout\ $end
$var wire 1 N| \RAM1|ALT_INV_memRAM~1317_q\ $end
$var wire 1 O| \RAM1|ALT_INV_memRAM~1285_q\ $end
$var wire 1 P| \RAM1|ALT_INV_memRAM~1253_q\ $end
$var wire 1 Q| \RAM1|ALT_INV_memRAM~1221_q\ $end
$var wire 1 R| \RAM1|ALT_INV_memRAM~2727_combout\ $end
$var wire 1 S| \RAM1|ALT_INV_memRAM~1189_q\ $end
$var wire 1 T| \RAM1|ALT_INV_memRAM~1157_q\ $end
$var wire 1 U| \RAM1|ALT_INV_memRAM~1125_q\ $end
$var wire 1 V| \RAM1|ALT_INV_memRAM~1093_q\ $end
$var wire 1 W| \RAM1|ALT_INV_memRAM~2726_combout\ $end
$var wire 1 X| \RAM1|ALT_INV_memRAM~2725_combout\ $end
$var wire 1 Y| \RAM1|ALT_INV_memRAM~1061_q\ $end
$var wire 1 Z| \RAM1|ALT_INV_memRAM~933_q\ $end
$var wire 1 [| \RAM1|ALT_INV_memRAM~805_q\ $end
$var wire 1 \| \RAM1|ALT_INV_memRAM~677_q\ $end
$var wire 1 ]| \RAM1|ALT_INV_memRAM~2724_combout\ $end
$var wire 1 ^| \RAM1|ALT_INV_memRAM~1029_q\ $end
$var wire 1 _| \RAM1|ALT_INV_memRAM~901_q\ $end
$var wire 1 `| \RAM1|ALT_INV_memRAM~773_q\ $end
$var wire 1 a| \RAM1|ALT_INV_memRAM~645_q\ $end
$var wire 1 b| \RAM1|ALT_INV_memRAM~2723_combout\ $end
$var wire 1 c| \RAM1|ALT_INV_memRAM~997_q\ $end
$var wire 1 d| \RAM1|ALT_INV_memRAM~869_q\ $end
$var wire 1 e| \RAM1|ALT_INV_memRAM~741_q\ $end
$var wire 1 f| \RAM1|ALT_INV_memRAM~613_q\ $end
$var wire 1 g| \RAM1|ALT_INV_memRAM~2722_combout\ $end
$var wire 1 h| \RAM1|ALT_INV_memRAM~965_q\ $end
$var wire 1 i| \RAM1|ALT_INV_memRAM~837_q\ $end
$var wire 1 j| \RAM1|ALT_INV_memRAM~709_q\ $end
$var wire 1 k| \RAM1|ALT_INV_memRAM~581_q\ $end
$var wire 1 l| \RAM1|ALT_INV_memRAM~2721_combout\ $end
$var wire 1 m| \RAM1|ALT_INV_memRAM~2720_combout\ $end
$var wire 1 n| \RAM1|ALT_INV_memRAM~549_q\ $end
$var wire 1 o| \RAM1|ALT_INV_memRAM~421_q\ $end
$var wire 1 p| \RAM1|ALT_INV_memRAM~293_q\ $end
$var wire 1 q| \RAM1|ALT_INV_memRAM~165_q\ $end
$var wire 1 r| \RAM1|ALT_INV_memRAM~2719_combout\ $end
$var wire 1 s| \RAM1|ALT_INV_memRAM~517_q\ $end
$var wire 1 t| \RAM1|ALT_INV_memRAM~389_q\ $end
$var wire 1 u| \RAM1|ALT_INV_memRAM~261_q\ $end
$var wire 1 v| \RAM1|ALT_INV_memRAM~133_q\ $end
$var wire 1 w| \RAM1|ALT_INV_memRAM~2718_combout\ $end
$var wire 1 x| \RAM1|ALT_INV_memRAM~485_q\ $end
$var wire 1 y| \RAM1|ALT_INV_memRAM~357_q\ $end
$var wire 1 z| \RAM1|ALT_INV_memRAM~229_q\ $end
$var wire 1 {| \RAM1|ALT_INV_memRAM~101_q\ $end
$var wire 1 || \RAM1|ALT_INV_memRAM~2717_combout\ $end
$var wire 1 }| \RAM1|ALT_INV_memRAM~453_q\ $end
$var wire 1 ~| \RAM1|ALT_INV_memRAM~325_q\ $end
$var wire 1 !} \RAM1|ALT_INV_memRAM~197_q\ $end
$var wire 1 "} \RAM1|ALT_INV_memRAM~69_q\ $end
$var wire 1 #} \MUX_ULA_MEM|ALT_INV_saida_MUX[29]~33_combout\ $end
$var wire 1 $} \MUX_ULA_MEM|ALT_INV_saida_MUX[29]~32_combout\ $end
$var wire 1 %} \RAM1|ALT_INV_memRAM~2716_combout\ $end
$var wire 1 &} \RAM1|ALT_INV_memRAM~2715_combout\ $end
$var wire 1 '} \RAM1|ALT_INV_memRAM~2714_combout\ $end
$var wire 1 (} \RAM1|ALT_INV_memRAM~2084_q\ $end
$var wire 1 )} \RAM1|ALT_INV_memRAM~1572_q\ $end
$var wire 1 *} \RAM1|ALT_INV_memRAM~1060_q\ $end
$var wire 1 +} \RAM1|ALT_INV_memRAM~548_q\ $end
$var wire 1 ,} \RAM1|ALT_INV_memRAM~2713_combout\ $end
$var wire 1 -} \RAM1|ALT_INV_memRAM~2052_q\ $end
$var wire 1 .} \RAM1|ALT_INV_memRAM~1540_q\ $end
$var wire 1 /} \RAM1|ALT_INV_memRAM~1028_q\ $end
$var wire 1 0} \RAM1|ALT_INV_memRAM~516_q\ $end
$var wire 1 1} \RAM1|ALT_INV_memRAM~2712_combout\ $end
$var wire 1 2} \RAM1|ALT_INV_memRAM~2020_q\ $end
$var wire 1 3} \RAM1|ALT_INV_memRAM~1508_q\ $end
$var wire 1 4} \RAM1|ALT_INV_memRAM~996_q\ $end
$var wire 1 5} \RAM1|ALT_INV_memRAM~484_q\ $end
$var wire 1 6} \RAM1|ALT_INV_memRAM~2711_combout\ $end
$var wire 1 7} \RAM1|ALT_INV_memRAM~1988_q\ $end
$var wire 1 8} \RAM1|ALT_INV_memRAM~1476_q\ $end
$var wire 1 9} \RAM1|ALT_INV_memRAM~964_q\ $end
$var wire 1 :} \RAM1|ALT_INV_memRAM~452_q\ $end
$var wire 1 ;} \RAM1|ALT_INV_memRAM~2710_combout\ $end
$var wire 1 <} \RAM1|ALT_INV_memRAM~2709_combout\ $end
$var wire 1 =} \RAM1|ALT_INV_memRAM~1956_q\ $end
$var wire 1 >} \RAM1|ALT_INV_memRAM~1924_q\ $end
$var wire 1 ?} \RAM1|ALT_INV_memRAM~1892_q\ $end
$var wire 1 @} \RAM1|ALT_INV_memRAM~1860_q\ $end
$var wire 1 A} \RAM1|ALT_INV_memRAM~2708_combout\ $end
$var wire 1 B} \RAM1|ALT_INV_memRAM~1444_q\ $end
$var wire 1 C} \RAM1|ALT_INV_memRAM~1412_q\ $end
$var wire 1 D} \RAM1|ALT_INV_memRAM~1380_q\ $end
$var wire 1 E} \RAM1|ALT_INV_memRAM~1348_q\ $end
$var wire 1 F} \RAM1|ALT_INV_memRAM~2707_combout\ $end
$var wire 1 G} \RAM1|ALT_INV_memRAM~932_q\ $end
$var wire 1 H} \RAM1|ALT_INV_memRAM~900_q\ $end
$var wire 1 I} \RAM1|ALT_INV_memRAM~868_q\ $end
$var wire 1 J} \RAM1|ALT_INV_memRAM~836_q\ $end
$var wire 1 K} \RAM1|ALT_INV_memRAM~2706_combout\ $end
$var wire 1 L} \RAM1|ALT_INV_memRAM~420_q\ $end
$var wire 1 M} \RAM1|ALT_INV_memRAM~388_q\ $end
$var wire 1 N} \RAM1|ALT_INV_memRAM~356_q\ $end
$var wire 1 O} \RAM1|ALT_INV_memRAM~324_q\ $end
$var wire 1 P} \RAM1|ALT_INV_memRAM~2705_combout\ $end
$var wire 1 Q} \RAM1|ALT_INV_memRAM~2704_combout\ $end
$var wire 1 R} \RAM1|ALT_INV_memRAM~1828_q\ $end
$var wire 1 S} \RAM1|ALT_INV_memRAM~1796_q\ $end
$var wire 1 T} \ROM1|ALT_INV_memROM~29_combout\ $end
$var wire 1 U} \BANCO_REG|ALT_INV_Equal1~0_combout\ $end
$var wire 1 V} \decoderFUNCT|ALT_INV_Equal1~0_combout\ $end
$var wire 1 W} \MUX_RD_RT|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 X} \MUX_NEXT_PC|ALT_INV_saida_MUX[31]~33_combout\ $end
$var wire 1 Y} \MUX_NEXT_PC|ALT_INV_saida_MUX[30]~32_combout\ $end
$var wire 1 Z} \MUX_NEXT_PC|ALT_INV_saida_MUX[29]~31_combout\ $end
$var wire 1 [} \MUX_NEXT_PC|ALT_INV_saida_MUX[28]~30_combout\ $end
$var wire 1 \} \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 ]} \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 ^} \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 _} \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 `} \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 a} \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
0'
0(
1*
0+
1,
0-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
1N
0O
zP
zQ
zR
zS
zT
zU
zV
zW
zX
zY
zZ
z[
z\
z]
z^
z_
z`
za
zb
zc
zd
ze
zf
zg
zh
zi
zj
zk
zl
zm
zn
zo
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1I"
0J"
1K"
0L"
1M"
1N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
04#
15#
06#
z7#
z8#
z9#
z:#
z;#
z<#
z=#
z>#
z?#
z@#
zA#
zB#
zC#
zD#
zE#
zF#
zG#
zH#
zI#
zJ#
zK#
zL#
zM#
zN#
zO#
zP#
zQ#
zR#
zS#
zT#
zU#
zV#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
15$
06$
17$
08$
09$
1:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
07S
08S
09S
0:S
0;S
0<S
0=S
0>S
0?S
0@S
0AS
0BS
0CS
0DS
0ES
0FS
0GS
0HS
0IS
0JS
0KS
0LS
0MS
0NS
0OS
0PS
0QS
0RS
0SS
0TS
xUS
xVS
1JV
1KV
1LV
1MV
1NV
1OV
1PV
1QV
1RV
1SV
1TV
1UV
1VV
1WV
1XV
1YV
1ZV
1[V
1\V
1]V
1^V
1_V
1`V
1aV
1bV
1cV
1dV
1eV
1fV
1gV
0?"
1@"
xA"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1c$
0d$
0e$
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
1(%
1)%
0*%
1+%
0,%
1-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
1U%
0V%
1W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
17&
08&
19&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
1Y&
0Z&
1[&
0\&
0]&
1^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
1"'
0#'
0$'
1%'
1&'
1''
0('
1)'
1*'
0+'
1,'
1-'
1.'
0/'
00'
01'
02'
03'
14'
05'
06'
07'
08'
09'
0:'
0;'
1<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
1I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
1e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
1r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
1+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
14(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
1G(
1H(
1I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
1a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
1!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
1\+
0]+
0^+
0_+
0`+
1a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
1_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
1_-
0`-
0a-
0b-
0c-
1d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
1_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
1a/
0b/
0c/
1d/
0e/
0f/
1g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
1d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
1l0
1m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
1f1
0g1
0h1
0i1
0j1
1k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
1}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
1M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
1g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
1d5
0e5
0f5
0g5
0h5
1i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
1'6
0(6
1)6
1*6
0+6
1,6
0-6
0.6
0/6
106
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
1D6
0E6
0F6
0G6
0H6
0I6
1J6
1K6
0L6
0M6
1N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
1F7
0G7
0H7
1I7
0J7
0K7
0L7
0M7
0N7
0O7
1P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
1a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
1n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
1y9
0z9
0{9
1|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
14;
05;
06;
07;
08;
09;
0:;
1;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
1K<
0L<
0M<
0N<
0O<
1P<
0Q<
1R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
1a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
1y>
0z>
0{>
1|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
14@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
1C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
1MA
0NA
0OA
0PA
0QA
1RA
0SA
1TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
1cB
0dB
0eB
0fB
0gB
0hB
0iB
1jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
1zC
0{C
0|C
0}C
0~C
1!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
13E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
1JF
0KF
0LF
1MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
1bG
0cG
0dG
0eG
0fG
0gG
0hG
0iG
0jG
0kG
0lG
0mG
1nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
1#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
1zH
0{H
0|H
0}H
0~H
1!I
0"I
1#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
12J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
0iJ
0jJ
0kJ
0lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
0-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
08K
09K
0:K
0;K
0<K
0=K
0>K
0?K
0@K
0AK
0BK
0CK
0DK
0EK
0FK
0GK
0HK
0IK
1JK
0KK
0LK
0MK
0NK
1OK
0PK
0QK
0RK
0SK
0TK
0UK
0VK
0WK
0XK
0YK
0ZK
0[K
0\K
0]K
0^K
0_K
0`K
0aK
0bK
0cK
0dK
0eK
0fK
0gK
0hK
0iK
0jK
0kK
0lK
0mK
0nK
0oK
0pK
0qK
0rK
0sK
0tK
0uK
0vK
0wK
0xK
0yK
0zK
0{K
0|K
0}K
0~K
0!L
0"L
0#L
0$L
0%L
0&L
0'L
0(L
0)L
0*L
0+L
0,L
0-L
0.L
0/L
00L
01L
02L
03L
04L
05L
06L
07L
08L
09L
0:L
0;L
0<L
0=L
0>L
0?L
0@L
0AL
0BL
0CL
0DL
0EL
0FL
0GL
0HL
0IL
0JL
0KL
0LL
0ML
0NL
0OL
0PL
0QL
0RL
0SL
0TL
0UL
0VL
0WL
0XL
0YL
0ZL
0[L
0\L
0]L
0^L
0_L
0`L
1aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0}L
0~L
0!M
0"M
0#M
0$M
0%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
0/M
00M
01M
02M
03M
04M
05M
06M
07M
08M
09M
0:M
0;M
0<M
0=M
0>M
0?M
0@M
0AM
0BM
0CM
0DM
0EM
0FM
0GM
0HM
0IM
0JM
0KM
0LM
0MM
0NM
0OM
0PM
0QM
0RM
0SM
0TM
0UM
0VM
0WM
0XM
0YM
0ZM
0[M
0\M
0]M
0^M
0_M
0`M
0aM
0bM
0cM
0dM
0eM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
0nM
0oM
0pM
0qM
0rM
0sM
0tM
0uM
0vM
0wM
0xM
0yM
1zM
0{M
0|M
1}M
0~M
0!N
0"N
1#N
0$N
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
0/N
00N
01N
02N
03N
04N
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0EN
0FN
0GN
0HN
0IN
0JN
0KN
0LN
0MN
0NN
0ON
0PN
0QN
0RN
0SN
0TN
0UN
0VN
0WN
0XN
0YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
0dN
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
0'O
0(O
0)O
0*O
0+O
0,O
0-O
0.O
0/O
00O
01O
02O
03O
14O
05O
06O
07O
08O
09O
0:O
1;O
0<O
0=O
0>O
0?O
0@O
0AO
0BO
0CO
0DO
0EO
0FO
0GO
0HO
0IO
0JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
0TO
0UO
0VO
0WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
16P
07P
08P
09P
0:P
1;P
0<P
0=P
0>P
0?P
0@P
0AP
1BP
0CP
1DP
1EP
0FP
0GP
0HP
0IP
1JP
1KP
1LP
1MP
1NP
1OP
1PP
1QP
1RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0^P
1_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
0nP
0oP
0pP
0qP
0rP
1sP
0tP
0uP
0vP
0wP
1xP
1yP
0zP
0{P
0|P
0}P
0~P
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0PQ
0QQ
0RQ
0SQ
0TQ
0UQ
0VQ
0WQ
0XQ
0YQ
0ZQ
0[Q
0\Q
0]Q
0^Q
0_Q
0`Q
0aQ
0bQ
0cQ
0dQ
0eQ
0fQ
0gQ
0hQ
0iQ
0jQ
0kQ
0lQ
0mQ
0nQ
0oQ
0pQ
0qQ
0rQ
0sQ
1tQ
0uQ
0vQ
0wQ
0xQ
0yQ
0zQ
0{Q
0|Q
0}Q
0~Q
0!R
0"R
0#R
0$R
0%R
0&R
0'R
0(R
0)R
0*R
0+R
0,R
0-R
0.R
0/R
00R
01R
02R
03R
04R
05R
06R
07R
08R
09R
0:R
0;R
0<R
0=R
0>R
0?R
0@R
0AR
0BR
0CR
0DR
0ER
0FR
0GR
0HR
0IR
0JR
0KR
0LR
0MR
0NR
0OR
0PR
0QR
0RR
0SR
0TR
0UR
0VR
0WR
0XR
0YR
0ZR
0[R
0\R
0]R
0^R
0_R
0`R
0aR
0bR
0cR
0dR
0eR
0fR
0gR
0hR
0iR
0jR
0kR
0lR
0mR
0nR
0oR
0pR
0qR
0rR
0sR
0tR
0uR
0vR
0wR
0xR
0yR
0zR
0{R
0|R
0}R
0~R
0!S
0"S
0#S
0$S
0%S
0&S
0'S
0(S
0)S
0*S
0+S
0,S
0-S
0.S
0/S
00S
01S
02S
03S
04S
05S
06S
1WS
1XS
0YS
1ZS
1[S
1\S
1]S
1^S
1_S
1`S
1aS
1bS
1cS
1dS
1eS
1fS
1gS
1hS
1iS
1jS
1kS
1lS
1mS
1nS
1oS
1pS
1qS
1rS
1sS
1tS
1uS
1vS
1wS
1xS
1yS
1zS
1{S
1|S
1}S
1~S
1!T
1"T
1#T
1$T
1%T
1&T
1'T
1(T
1)T
1*T
1+T
1,T
1-T
1.T
1/T
10T
11T
12T
13T
14T
15T
16T
17T
18T
19T
1:T
1;T
0<T
0=T
1>T
1?T
1@T
0AT
1BT
1CT
1DT
1ET
1FT
1GT
1HT
1IT
1JT
1KT
1LT
1MT
1NT
1OT
1PT
1QT
1RT
1ST
1TT
1UT
1VT
1WT
1XT
1YT
1ZT
1[T
1\T
1]T
1^T
1_T
1`T
1aT
1bT
1cT
1dT
1eT
1fT
1gT
1hT
1iT
1jT
1kT
1lT
1mT
1nT
1oT
1pT
1qT
1rT
1sT
1tT
1uT
1vT
1wT
1xT
1yT
1zT
1{T
1|T
1}T
1~T
1!U
1"U
1#U
1$U
1%U
1&U
1'U
1(U
1)U
1*U
1+U
1,U
1-U
1.U
1/U
10U
11U
12U
13U
14U
15U
16U
17U
18U
19U
1:U
1;U
1<U
1=U
1>U
1?U
1@U
1AU
1BU
1CU
1DU
1EU
1FU
1GU
1HU
1IU
1JU
1KU
1LU
1MU
1NU
1OU
1PU
1QU
1RU
1SU
1TU
1UU
1VU
1WU
1XU
1YU
1ZU
1[U
1\U
1]U
1^U
1_U
1`U
1aU
1bU
1cU
1dU
1eU
1fU
1gU
1hU
1iU
1jU
1kU
1lU
1mU
1nU
1oU
1pU
1qU
1rU
1sU
1tU
0uU
0vU
1wU
1xU
0yU
1zU
0{U
1|U
0}U
1~U
1!V
1"V
1#V
1$V
1%V
1&V
1'V
1(V
1)V
1*V
1+V
1,V
1-V
1.V
1/V
10V
11V
12V
13V
14V
05V
16V
07V
18V
19V
1:V
1;V
1<V
1=V
1>V
1?V
1@V
1AV
1BV
0CV
1DV
0EV
1FV
0GV
1HV
0IV
0hV
1iV
1jV
1kV
1lV
1mV
1nV
1oV
1pV
1qV
1rV
1sV
1tV
1uV
1vV
1wV
1xV
1yV
1zV
1{V
1|V
1}V
1~V
1!W
1"W
1#W
1$W
1%W
1&W
1'W
1(W
1)W
1*W
1+W
1,W
1-W
1.W
1/W
10W
11W
02W
13W
14W
15W
16W
17W
18W
19W
1:W
0;W
1<W
1=W
1>W
1?W
1@W
1AW
1BW
1CW
1DW
1EW
1FW
1GW
1HW
1IW
1JW
1KW
1LW
1MW
1NW
1OW
1PW
1QW
1RW
1SW
1TW
0UW
0VW
1WW
1XW
0YW
1ZW
1[W
0\W
1]W
1^W
1_W
1`W
1aW
1bW
1cW
1dW
1eW
1fW
1gW
1hW
1iW
1jW
0kW
1lW
1mW
1nW
1oW
1pW
1qW
0rW
1sW
1tW
1uW
1vW
1wW
1xW
1yW
1zW
1{W
1|W
1}W
1~W
1!X
1"X
1#X
1$X
1%X
1&X
1'X
1(X
1)X
1*X
1+X
1,X
1-X
0.X
0/X
00X
11X
12X
13X
14X
15X
16X
17X
18X
19X
1:X
1;X
1<X
1=X
1>X
1?X
1@X
1AX
0BX
1CX
1DX
1EX
1FX
1GX
1HX
1IX
1JX
1KX
1LX
1MX
1NX
1OX
1PX
1QX
1RX
1SX
1TX
1UX
0VX
1WX
1XX
1YX
1ZX
1[X
1\X
1]X
1^X
1_X
1`X
1aX
1bX
1cX
1dX
1eX
1fX
0gX
1hX
1iX
1jX
1kX
1lX
1mX
1nX
1oX
1pX
1qX
1rX
1sX
1tX
1uX
1vX
1wX
1xX
1yX
1zX
1{X
1|X
1}X
1~X
1!Y
1"Y
1#Y
1$Y
1%Y
1&Y
1'Y
1(Y
1)Y
1*Y
1+Y
1,Y
1-Y
1.Y
1/Y
10Y
11Y
12Y
13Y
14Y
15Y
16Y
17Y
18Y
19Y
1:Y
1;Y
1<Y
1=Y
1>Y
0?Y
1@Y
1AY
1BY
1CY
0DY
1EY
1FY
1GY
1HY
1IY
1JY
1KY
1LY
1MY
1NY
1OY
1PY
1QY
1RY
1SY
1TY
1UY
1VY
1WY
1XY
1YY
1ZY
1[Y
1\Y
1]Y
1^Y
1_Y
1`Y
1aY
1bY
1cY
1dY
1eY
1fY
1gY
1hY
1iY
1jY
1kY
1lY
1mY
1nY
1oY
1pY
1qY
1rY
1sY
1tY
1uY
1vY
1wY
1xY
1yY
1zY
1{Y
1|Y
1}Y
1~Y
1!Z
1"Z
1#Z
1$Z
1%Z
1&Z
1'Z
1(Z
1)Z
1*Z
1+Z
1,Z
1-Z
1.Z
1/Z
10Z
11Z
12Z
13Z
14Z
15Z
16Z
17Z
18Z
19Z
1:Z
0;Z
1<Z
1=Z
1>Z
1?Z
1@Z
1AZ
1BZ
1CZ
1DZ
1EZ
1FZ
1GZ
1HZ
1IZ
1JZ
1KZ
1LZ
1MZ
1NZ
1OZ
1PZ
1QZ
1RZ
1SZ
1TZ
1UZ
1VZ
1WZ
1XZ
1YZ
1ZZ
0[Z
1\Z
1]Z
1^Z
1_Z
1`Z
1aZ
1bZ
1cZ
1dZ
1eZ
1fZ
1gZ
1hZ
1iZ
1jZ
1kZ
1lZ
1mZ
1nZ
1oZ
1pZ
0qZ
1rZ
1sZ
1tZ
1uZ
1vZ
1wZ
1xZ
1yZ
1zZ
1{Z
1|Z
1}Z
1~Z
1![
1"[
1#[
1$[
1%[
1&[
1'[
1([
1)[
1*[
1+[
1,[
1-[
1.[
1/[
10[
11[
02[
13[
14[
15[
16[
17[
18[
19[
1:[
1;[
1<[
1=[
1>[
1?[
1@[
1A[
1B[
1C[
1D[
1E[
1F[
1G[
1H[
1I[
1J[
1K[
1L[
1M[
1N[
1O[
1P[
1Q[
1R[
1S[
1T[
1U[
1V[
1W[
1X[
1Y[
1Z[
1[[
1\[
1][
1^[
1_[
1`[
1a[
1b[
1c[
1d[
1e[
1f[
1g[
0h[
1i[
1j[
1k[
1l[
0m[
1n[
1o[
1p[
1q[
1r[
1s[
1t[
1u[
1v[
1w[
1x[
1y[
1z[
1{[
1|[
1}[
1~[
1!\
1"\
1#\
1$\
1%\
1&\
1'\
1(\
1)\
1*\
1+\
1,\
1-\
1.\
1/\
10\
01\
12\
13\
14\
15\
16\
17\
18\
19\
1:\
1;\
1<\
1=\
1>\
1?\
1@\
0A\
1B\
1C\
1D\
1E\
1F\
1G\
1H\
1I\
1J\
1K\
1L\
1M\
1N\
1O\
1P\
1Q\
1R\
1S\
1T\
1U\
1V\
1W\
1X\
1Y\
1Z\
1[\
1\\
1]\
1^\
1_\
1`\
1a\
0b\
1c\
1d\
1e\
1f\
1g\
1h\
1i\
1j\
1k\
1l\
1m\
1n\
1o\
1p\
1q\
1r\
1s\
1t\
1u\
1v\
1w\
1x\
1y\
1z\
1{\
1|\
1}\
1~\
1!]
1"]
1#]
0$]
1%]
1&]
1']
1(]
1)]
1*]
0+]
1,]
1-]
1.]
1/]
10]
11]
12]
13]
14]
15]
16]
17]
18]
19]
1:]
0;]
1<]
1=]
1>]
1?]
1@]
1A]
1B]
1C]
1D]
1E]
1F]
1G]
1H]
1I]
1J]
1K]
1L]
1M]
1N]
1O]
1P]
1Q]
1R]
1S]
1T]
1U]
1V]
1W]
1X]
1Y]
1Z]
1[]
1\]
1]]
1^]
1_]
1`]
1a]
1b]
1c]
1d]
1e]
1f]
1g]
1h]
1i]
1j]
1k]
1l]
1m]
1n]
1o]
1p]
1q]
1r]
1s]
1t]
1u]
1v]
1w]
1x]
1y]
1z]
1{]
1|]
1}]
1~]
1!^
1"^
1#^
0$^
1%^
1&^
1'^
1(^
1)^
1*^
1+^
1,^
1-^
1.^
1/^
10^
11^
12^
13^
04^
15^
16^
17^
18^
09^
1:^
1;^
1<^
1=^
1>^
1?^
1@^
1A^
1B^
1C^
1D^
1E^
1F^
1G^
1H^
1I^
1J^
1K^
1L^
1M^
1N^
1O^
1P^
1Q^
1R^
1S^
1T^
1U^
1V^
1W^
1X^
1Y^
1Z^
1[^
1\^
1]^
1^^
1_^
1`^
1a^
1b^
1c^
1d^
1e^
1f^
1g^
1h^
1i^
1j^
0k^
1l^
1m^
1n^
1o^
1p^
1q^
1r^
1s^
1t^
1u^
1v^
1w^
1x^
1y^
1z^
1{^
1|^
1}^
1~^
1!_
1"_
1#_
1$_
1%_
1&_
1'_
1(_
1)_
1*_
1+_
1,_
1-_
1._
1/_
10_
11_
12_
13_
14_
15_
16_
07_
18_
19_
1:_
1;_
1<_
1=_
1>_
1?_
1@_
1A_
1B_
1C_
1D_
1E_
1F_
0G_
0H_
1I_
0J_
1K_
1L_
0M_
1N_
1O_
1P_
1Q_
1R_
1S_
0T_
1U_
1V_
1W_
1X_
1Y_
1Z_
1[_
1\_
1]_
1^_
1__
1`_
1a_
1b_
1c_
1d_
0e_
1f_
1g_
1h_
1i_
1j_
1k_
1l_
1m_
1n_
1o_
1p_
1q_
1r_
1s_
1t_
1u_
1v_
1w_
1x_
1y_
1z_
1{_
1|_
1}_
1~_
1!`
1"`
1#`
1$`
1%`
1&`
1'`
1(`
1)`
1*`
1+`
1,`
1-`
1.`
1/`
10`
11`
12`
13`
14`
15`
16`
17`
18`
19`
1:`
1;`
1<`
1=`
1>`
1?`
0@`
1A`
1B`
1C`
1D`
1E`
1F`
1G`
1H`
1I`
1J`
1K`
1L`
1M`
1N`
1O`
1P`
1Q`
1R`
1S`
1T`
1U`
1V`
1W`
1X`
1Y`
1Z`
1[`
1\`
1]`
1^`
1_`
1``
1a`
1b`
1c`
1d`
1e`
1f`
1g`
1h`
1i`
1j`
1k`
1l`
0m`
0n`
0o`
0p`
0q`
0r`
0s`
0t`
0u`
1v`
1w`
1x`
1y`
1z`
1{`
1|`
1}`
1~`
1!a
1"a
1#a
1$a
1%a
1&a
1'a
0(a
1)a
1*a
1+a
1,a
1-a
1.a
1/a
10a
11a
12a
13a
14a
15a
16a
17a
18a
19a
0:a
1;a
1<a
1=a
1>a
1?a
1@a
1Aa
1Ba
0Ca
1Da
1Ea
1Fa
1Ga
1Ha
1Ia
1Ja
1Ka
1La
1Ma
1Na
1Oa
1Pa
1Qa
1Ra
1Sa
1Ta
1Ua
1Va
1Wa
1Xa
1Ya
1Za
1[a
1\a
1]a
1^a
1_a
1`a
1aa
1ba
1ca
1da
1ea
1fa
1ga
1ha
1ia
1ja
1ka
1la
1ma
1na
1oa
1pa
1qa
1ra
1sa
1ta
1ua
1va
1wa
1xa
0ya
1za
1{a
1|a
1}a
1~a
1!b
1"b
1#b
1$b
1%b
1&b
1'b
1(b
1)b
1*b
1+b
1,b
1-b
1.b
1/b
10b
11b
12b
13b
14b
15b
16b
17b
18b
19b
1:b
1;b
1<b
1=b
1>b
1?b
1@b
1Ab
1Bb
1Cb
1Db
1Eb
1Fb
1Gb
1Hb
1Ib
1Jb
1Kb
1Lb
1Mb
1Nb
1Ob
1Pb
1Qb
1Rb
1Sb
1Tb
1Ub
1Vb
1Wb
1Xb
1Yb
1Zb
1[b
1\b
1]b
1^b
1_b
1`b
1ab
1bb
1cb
1db
1eb
1fb
1gb
1hb
1ib
1jb
1kb
1lb
1mb
1nb
1ob
1pb
1qb
1rb
1sb
1tb
1ub
1vb
1wb
1xb
1yb
1zb
1{b
1|b
1}b
1~b
1!c
1"c
1#c
1$c
1%c
1&c
1'c
1(c
1)c
1*c
1+c
1,c
1-c
1.c
1/c
10c
11c
12c
13c
14c
15c
16c
17c
18c
19c
1:c
1;c
1<c
1=c
1>c
1?c
1@c
1Ac
1Bc
1Cc
1Dc
1Ec
1Fc
1Gc
1Hc
1Ic
1Jc
1Kc
1Lc
0Mc
1Nc
1Oc
1Pc
1Qc
1Rc
1Sc
1Tc
1Uc
1Vc
1Wc
1Xc
1Yc
1Zc
1[c
1\c
1]c
1^c
1_c
1`c
1ac
1bc
1cc
1dc
1ec
1fc
1gc
1hc
1ic
1jc
1kc
1lc
1mc
1nc
1oc
1pc
1qc
1rc
1sc
1tc
1uc
1vc
1wc
1xc
1yc
1zc
1{c
1|c
1}c
1~c
1!d
1"d
1#d
1$d
1%d
1&d
1'd
1(d
1)d
1*d
1+d
1,d
1-d
1.d
1/d
10d
11d
12d
13d
14d
15d
16d
17d
18d
19d
1:d
1;d
1<d
1=d
1>d
1?d
1@d
0Ad
1Bd
1Cd
1Dd
1Ed
1Fd
1Gd
1Hd
1Id
1Jd
1Kd
1Ld
1Md
1Nd
1Od
1Pd
1Qd
1Rd
1Sd
1Td
1Ud
1Vd
1Wd
1Xd
1Yd
1Zd
1[d
1\d
1]d
1^d
1_d
1`d
1ad
1bd
1cd
1dd
1ed
1fd
1gd
1hd
1id
1jd
1kd
1ld
1md
1nd
1od
1pd
1qd
1rd
1sd
1td
1ud
1vd
1wd
1xd
1yd
1zd
1{d
1|d
1}d
1~d
1!e
1"e
1#e
1$e
1%e
1&e
1'e
1(e
1)e
1*e
1+e
1,e
1-e
1.e
1/e
10e
11e
12e
13e
14e
15e
16e
17e
18e
09e
1:e
1;e
1<e
1=e
1>e
1?e
1@e
1Ae
1Be
1Ce
1De
1Ee
1Fe
1Ge
1He
1Ie
1Je
1Ke
1Le
1Me
1Ne
1Oe
1Pe
1Qe
1Re
1Se
1Te
1Ue
1Ve
1We
1Xe
1Ye
1Ze
1[e
1\e
1]e
1^e
1_e
1`e
1ae
1be
1ce
1de
1ee
1fe
1ge
1he
1ie
1je
1ke
1le
1me
1ne
1oe
1pe
1qe
1re
1se
1te
1ue
1ve
1we
1xe
1ye
1ze
1{e
1|e
1}e
1~e
1!f
1"f
1#f
1$f
1%f
1&f
1'f
1(f
1)f
1*f
1+f
1,f
0-f
1.f
1/f
10f
11f
12f
13f
14f
15f
16f
17f
18f
19f
1:f
1;f
1<f
1=f
1>f
1?f
1@f
1Af
1Bf
1Cf
1Df
1Ef
1Ff
1Gf
1Hf
1If
1Jf
1Kf
1Lf
1Mf
1Nf
1Of
1Pf
1Qf
1Rf
1Sf
1Tf
1Uf
1Vf
1Wf
1Xf
1Yf
1Zf
1[f
1\f
1]f
1^f
1_f
1`f
1af
1bf
1cf
1df
1ef
1ff
1gf
1hf
1if
1jf
1kf
1lf
1mf
1nf
1of
1pf
1qf
1rf
1sf
1tf
1uf
1vf
1wf
1xf
1yf
1zf
1{f
1|f
1}f
1~f
1!g
1"g
1#g
1$g
1%g
1&g
1'g
1(g
1)g
1*g
1+g
1,g
1-g
1.g
1/g
10g
11g
12g
13g
14g
15g
16g
17g
18g
19g
1:g
1;g
1<g
1=g
1>g
1?g
1@g
1Ag
1Bg
1Cg
1Dg
1Eg
1Fg
1Gg
1Hg
1Ig
1Jg
1Kg
1Lg
1Mg
1Ng
1Og
1Pg
1Qg
1Rg
1Sg
1Tg
1Ug
1Vg
1Wg
1Xg
1Yg
1Zg
1[g
1\g
1]g
1^g
1_g
1`g
1ag
1bg
1cg
1dg
1eg
1fg
1gg
1hg
1ig
1jg
1kg
1lg
1mg
1ng
1og
1pg
1qg
1rg
1sg
1tg
1ug
0vg
1wg
1xg
1yg
1zg
1{g
1|g
1}g
1~g
1!h
1"h
1#h
1$h
1%h
1&h
1'h
1(h
1)h
1*h
1+h
1,h
1-h
1.h
1/h
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1:h
1;h
1<h
1=h
1>h
1?h
1@h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
1Gh
1Hh
1Ih
1Jh
1Kh
1Lh
1Mh
1Nh
1Oh
1Ph
1Qh
1Rh
1Sh
1Th
1Uh
1Vh
1Wh
1Xh
1Yh
1Zh
1[h
1\h
1]h
1^h
1_h
1`h
1ah
1bh
1ch
1dh
1eh
1fh
1gh
1hh
1ih
0jh
1kh
1lh
1mh
1nh
1oh
1ph
1qh
1rh
1sh
1th
1uh
1vh
1wh
1xh
1yh
1zh
1{h
1|h
1}h
1~h
1!i
1"i
1#i
1$i
1%i
1&i
1'i
1(i
1)i
1*i
1+i
1,i
1-i
1.i
1/i
10i
11i
12i
13i
14i
15i
16i
17i
18i
19i
1:i
1;i
1<i
1=i
1>i
1?i
1@i
1Ai
1Bi
1Ci
1Di
1Ei
1Fi
1Gi
1Hi
1Ii
1Ji
1Ki
1Li
1Mi
1Ni
1Oi
1Pi
1Qi
1Ri
1Si
1Ti
1Ui
1Vi
1Wi
1Xi
1Yi
1Zi
1[i
1\i
1]i
0^i
1_i
1`i
1ai
1bi
1ci
1di
1ei
1fi
1gi
1hi
1ii
1ji
1ki
1li
1mi
1ni
1oi
1pi
1qi
1ri
1si
1ti
1ui
1vi
1wi
1xi
1yi
1zi
1{i
1|i
1}i
1~i
1!j
1"j
1#j
1$j
1%j
1&j
1'j
1(j
1)j
1*j
1+j
1,j
1-j
1.j
1/j
10j
11j
12j
13j
14j
15j
16j
17j
18j
19j
1:j
1;j
1<j
1=j
1>j
1?j
1@j
1Aj
1Bj
1Cj
1Dj
1Ej
1Fj
1Gj
1Hj
1Ij
1Jj
1Kj
1Lj
1Mj
1Nj
1Oj
1Pj
1Qj
1Rj
1Sj
1Tj
1Uj
1Vj
1Wj
1Xj
1Yj
1Zj
1[j
1\j
1]j
1^j
1_j
1`j
1aj
1bj
1cj
1dj
1ej
1fj
1gj
1hj
1ij
1jj
1kj
1lj
1mj
1nj
1oj
1pj
1qj
1rj
1sj
1tj
1uj
1vj
1wj
1xj
1yj
1zj
1{j
1|j
1}j
1~j
1!k
1"k
1#k
1$k
1%k
1&k
1'k
1(k
1)k
1*k
1+k
1,k
1-k
1.k
1/k
10k
11k
12k
13k
14k
15k
16k
17k
18k
19k
1:k
1;k
1<k
1=k
1>k
1?k
1@k
1Ak
1Bk
1Ck
1Dk
1Ek
1Fk
1Gk
1Hk
1Ik
1Jk
1Kk
1Lk
1Mk
1Nk
1Ok
1Pk
1Qk
1Rk
1Sk
1Tk
1Uk
1Vk
1Wk
1Xk
1Yk
1Zk
1[k
1\k
1]k
1^k
1_k
1`k
1ak
1bk
1ck
1dk
1ek
1fk
1gk
1hk
1ik
1jk
1kk
1lk
1mk
1nk
1ok
1pk
1qk
1rk
1sk
1tk
1uk
1vk
1wk
1xk
1yk
1zk
1{k
1|k
1}k
1~k
1!l
1"l
1#l
1$l
1%l
1&l
1'l
1(l
1)l
1*l
1+l
1,l
1-l
1.l
1/l
10l
11l
12l
13l
14l
15l
16l
17l
18l
19l
1:l
1;l
1<l
1=l
1>l
1?l
1@l
1Al
1Bl
1Cl
1Dl
1El
1Fl
1Gl
1Hl
1Il
1Jl
1Kl
1Ll
1Ml
1Nl
1Ol
1Pl
1Ql
1Rl
1Sl
1Tl
1Ul
1Vl
1Wl
1Xl
1Yl
1Zl
1[l
1\l
1]l
1^l
1_l
1`l
1al
1bl
1cl
1dl
1el
1fl
1gl
1hl
1il
1jl
1kl
1ll
1ml
1nl
1ol
1pl
1ql
1rl
1sl
1tl
1ul
1vl
1wl
1xl
1yl
1zl
1{l
1|l
1}l
1~l
1!m
1"m
1#m
1$m
1%m
1&m
1'm
1(m
1)m
1*m
1+m
1,m
1-m
1.m
1/m
10m
11m
12m
03m
14m
15m
16m
17m
18m
19m
1:m
1;m
1<m
1=m
1>m
1?m
1@m
1Am
1Bm
1Cm
1Dm
1Em
1Fm
1Gm
1Hm
1Im
1Jm
1Km
1Lm
1Mm
1Nm
1Om
1Pm
1Qm
1Rm
1Sm
1Tm
1Um
1Vm
1Wm
1Xm
1Ym
1Zm
1[m
1\m
1]m
1^m
1_m
1`m
1am
1bm
1cm
1dm
1em
1fm
1gm
1hm
1im
1jm
1km
1lm
1mm
1nm
1om
1pm
1qm
1rm
1sm
1tm
1um
1vm
1wm
1xm
1ym
1zm
1{m
1|m
1}m
1~m
1!n
1"n
1#n
1$n
1%n
1&n
0'n
1(n
1)n
1*n
1+n
1,n
1-n
1.n
1/n
10n
11n
12n
13n
14n
15n
16n
17n
18n
19n
1:n
1;n
1<n
1=n
1>n
1?n
1@n
1An
1Bn
1Cn
1Dn
1En
1Fn
1Gn
1Hn
1In
1Jn
1Kn
1Ln
1Mn
1Nn
1On
1Pn
1Qn
1Rn
1Sn
1Tn
1Un
1Vn
1Wn
1Xn
1Yn
1Zn
1[n
1\n
1]n
1^n
1_n
1`n
1an
1bn
1cn
1dn
1en
1fn
1gn
1hn
1in
1jn
1kn
1ln
1mn
1nn
1on
1pn
1qn
1rn
1sn
1tn
1un
1vn
1wn
1xn
0yn
1zn
1{n
1|n
1}n
1~n
1!o
1"o
1#o
1$o
1%o
1&o
1'o
1(o
1)o
1*o
1+o
1,o
1-o
1.o
1/o
10o
11o
12o
13o
14o
15o
16o
17o
18o
19o
1:o
1;o
1<o
1=o
1>o
1?o
1@o
1Ao
1Bo
1Co
1Do
1Eo
1Fo
1Go
1Ho
1Io
1Jo
1Ko
1Lo
1Mo
1No
1Oo
1Po
1Qo
1Ro
1So
1To
1Uo
1Vo
1Wo
1Xo
1Yo
1Zo
1[o
1\o
1]o
1^o
1_o
1`o
1ao
1bo
1co
1do
1eo
1fo
1go
1ho
1io
1jo
1ko
1lo
1mo
1no
1oo
1po
1qo
1ro
1so
1to
1uo
1vo
1wo
1xo
1yo
1zo
1{o
1|o
1}o
1~o
1!p
1"p
1#p
1$p
1%p
1&p
1'p
1(p
1)p
1*p
1+p
1,p
1-p
1.p
1/p
10p
11p
12p
13p
14p
15p
16p
17p
18p
19p
1:p
1;p
1<p
1=p
1>p
1?p
1@p
1Ap
1Bp
1Cp
1Dp
1Ep
1Fp
1Gp
1Hp
1Ip
1Jp
1Kp
1Lp
1Mp
1Np
1Op
1Pp
1Qp
1Rp
1Sp
1Tp
1Up
1Vp
1Wp
1Xp
1Yp
1Zp
1[p
1\p
1]p
1^p
1_p
1`p
1ap
1bp
1cp
1dp
1ep
1fp
1gp
1hp
1ip
1jp
1kp
1lp
1mp
1np
1op
1pp
1qp
1rp
1sp
1tp
1up
1vp
1wp
1xp
1yp
1zp
1{p
1|p
1}p
1~p
1!q
1"q
1#q
1$q
1%q
1&q
1'q
1(q
1)q
1*q
1+q
1,q
1-q
1.q
1/q
10q
11q
12q
13q
14q
15q
16q
17q
18q
19q
1:q
1;q
1<q
1=q
1>q
1?q
1@q
1Aq
1Bq
1Cq
1Dq
1Eq
1Fq
1Gq
1Hq
1Iq
1Jq
1Kq
1Lq
1Mq
1Nq
1Oq
1Pq
1Qq
1Rq
1Sq
1Tq
1Uq
1Vq
1Wq
1Xq
1Yq
1Zq
1[q
1\q
1]q
1^q
1_q
1`q
1aq
1bq
1cq
1dq
1eq
1fq
1gq
1hq
1iq
1jq
1kq
1lq
1mq
1nq
1oq
1pq
1qq
1rq
1sq
1tq
1uq
1vq
1wq
1xq
1yq
1zq
1{q
1|q
1}q
1~q
1!r
1"r
1#r
1$r
1%r
1&r
1'r
1(r
1)r
1*r
1+r
1,r
1-r
1.r
1/r
10r
11r
12r
13r
14r
15r
16r
17r
18r
19r
1:r
1;r
1<r
1=r
1>r
1?r
1@r
1Ar
1Br
1Cr
1Dr
1Er
1Fr
1Gr
1Hr
1Ir
1Jr
1Kr
1Lr
1Mr
0Nr
1Or
1Pr
1Qr
1Rr
1Sr
1Tr
1Ur
1Vr
1Wr
1Xr
1Yr
1Zr
1[r
1\r
1]r
1^r
1_r
1`r
1ar
1br
1cr
1dr
1er
1fr
1gr
1hr
1ir
1jr
1kr
1lr
1mr
1nr
1or
1pr
1qr
1rr
1sr
1tr
1ur
1vr
1wr
1xr
1yr
1zr
1{r
1|r
1}r
1~r
1!s
1"s
1#s
1$s
1%s
1&s
1's
1(s
1)s
1*s
1+s
1,s
1-s
1.s
1/s
10s
11s
12s
13s
14s
15s
16s
17s
18s
19s
1:s
1;s
1<s
1=s
1>s
1?s
1@s
1As
0Bs
1Cs
1Ds
1Es
1Fs
1Gs
1Hs
1Is
1Js
1Ks
1Ls
1Ms
1Ns
1Os
1Ps
1Qs
1Rs
1Ss
1Ts
1Us
1Vs
1Ws
1Xs
1Ys
1Zs
1[s
1\s
1]s
1^s
1_s
1`s
1as
1bs
1cs
1ds
1es
1fs
1gs
1hs
1is
1js
1ks
1ls
1ms
1ns
1os
1ps
1qs
1rs
1ss
1ts
1us
1vs
1ws
1xs
1ys
1zs
1{s
1|s
1}s
1~s
1!t
1"t
1#t
1$t
1%t
1&t
1't
1(t
1)t
1*t
1+t
1,t
1-t
1.t
1/t
10t
11t
12t
13t
14t
15t
06t
17t
18t
19t
1:t
1;t
1<t
1=t
1>t
1?t
1@t
1At
1Bt
1Ct
1Dt
1Et
1Ft
1Gt
1Ht
1It
1Jt
1Kt
1Lt
1Mt
1Nt
1Ot
1Pt
1Qt
1Rt
1St
1Tt
1Ut
1Vt
1Wt
1Xt
1Yt
1Zt
1[t
1\t
1]t
1^t
1_t
1`t
1at
1bt
1ct
1dt
1et
1ft
1gt
1ht
1it
1jt
1kt
1lt
1mt
1nt
1ot
1pt
1qt
1rt
1st
1tt
1ut
1vt
1wt
1xt
1yt
1zt
1{t
1|t
1}t
1~t
1!u
1"u
1#u
1$u
1%u
1&u
1'u
1(u
1)u
1*u
1+u
1,u
1-u
1.u
1/u
10u
11u
12u
13u
14u
15u
16u
17u
18u
19u
1:u
1;u
1<u
1=u
1>u
1?u
1@u
1Au
1Bu
1Cu
1Du
1Eu
1Fu
1Gu
1Hu
1Iu
1Ju
1Ku
1Lu
1Mu
1Nu
1Ou
1Pu
1Qu
1Ru
1Su
1Tu
1Uu
1Vu
1Wu
1Xu
1Yu
1Zu
1[u
1\u
1]u
1^u
1_u
1`u
1au
1bu
1cu
1du
1eu
1fu
1gu
1hu
1iu
1ju
1ku
1lu
1mu
1nu
1ou
1pu
1qu
1ru
1su
1tu
1uu
1vu
1wu
1xu
1yu
1zu
1{u
1|u
1}u
1~u
1!v
1"v
1#v
1$v
1%v
1&v
1'v
1(v
1)v
1*v
1+v
1,v
1-v
1.v
1/v
10v
11v
12v
13v
14v
15v
16v
17v
18v
19v
1:v
1;v
1<v
1=v
1>v
1?v
1@v
1Av
1Bv
1Cv
1Dv
1Ev
1Fv
1Gv
1Hv
1Iv
1Jv
1Kv
1Lv
1Mv
1Nv
1Ov
1Pv
1Qv
1Rv
1Sv
1Tv
1Uv
1Vv
1Wv
1Xv
1Yv
1Zv
1[v
1\v
1]v
1^v
1_v
1`v
1av
1bv
1cv
1dv
1ev
1fv
1gv
1hv
1iv
1jv
1kv
1lv
1mv
1nv
1ov
1pv
1qv
1rv
1sv
1tv
1uv
1vv
1wv
1xv
1yv
1zv
1{v
1|v
1}v
1~v
1!w
1"w
1#w
1$w
1%w
1&w
1'w
1(w
1)w
1*w
1+w
1,w
1-w
1.w
1/w
10w
11w
12w
13w
14w
15w
16w
17w
18w
19w
1:w
1;w
1<w
1=w
1>w
1?w
1@w
1Aw
1Bw
1Cw
1Dw
1Ew
1Fw
1Gw
1Hw
1Iw
1Jw
1Kw
1Lw
1Mw
1Nw
1Ow
1Pw
1Qw
1Rw
1Sw
1Tw
1Uw
1Vw
1Ww
1Xw
1Yw
1Zw
1[w
1\w
1]w
1^w
1_w
1`w
1aw
1bw
1cw
1dw
1ew
1fw
1gw
1hw
0iw
1jw
1kw
1lw
1mw
1nw
1ow
1pw
1qw
1rw
1sw
1tw
1uw
1vw
1ww
1xw
1yw
1zw
1{w
1|w
1}w
1~w
1!x
1"x
1#x
1$x
1%x
1&x
1'x
1(x
1)x
1*x
1+x
1,x
1-x
1.x
1/x
10x
11x
12x
13x
14x
15x
16x
17x
18x
19x
1:x
1;x
1<x
1=x
1>x
1?x
1@x
1Ax
1Bx
1Cx
1Dx
1Ex
1Fx
1Gx
1Hx
1Ix
1Jx
1Kx
1Lx
1Mx
1Nx
1Ox
1Px
1Qx
1Rx
1Sx
1Tx
1Ux
1Vx
1Wx
1Xx
1Yx
1Zx
1[x
0\x
1]x
1^x
1_x
1`x
1ax
1bx
1cx
1dx
1ex
1fx
1gx
1hx
1ix
1jx
1kx
1lx
1mx
1nx
1ox
1px
1qx
1rx
1sx
1tx
1ux
1vx
1wx
1xx
1yx
1zx
1{x
1|x
1}x
1~x
1!y
1"y
1#y
1$y
1%y
1&y
1'y
1(y
1)y
1*y
1+y
1,y
1-y
1.y
1/y
10y
11y
12y
13y
14y
15y
16y
17y
18y
19y
1:y
1;y
1<y
1=y
1>y
1?y
1@y
1Ay
1By
1Cy
1Dy
1Ey
1Fy
1Gy
1Hy
1Iy
1Jy
1Ky
1Ly
1My
1Ny
1Oy
1Py
1Qy
1Ry
1Sy
1Ty
1Uy
1Vy
1Wy
1Xy
1Yy
1Zy
1[y
1\y
1]y
1^y
1_y
1`y
1ay
1by
1cy
1dy
1ey
1fy
1gy
1hy
1iy
1jy
1ky
1ly
1my
1ny
1oy
1py
1qy
1ry
1sy
1ty
1uy
1vy
1wy
1xy
1yy
1zy
1{y
1|y
1}y
1~y
1!z
1"z
1#z
1$z
1%z
1&z
1'z
1(z
1)z
1*z
1+z
1,z
1-z
1.z
1/z
10z
11z
12z
13z
14z
15z
16z
17z
18z
19z
1:z
1;z
1<z
1=z
1>z
1?z
1@z
1Az
1Bz
1Cz
1Dz
1Ez
1Fz
1Gz
1Hz
1Iz
1Jz
1Kz
1Lz
1Mz
1Nz
1Oz
1Pz
1Qz
1Rz
1Sz
1Tz
1Uz
1Vz
1Wz
1Xz
1Yz
1Zz
1[z
1\z
1]z
1^z
1_z
1`z
1az
1bz
1cz
1dz
1ez
1fz
1gz
1hz
1iz
1jz
1kz
1lz
1mz
1nz
1oz
1pz
1qz
1rz
1sz
1tz
1uz
1vz
1wz
1xz
1yz
1zz
1{z
1|z
1}z
1~z
1!{
1"{
1#{
1${
1%{
1&{
1'{
1({
1){
1*{
1+{
1,{
1-{
1.{
1/{
10{
11{
12{
13{
14{
15{
16{
17{
18{
19{
1:{
1;{
1<{
1={
1>{
1?{
1@{
1A{
1B{
1C{
1D{
1E{
1F{
1G{
1H{
1I{
1J{
1K{
1L{
1M{
1N{
1O{
1P{
1Q{
1R{
1S{
1T{
1U{
1V{
1W{
1X{
1Y{
1Z{
1[{
1\{
1]{
1^{
1_{
1`{
1a{
1b{
1c{
1d{
1e{
1f{
1g{
1h{
1i{
1j{
1k{
1l{
1m{
1n{
1o{
1p{
1q{
1r{
1s{
1t{
1u{
1v{
1w{
1x{
1y{
1z{
1{{
1|{
1}{
1~{
1!|
1"|
1#|
1$|
1%|
1&|
1'|
1(|
1)|
1*|
1+|
1,|
1-|
1.|
1/|
00|
11|
12|
13|
14|
15|
16|
17|
18|
19|
1:|
1;|
1<|
1=|
1>|
1?|
1@|
1A|
1B|
1C|
1D|
1E|
1F|
1G|
1H|
1I|
1J|
1K|
1L|
1M|
1N|
1O|
1P|
1Q|
1R|
1S|
1T|
1U|
1V|
1W|
1X|
1Y|
1Z|
1[|
1\|
1]|
1^|
1_|
1`|
1a|
1b|
1c|
1d|
1e|
1f|
1g|
1h|
1i|
1j|
1k|
1l|
1m|
1n|
1o|
1p|
1q|
1r|
1s|
1t|
1u|
1v|
1w|
1x|
1y|
1z|
1{|
1||
1}|
1~|
1!}
1"}
0#}
1$}
1%}
1&}
1'}
1(}
1)}
1*}
1+}
1,}
1-}
1.}
1/}
10}
11}
12}
13}
14}
15}
16}
17}
18}
19}
1:}
1;}
1<}
1=}
1>}
1?}
1@}
1A}
1B}
1C}
1D}
1E}
1F}
1G}
1H}
1I}
1J}
1K}
1L}
1M}
1N}
1O}
1P}
1Q}
1R}
1S}
1T}
1U}
1V}
0W}
1X}
1Y}
1Z}
1[}
1\}
1]}
0^}
0_}
0`}
1a}
1!
1"
0)
0p
$end
#20000
0!
0H"
0%'
#40000
1!
1H"
1%'
1J(
1O6
1TS
0gV
0pa
08e
1n.
1S6
0)'
15'
0<'
0_P
1SP
1oP
0>T
1vU
1yU
0xU
1CV
0la
04e
1b&
1]P
1~.
1c6
12'
0r'
1uQ
1:'
0I'
1,(
04(
1@(
0g4
0n8
0C@
0nG
0+(
0H(
0a(
1k(
1,3
1z5
0J6
1A;
1pB
1>J
0xP
0yP
0tU
1`$
1uU
0R\
0X[
0aZ
1/X
0KX
00`
0dY
1;W
1UW
1rW
1+]
11\
1VX
1T_
0WW
1YW
0qW
1$^
0wa
0BV
1=T
0k`
0\a
0$e
10!
0[&
1\&
1uP
1vP
1`/
1E7
1='
0\+
0_,
0_-
0_.
0a/
0d0
1e1
0}2
0M4
0d5
0,6
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
1`L
0zM
13O
15P
0m0
1-(
1H(
0,(
0I(
1#6
0sU
0B$
1A$
0HX
1qW
0UW
0$}
0Gz
1\x
0qv
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1ya
1AT
01|
19e
1Ad
1-f
1vg
1jh
0va
0Nc
0Bd
0\!
1[!
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0+%
1a/
1F7
1>'
19)
1f(
1](
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
0f1
1b4
1w5
1{5
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
0aL
1kL
04O
06P
1I(
0-(
1{P
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
1#}
10|
0ua
0Mc
0Ad
0K"
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0W%
09&
1V%
18&
1g$
1i$
0,
0;(
0=(
0A(
0D(
0b/
046
0?6
0A6
0F6
1Y'
13'
1'3
03#
05$
14#
16$
1U#
1S#
1M
0L
1z!
0y!
1n
1l
1T%
16&
0V%
08&
1W%
19&
16#
18$
04#
06$
13#
15$
1O
0M
1L
1|!
0z!
1y!
#60000
0!
0H"
0%'
#80000
1!
1H"
1%'
1x5
1SS
0TS
1gV
0fV
0&V
0z5
0]P
1TP
1<'
1_P
0SP
0vU
0yU
1tU
1KX
0b&
1c&
1]P
0TP
1\P
0#6
0uP
0vP
0='
1J'
1+(
0k(
0,3
0D6
0A;
0pB
0>J
1xP
1yP
0rU
0tU
0`$
1_$
0\P
0uU
1R\
1X[
1aZ
10X
10`
1dY
0rW
0ta
1va
1sU
1HX
00!
1/!
1[&
1uP
1vP
1jP
1kP
1rU
0{P
0>'
1K'
1,(
0K6
0qU
0sU
1B$
0jP
0kP
1.X
0qW
0sa
1ua
1\!
1qU
0Y'
1`'
1-(
0N6
0T%
06&
06#
08$
0O
0|!
0U%
07&
1V%
18&
05#
07$
14#
16$
0N
1M
0{!
1z!
#100000
0!
0H"
0%'
#120000
1!
1H"
1%'
1((
1C6
1TS
0gV
09X
0yW
0+(
1D6
0&'
0''
1('
1+'
0.'
1j'
1_+
0_P
1SP
0oP
1>T
1vU
04V
0@V
17V
0DV
0FV
1GV
1hV
00X
1rW
1b&
0]P
1TP
0,(
1K6
1sQ
0tQ
0-'
02'
11'
0uP
1aP
1tP
0a+
0d/
1f/
0k1
0i5
006
0I7
1K7
0|9
0|>
0RA
0MF
0!I
0}M
0xP
0yP
1tU
1`$
1\P
1uU
1k^
1;]
12[
1A\
1;Z
1gX
08X
1BX
1}U
1e_
14^
0aW
1kW
1?Y
0?V
1sU
06V
1k`
1{U
0HV
0.X
1qW
10!
1W&
1*%
1uP
0aP
0vP
1jP
0rU
0-(
1N6
1/'
0J'
1\+
1_,
1_-
1_.
1d0
0e1
1}2
1M4
1d5
1,6
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
0`L
1zM
03O
05P
1h'
1/(
1~(
1f+
1f,
1g.
1$2
1=3
1T3
1i4
1$6
0)6
1N7
1e7
1"9
1#:
1::
1Q;
1h<
1~=
1:?
1T@
1jA
1#C
18D
1QE
1iF
1!H
19I
1OJ
1gK
1#M
19N
1h/
0qU
0sU
1<$
1L"
1L7
1kP
0[W
0:^
0U^
0s^
00_
0g\
0%]
0@]
0^]
07[
0R[
0n[
0+\
0J\
0%Z
0@Z
0\Z
0vZ
0PX
0Fa
0lX
09W
1H_
0GX
0P_
0j_
0*`
0E`
0:_
0EY
0*Y
0_Y
0pW
0|]
1$}
1Gz
0\x
1qv
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0ya
0AT
11|
09e
0-f
0vg
0jh
1ta
0l`
16!
1-
1/%
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
0)%
0jV
0(%
0-%
1vP
0K'
09)
0f(
0](
0"(
0$(
0'(
1f1
0b4
0w5
0{5
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
1aL
0kL
14O
16P
1i'
1k0
1f-
1g+
1g,
1h.
1%2
1>P
1?P
1=P
1U3
1j4
1)6
136
0*6
1f7
1#9
1;:
1R;
1i<
1!>
1;?
1;@
1U@
1kA
1$C
19D
1RE
1QF
1jF
0#H
1:I
1PJ
1GP
1HP
1hL
1$M
1AP
0BP
1:N
0EP
1K(
1i/
1S"
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
0M"
1M6
1M7
0@_
0ZW
1^}
0'a
1`}
0a}
0)a
0r^
0WS
0XS
0/a
00a
1YS
02a
0]]
03a
07a
08a
09a
0;a
0I\
0<a
0@a
0Aa
0Ba
0Da
0Ea
0Ka
1G_
0E_
0H_
0x`
0y`
0)`
0\}
0]}
0!a
09_
06_
0La
08_
0A_
0$a
0#}
00|
1sa
0N"
0I"
1'
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
0.
1#'
1U%
17&
0V%
08&
0,X
0B_
0/
0*
1u%
0`'
03'
0'3
0~.
0E7
0`/
0S6
0KP
1L*
0n.
0l0
0c6
0JP
1'2
1@P
0RP
1k4
1*6
0M6
1+6
1h7
0LP
1#>
0MP
0NP
1;D
1$H
0OP
1RJ
1IP
0PP
1CP
1FP
1k/
1d$
15#
17$
04#
06$
1M(
0k/
0k0
1O7
0=_
0"a
0%a
1o`
0*a
0-a
1p`
01a
05a
1q`
1r`
0>a
1s`
0Ia
0F_
1B_
0G_
0w`
1m`
0z`
0}`
1u`
1\a
1<T
14e
0]S
1t`
1la
1Bd
1Nc
1$e
1u#
1)
1N
0M
1{!
0z!
1w%
1M%
1J%
1H%
1G%
1E%
1D%
1C%
1B%
1@%
1?%
1>%
1=%
1R%
18%
1:%
1;%
19%
16%
08W
1A_
1=_
0<_
1V!
15%
0vP
1vQ
0+6
0QP
0L*
1V+
1s#
1["
1^"
1`"
1a"
1c"
1d"
1e"
1f"
1h"
1i"
1j"
1k"
1V"
1p"
1n"
1m"
1o"
1r"
0h.
1w)
0V+
0!)
0f-
0P7
0[S
1]S
1n`
1F_
1s"
1T!
1<"
1:"
19"
18"
17"
15"
14"
13"
12"
10"
1/"
1."
1-"
1+"
1*"
1("
1%"
1~!
17%
1O%
1N%
1L%
1K%
1I%
1F%
1A%
1<%
14%
05%
0"'
1Q%
1P%
1DY
18_
17_
1[S
0^S
19_
1="
06%
07%
1q"
1Y"
1Z"
1\"
1]"
1_"
1b"
1g"
1l"
1t"
0s"
0c$
1W"
1X"
0g,
1T)
0w)
1n.
1JP
0g+
0h7
1i8
1$:
0r"
0q"
1>"
0="
1;"
16"
11"
1,"
1)"
1'"
1&"
1$"
1#"
1""
1!"
0"
04%
1S%
0OX
0Ha
1Ia
1La
0u`
04e
1^S
0jS
16_
0<"
0;"
09%
08%
0t"
1U"
1~.
0T)
1l0
1S6
1KP
0#9
0;:
0;;
0R<
0o"
0p"
0>"
1}!
1[Z
1Ca
1Da
1Ea
0t`
0la
0<T
1jS
0$e
0:"
09"
0<%
0;%
0:%
1`/
1c6
0R;
0i<
0#>
1"?
1<@
0l"
0m"
0n"
0H\
0=a
1>a
1Aa
1Ba
0\a
0Bd
08"
07"
06"
0>%
0=%
1E7
1LP
0;?
0U@
0TA
0jB
0j"
0k"
1m[
1:a
1;a
1<a
0s`
0Nc
05"
04"
0A%
0@%
0?%
1MP
0kA
0$C
0;D
1:E
1RF
0g"
0h"
0i"
0\]
04a
15a
18a
19a
0r`
03"
02"
01"
0C%
0B%
1NP
0RE
0jF
0$H
0#I
0e"
0f"
1$]
11a
12a
13a
0q`
00"
0/"
0F%
0E%
0D%
0:I
0RJ
1QK
1iL
0IP
0b"
0c"
0d"
1*a
0q^
0,a
1-a
10a
0."
0-"
0,"
0I%
0H%
0G%
1OP
0$M
0#N
0;O
0CP
0FP
0_"
0`"
0a"
1"a
1%a
19^
1(a
1)a
0p`
0+"
0*"
0)"
0L%
0K%
0J%
1PP
0'2
1&3
1<O
0@P
0\"
0]"
0^"
1z`
0|`
0(`
1}`
0o`
0("
0'"
0&"
0O%
0N%
0M%
1QP
0U3
0k4
0Y"
0Z"
0["
1w`
1y`
0n`
0%"
0$"
0#"
0Q%
0P%
1RP
0vQ
0W"
0X"
0m`
0""
0!"
0R%
1vP
0V"
0~!
0S%
1"'
0U"
1c$
0}!
1"
#140000
0!
0H"
0%'
#160000
1!
1H"
1%'
1RS
0TS
1gV
0eV
0\P
1UP
0_+
1_P
0SP
1oP
0>T
0vU
14V
1rU
0b&
1d&
1]P
0TP
1ZP
0jP
1a+
1d/
0f/
1k1
1i5
106
1I7
0K7
1|9
1|>
1RA
1MF
1!I
1}M
1xP
0pU
0tU
0`$
1^$
1\P
0UP
0uU
0k^
0;]
02[
0A\
0;Z
0gX
18X
0BX
0}U
0e_
04^
1aW
0kW
0?Y
1qU
00!
1.!
0W&
0uP
1aP
1gP
0rU
0kP
0h/
1yP
0ZP
0oU
1sU
0<$
0L7
1bP
1pU
1[W
06!
0vP
1hP
1jV
0K(
0i/
1M6
0M7
1@_
1ZW
1,X
0B_
0u%
0M(
0O7
1k/
0JP
0k/
1k0
0=_
18W
1<_
0u#
0w%
0A_
1=_
1u`
0V!
15%
1h.
1!)
1f-
1P7
1h,
0~.
0l0
0E7
0s#
0KP
0h,
1l/
1Nc
1<T
1$e
0:T
0DY
08_
07_
09_
1s"
0T!
17%
0;T
1:T
1t`
1="
16%
07%
1g,
1C*
0n.
0l/
0c6
1g+
1h7
0i8
0$:
0`/
1q"
0LP
1Bd
1OX
1Ha
0Ia
0La
1\a
1;T
14e
0/T
06_
1r"
0q"
1;"
19%
18%
1s`
1<"
0;"
0C*
1L*
0S6
1#9
1;:
1;;
1R<
1o"
1p"
0MP
0[Z
0Ca
0Da
0Ea
1la
0]S
1/T
1:"
19"
1<%
1;%
1:%
1r`
1R;
1i<
1#>
0"?
0<@
1l"
1m"
1n"
0NP
1H\
1=a
0>a
0Aa
0Ba
18"
17"
16"
1>%
1=%
1q`
1;?
1U@
1TA
1jB
1j"
1k"
0OP
0m[
0:a
0;a
0<a
15"
14"
1A%
1@%
1?%
1p`
1kA
1$C
1;D
0:E
0RF
1g"
1h"
1i"
0PP
1\]
14a
05a
08a
09a
13"
12"
11"
1C%
1B%
1o`
1RE
1jF
1$H
1#I
1e"
1f"
0QP
0$]
01a
02a
03a
10"
1/"
1F%
1E%
1D%
1n`
1:I
1RJ
0QK
0iL
1IP
1b"
1c"
1d"
0RP
0*a
1q^
1,a
0-a
00a
1."
1-"
1,"
1I%
1H%
1G%
1m`
1$M
1#N
1;O
1CP
1FP
1_"
1`"
1a"
0hP
1kP
1vP
0"a
0%a
09^
0(a
0)a
1+"
1*"
1)"
1L%
1K%
1J%
0"'
1'2
0&3
0<O
1@P
1\"
1]"
1^"
0z`
1|`
1(`
0}`
0c$
1("
1'"
1&"
1O%
1N%
1M%
0"
1U3
1k4
1Y"
1Z"
1["
0w`
0y`
1%"
1$"
1#"
1Q%
1P%
1vQ
1W"
1X"
1""
1!"
1R%
1V"
1~!
1S%
1U"
1}!
#180000
0!
0H"
0%'
#200000
1!
1H"
1%'
1TS
0gV
1&'
1''
0('
1)'
0+'
1.'
05'
1;'
0<'
0j'
0_P
1SP
1^P
1wP
0AV
0@T
1vU
1@V
1yU
0IX
1xU
07V
1DV
0CV
1FV
0GV
0hV
1b&
0]P
1TP
0sQ
1tQ
1-'
1r'
0uQ
0/'
01'
1q'
0:'
1A'
0G(
0K6
1&(
1>)
1"6
196
0D6
1m=
1@E
1pL
1uP
0aP
0tP
0yP
1tU
1`$
0\P
1UP
1?V
0sU
0[^
0d]
0+Z
10X
02X
0JX
0/Y
0sW
1.X
1VW
0ra
1wa
0j`
16V
1l`
1BV
0=T
0{U
1HV
10!
1.%
0[&
1]&
0\&
0*%
0uP
0vP
1jP
0bP
1rU
0q'
1M*
0h'
0/(
0~(
0f+
0f,
0g.
0$2
0=3
0T3
0i4
0)6
036
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0:?
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
0a/
0,6
0N6
1,(
1#6
1ZP
0qU
1sU
1T"
0B$
1@$
0A$
0L"
0jP
0kP
0gP
0pU
0HX
0qW
1ya
1Ad
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1J\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
1E_
1H_
1P_
1j_
1*`
1E`
1:_
1EY
1*Y
1_Y
1pW
1|]
1j`
1(
0\!
0[!
1Z!
0-
0/%
0#'
1)%
1oU
1qU
1(%
1-%
1+%
1a/
1,6
0i'
0k0
0f-
0g+
0g,
0h.
0%2
0?P
0=P
0U3
0j4
0*6
0M6
0f7
0#9
0;:
0R;
0i<
0!>
0;?
0;@
0U@
0kA
0$C
09D
0RE
0QF
0jF
1#H
0:I
0PJ
0HP
0hL
0$M
1BP
0:N
1EP
1;(
1=(
1A(
1D(
1b/
1w5
1{5
1-(
1{P
1gP
1hP
0S"
0d$
1M"
0oU
0^}
1'a
0`}
1)a
1r^
1WS
1/a
10a
0YS
12a
1]]
13a
17a
18a
19a
1;a
1I\
1<a
1@a
1Aa
1Ba
1Da
1Ea
1Ka
1B_
1G_
1x`
1y`
1)`
1\}
1!a
19_
16_
1La
18_
1A_
1$a
0ya
0Ad
1N"
1I"
1K"
0'
0)
1.
0U%
07&
1/
1,
1*
0;(
0=(
0A(
0D(
0b/
0w5
0{5
1S6
0L*
1n.
1l0
0'2
0>P
0k4
1+6
1JP
0h7
0#>
0;D
0$H
0RJ
0GP
0AP
0FP
05#
07$
1"a
1a}
1XS
1-a
11a
15a
1>a
1Ia
0u`
0F_
1w`
1]}
1}`
0<T
04e
1]S
0la
0N
0{!
1T%
16&
1V%
18&
0M%
0J%
0H%
0G%
0E%
0D%
0C%
0B%
0@%
0?%
0>%
0=%
05%
0R%
08%
0:%
0;%
09%
06%
1c6
0M*
1~.
1m0
0@P
0vQ
1KP
0IP
0CP
16#
18$
14#
16$
0["
0^"
0`"
0a"
0c"
0d"
0e"
0f"
0h"
0i"
0j"
0k"
0s"
0V"
0p"
0n"
0m"
0o"
0r"
1%a
1*a
0t`
1z`
0$e
0\a
1O
1M
1|!
1z!
0="
0<"
0:"
09"
08"
07"
05"
04"
03"
02"
00"
0/"
0."
0-"
0+"
0*"
0("
0%"
0~!
0O%
0K%
0I%
0F%
0A%
0<%
14%
0P%
1E7
1`/
1LP
0Y"
0]"
0_"
0b"
0g"
0l"
1t"
0X"
0s`
0Bd
0Nc
1>"
06"
01"
0,"
0)"
0'"
0#"
0""
0N%
0L%
0S%
0Q%
1MP
0Z"
0\"
0U"
0W"
0r`
0&"
0$"
0!"
0}!
1NP
0q`
1OP
0p`
1PP
0o`
1QP
0n`
#220000
0!
0H"
0%'
#240000
1!
1H"
1%'
1.(
0O6
1QS
0RS
0SS
0TS
1|P
0i`
1gV
1fV
1eV
0dV
1pa
0Lc
1q/
0S6
0,'
0ZP
1VP
1qP
1\P
0UP
1]P
0TP
0)'
1<'
1_P
0SP
0oP
1"Q
0e`
1>T
0vU
0yU
1CV
0tU
0rU
0mU
1pU
1EV
1la
0Hc
0b&
0c&
0d&
1e&
0]P
0\P
1ZP
0VP
1WP
1#0
0c6
0gP
0hP
1jP
1kP
1uP
1vP
12'
0r'
1uQ
0H(
1a(
0>)
0"6
096
1D6
1J6
0m=
0@E
0pL
0xP
1`P
1yP
0qP
12Q
0lU
0pU
1rU
1tU
0`$
0_$
0^$
1]$
0WP
0\b
1mU
1uU
1[^
1d]
1+Z
0/X
00X
12X
1JX
1/Y
0;W
1UW
0BV
1=T
0k`
0sU
0qU
1oU
1\a
08c
00!
0/!
0.!
1-!
1[&
0vP
0jP
0kP
1gP
1hP
1dP
1eP
1lU
1c0
0E7
1J'
0\+
0_,
0_-
0_.
0d0
1e1
0}2
0M4
0d5
0,6
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
1`L
0zM
13O
15P
0m0
0I(
1b(
0#6
1K6
1rQ
0kU
0oU
1qU
1B$
0dP
0eP
0za
0.X
1HX
0:W
0$}
0Gz
1\x
0qv
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1ya
1AT
01|
19e
1-f
1vg
1jh
0ta
1Nc
0:e
1\!
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
1kU
0+%
1d0
0F7
1^'
19)
1f(
1](
1"(
1$(
1'(
0f1
1b4
1w5
1{5
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
0aL
1kL
04O
06P
1c(
0{P
1N6
1,6
0V#
1U#
0T#
1S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
0ya
1#}
10|
1Mc
09e
0K"
0o
1n
0m
1l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
1f$
0W%
09&
0g$
1h$
0,
0"(
0$(
0'(
146
1?6
1A6
1F6
13'
1'3
0w5
0{5
1V#
03#
05$
0U#
1T#
1o
0n
1m
0L
0y!
1U%
17&
0T%
06&
1X%
1:&
15#
17$
06#
08$
12#
14$
0O
1N
1K
0|!
1{!
1x!
#260000
0!
0H"
0%'
#280000
1!
1H"
1%'
1C(
1^(
1}5
1G6
1TS
0gV
06X
0"V
0CW
0_W
1G(
0a(
1"6
0J6
0&'
0''
0.'
17'
1c+
18?
0_P
1SP
0^P
1lP
1oP
0wP
1AV
0>T
0;V
1@T
1vU
0L\
0|U
08V
17V
1GV
1hV
1/X
0JX
1;W
0VW
1b&
1]P
1H(
0b(
1#6
0K6
1sQ
0-'
02'
0tQ
18'
0d-
0d/
1f/
1g0
0k1
0i5
126
0|9
0P<
0RA
0!D
0!I
0OK
0;P
19?
1DR
0`P
1~(
1qP
0$6
0yP
0tU
1`$
1GX
0mU
0_Y
0YU
0K\
1@`
1b\
1;]
1h[
1A\
1qZ
1gX
0iV
1e_
14^
0{W
0aW
1kW
12W
0O_
1k`
1{U
0HV
1.X
0HX
1:W
0UW
10!
0.%
13%
1X&
1vP
1I(
0c(
1{P
0N6
1q'
1/(
1L(
0~(
1$6
1\+
1_,
1_-
1_.
0e1
1}2
1M4
1d5
1F7
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
0`L
1zM
03O
05P
1='
0A'
0J'
1K'
1h/
1j0
1f-
0T"
1O"
1;$
08_
0kV
0[W
0sa
1ta
1ra
0va
1$}
1Gz
0\x
1qv
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0Mc
0AT
11|
0-f
0vg
0jh
0GX
1_Y
0TW
0pW
0j`
0(
1#
15!
1t%
0)%
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
0(%
0-%
0\+
0_,
0_.
0a/
0d0
0}2
0M4
0d5
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
0zM
0f-
1)6
136
09)
0f(
0](
0b4
046
0?6
0A6
0F6
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
0kL
1>'
0K'
0^'
1~'
1K(
1M(
1k/
1h+
0n.
0c0
0l0
0JP
02Q
1v#
0M"
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
1\b
1u`
1<T
1:e
14e
04T
0=_
0<_
0ZW
1sa
0ua
0E_
0H_
18_
1\x
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1AT
19e
1Ad
1-f
1jh
0N"
0I"
1W!
0.
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
19%
1v%
0U%
07&
1T%
16&
0X%
0:&
1W%
19&
0/
0*
19)
1](
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
1b4
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
1kL
0_-
1n.
1c0
12Q
1*6
1M6
1U'
0~'
1h.
0h+
1h,
1a/
0q/
0"Q
0~.
0KP
0rQ
1o"
1t#
05#
07$
16#
18$
02#
04$
13#
15$
1za
1t`
1$e
1e`
1Hc
0Ad
0:T
14T
09_
0B_
0G_
0\b
0:e
04e
1vg
19"
1U!
1O
0N
1L
0K
1|!
0{!
1y!
0x!
17%
1w%
09%
1f(
1rQ
0+6
1F7
1\*
0h,
1_.
0n.
0c0
0;(
0=(
0A(
0D(
0b/
0#0
02Q
0`/
0LP
1q"
1s#
0o"
1s`
1Bd
1\b
18c
1:e
14e
0-f
1:T
06T
0Mc
1F_
0za
1;"
09"
1T!
18%
15%
0,6
1RP
046
0?6
0A6
0F6
0](
0rQ
0MP
1p"
1s"
1r`
1za
0m`
1ya
1="
1:"
04%
1w5
1{5
0NP
0t"
1q`
0>"
1"'
0OP
1c$
1p`
1"
0PP
1o`
0QP
1n`
0RP
1m`
0"'
0c$
0"
#300000
0!
0H"
0%'
#320000
1!
1H"
1%'
1:(
1W(
1>6
1SS
0TS
1gV
0fV
0<X
0IW
0eW
1c.
1K7
0]P
1TP
10'
07'
0<'
1j'
1^+
1_P
0SP
1[P
1^P
1iP
1wP
0AV
0T}
0@T
0>V
0vU
03V
0@V
1yU
18V
0:V
1tU
08X
0EW
0b&
1c&
1]P
0TP
1\P
0vP
11'
1[(
1>)
196
1m=
1@E
1pL
1tP
0a+
0c.
0I7
0|>
0MF
0}M
1jP
1`P
1yP
0rU
0tU
0`$
1_$
0\P
0qU
1k^
12[
1;Z
1BX
1EW
1?Y
0?V
0[^
0d]
0+Z
02X
0/Y
0<W
06V
00!
1/!
1.%
10%
1V&
0[&
1vP
0jP
1bP
1kP
1aP
1rU
1h'
0/(
0L(
1~(
1f+
1f,
1g.
1$2
1=3
1T3
1i4
0$6
0)6
1N7
1e7
1"9
1#:
1::
1Q;
1h<
1~=
1:?
1T@
1jA
1#C
18D
1QE
1iF
1!H
19I
1OJ
1gK
1#M
19N
1L6
1qU
1T"
1R"
1=$
0B$
0kP
0gP
1cP
0-X
0:^
0U^
0s^
00_
0g\
0%]
0@]
0^]
07[
0R[
0n[
0+\
0J\
0%Z
0@Z
0\Z
0vZ
0PX
0Fa
0lX
09W
1H_
1GX
0P_
0j_
0*`
0E`
0:_
0EY
0*Y
0_Y
1TW
1pW
0|]
1(
1&
17!
0\!
1/%
1oU
1i'
0k/
1k0
0M(
1i/
1f-
1g+
1g,
0h.
1%2
1>P
1?P
1=P
1U3
1j4
1)6
0*6
1f7
1#9
1;:
1R;
1i<
1!>
1;?
1;@
1U@
1kA
1$C
19D
1RE
1QF
1jF
0#H
1:I
1PJ
1GP
1HP
1hL
1$M
1AP
0BP
1:N
0EP
0M6
1M7
1dP
1S"
0kU
0,X
1B_
1^}
0'a
1`}
0a}
0)a
0r^
0WS
0XS
0/a
00a
1YS
02a
0]]
03a
07a
08a
09a
0;a
0I\
0<a
0@a
0Aa
0Ba
0Da
0Ea
0Ka
1G_
0H_
0x`
0y`
0)`
0\}
0]}
0!a
19_
06_
0La
08_
0@_
1<_
0A_
1=_
0$a
1'
1f1
0a/
1d0
1h.
1_-
1\+
1_,
1?*
0\*
0_.
1'2
16P
1@P
1M4
1k4
1*6
1+6
1h7
1y9
14;
1K<
1a=
1#>
14@
1MA
1cB
1zC
1;D
1JF
1bG
1$H
12J
1RJ
1aL
1IP
1zM
14O
1CP
1FP
0F7
1M(
0k0
1O7
08W
1A_
0<_
1Mc
0"a
0%a
0\x
0*a
0-a
01a
0Bs
05a
0Nr
0yn
0>a
03m
0^i
0Ia
0F_
0G_
0w`
0z`
0#}
0}`
1-f
16T
0aS
0jh
0vg
09_
09e
1Ad
00|
05%
1M%
1J%
1H%
1G%
1E%
1D%
1C%
1B%
1@%
1?%
1>%
1=%
1R%
08%
1:%
1;%
19%
16%
07%
03'
1;(
1=(
1A(
1D(
1b/
0"(
0$(
0'(
1_.
0f(
09)
1](
1}2
0'3
1d5
1vQ
0+6
1,6
1a8
0z9
0<;
1y>
0>@
0kB
13E
0;E
1zH
1JK
0kL
146
1?6
1A6
1F6
0h.
1w)
0?*
1q/
0d0
1"Q
0!)
0f-
0P7
0s"
1["
1^"
1`"
1a"
1c"
1d"
1e"
1f"
1h"
1i"
1j"
1k"
1V"
0p"
1n"
1m"
1o"
1r"
0q"
1DY
18_
17_
0e`
19e
0Hc
1aS
0^S
19_
0iw
06t
0'n
0ya
1F_
0AT
0-f
0="
1<"
0;"
0:"
19"
18"
17"
15"
14"
13"
12"
10"
1/"
1."
1-"
1+"
1*"
1("
1%"
1~!
06%
1O%
1N%
1L%
1K%
1I%
1F%
1A%
1<%
14%
1Q%
1P%
18%
0](
0b4
0,6
0w5
0{5
0h=
0iG
09J
0_.
1"(
1$(
1'(
0g,
1T)
0w)
0_-
1n.
1JP
12Q
0g+
0h7
1i8
1$:
0r"
1Y"
1Z"
1\"
1]"
1_"
1b"
1g"
1l"
1t"
1W"
1X"
1p"
0OX
0Ha
1Ia
1La
0\b
0u`
04e
1vg
1^S
0jS
16_
1-f
1ya
1>"
0<"
1:"
16"
11"
1,"
1)"
1'"
1&"
1$"
1#"
1""
1!"
09%
08%
04%
1S%
1w5
1{5
1](
0_,
1f(
1~.
0T)
0\+
1#0
1l0
1rQ
0a8
1KP
0#9
0;:
0;;
0R<
0o"
0p"
0t"
1U"
1[Z
1Ca
1Da
1Ea
0t`
0za
0<T
08c
1jh
1jS
0$e
0>"
0:"
09"
1}!
0<%
0;%
0:%
1`/
19)
1c0
0y9
04;
0R;
0i<
0#>
1"?
1<@
0l"
0m"
0n"
0H\
0=a
1>a
1Aa
1Ba
1^i
0:e
0Bd
08"
07"
06"
0>%
0=%
1z9
0K<
0a=
1LP
0y>
0;?
0U@
0TA
0jB
0j"
0k"
1m[
1:a
1;a
1<a
1'n
0s`
13m
05"
04"
0A%
0@%
0?%
1<;
1h=
04@
0MA
1MP
0kA
0$C
0;D
1:E
1RF
0g"
0h"
0i"
0\]
04a
15a
18a
19a
0r`
1yn
03"
02"
01"
0C%
0B%
1>@
0cB
0zC
03E
1NP
0RE
0jF
0$H
0#I
0e"
0f"
1$]
11a
12a
13a
0q`
1Nr
00"
0/"
0F%
0E%
0D%
1kB
0JF
0bG
0zH
0:I
0RJ
1QK
1iL
0IP
0b"
0c"
0d"
1*a
0q^
0,a
1-a
10a
16t
1Bs
0."
0-"
0,"
0I%
0H%
0G%
1;E
1iG
02J
1OP
0JK
0aL
0$M
0#N
0;O
0CP
0FP
0_"
0`"
0a"
1"a
1%a
19^
1(a
1)a
1iw
0p`
0+"
0*"
0)"
0L%
0K%
0J%
19J
0zM
1PP
04O
0f1
0'2
1&3
1<O
0@P
0\"
0]"
0^"
1z`
0|`
0(`
1}`
10|
0o`
1\x
0("
0'"
0&"
0O%
0N%
0M%
1kL
13'
0}2
1QP
0U3
0k4
06P
0Y"
0Z"
0["
1#}
1w`
1y`
0n`
0%"
0$"
0#"
0Q%
0P%
0M4
0d5
1RP
0vQ
1'3
0W"
0X"
0m`
1AT
0""
0!"
0R%
1b4
0V"
0~!
0S%
1"'
0U"
1c$
0}!
1"
#340000
0!
0H"
0%'
#360000
1!
1H"
1%'
0:(
0W(
0>6
1TS
0gV
1<X
1IW
1eW
0[(
0D6
1''
1('
1.'
00'
04'
0;'
0e'
10(
0^+
0c+
08?
0_P
1SP
1YP
0^P
1fP
0lP
0oP
0wP
1zP
0zU
1AV
1>T
1;V
0=V
1@T
0?T
1vU
1L\
1|U
13V
0U}
15V
1IX
1W}
1:V
07V
0FV
0GV
10X
1<W
1b&
0]P
1TP
1tQ
0*'
01'
08'
1?'
0U'
1I'
0&(
14(
0@(
1k(
1,3
1g4
1n8
1A;
1C@
1pB
1nG
1>J
0,(
0H(
1M)
0#6
1K6
1|=
1OE
1!M
0K(
0i/
0j0
1a+
0h/
1I7
0K7
1|>
1MF
1}M
1d-
1d/
0f/
0g0
1k1
1i5
026
1|9
1P<
1RA
1!D
1!I
1OK
1;P
09?
0DR
1gP
0`P
0qP
0yP
0-(
1/(
0I(
1L(
1$6
0{P
1tU
1`$
1\P
0GX
0TW
0pW
1mU
0oU
1YU
1K\
0@`
0b\
0;]
0h[
0A\
0qZ
0gX
1iV
0e_
04^
1{W
1aW
0kW
02W
0k^
02[
0;Z
18X
0BX
1[W
0?Y
1kV
1@_
1ZW
0W^
0`]
0'Z
0.X
1HX
0+Y
1UW
1qW
0R\
0+]
0X[
01\
0aZ
0VX
0T_
00`
0dY
1WW
0YW
1sW
0$^
1O_
16V
1M_
10!
0.%
03%
11%
0X&
0V&
0Y&
0^&
0]&
0vP
0aP
0rU
1n'
1kP
1vP
0h'
0~(
0f,
0g.
0$2
0=3
0T3
0i4
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
0='
1m'
1%6
0'6
1f'
1H(
1z(
1;3
1~8
1P;
1R@
1!C
1}G
1MJ
0/(
0L(
0f+
0$6
0L6
1h/
1":
0:?
1k/
1i/
0)6
036
0M7
0T"
0O"
1Q"
0;$
0=$
0:$
0?$
0@$
1,X
1E_
1H_
0@_
0=_
1J\
0WX
0[W
1-X
1GX
1*Y
1TW
1pW
02_
0']
0T[
0-\
0]Z
0RX
0,`
0`Y
0UW
0~]
1J_
0L_
0?_
1va
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
1P_
1j_
1*`
1E`
1:_
1EY
1_Y
1|]
0D_
0(
1%
0#
07!
05!
04!
0Z!
0Y!
0T%
06&
0W%
09&
0V%
08&
0t%
0v%
0w%
1)%
1$'
0i'
1!)
1P7
0%2
0&3
0<O
0?P
0=P
0j4
0f7
1;;
1R<
0!>
0"?
0<@
1TA
1jB
09D
0:E
0RF
0QF
1#H
1#I
0PJ
0QK
0iL
0HP
0hL
1#N
1BP
0:N
1;O
1EP
0>'
0>P
0AP
0DP
0GP
0i8
0$:
1)6
0i/
0;@
1h,
0~.
1a/
0q/
0l0
0JP
0"Q
0*6
0M(
0k/
0O7
06#
08$
03#
05$
04#
06$
0v#
0t#
0s#
1M"
18W
1=_
1<_
1G_
1e`
1u`
1<T
1Hc
0Ad
1$e
0:T
1I\
1@_
0H_
1OX
1Ha
1XS
1_}
1a}
1]}
1ua
0^}
09^
1'a
0`}
0(a
1r^
1WS
1q^
1,a
1/a
0$]
0YS
1]]
1\]
14a
17a
0m[
0:a
1H\
1=a
1@a
0[Z
0Ca
1Ka
1x`
1)`
1\}
1|`
1(`
1!a
0DY
07_
1$a
1e$
0O
0M
0L
0|!
0z!
0y!
0W!
0U!
0T!
1.
17%
1p
0?'
1*6
0`/
0;(
0=(
0A(
0D(
0b/
0#0
0KP
02Q
1+6
0h,
1~.
0a/
1q/
1l0
1JP
1"Q
1q"
0e`
0u`
0<T
0Hc
1Ad
0$e
1:T
0F_
1\b
1t`
18c
1Bd
0G_
1;"
07%
0+6
0c0
0LP
0rQ
1,6
0RP
1`/
1;(
1=(
1A(
1D(
1b/
1#0
1KP
12Q
0q"
0\b
0t`
08c
0Bd
1m`
0ya
1za
1s`
1:e
1F_
0;"
14%
1RP
0MP
0,6
0w5
0{5
1c0
1LP
1rQ
1t"
0za
0s`
0:e
1ya
1r`
0m`
1>"
0"'
04%
0NP
1w5
1{5
1MP
0c$
0t"
0r`
1q`
0"
0>"
1"'
0OP
1NP
1c$
0q`
1p`
1"
0PP
1OP
0p`
1o`
0QP
1PP
0o`
1n`
0RP
1QP
0n`
1m`
1RP
0m`
0"'
0c$
0"
1"'
1c$
1"
#380000
0!
0H"
0%'
#400000
1!
1H"
1%'
1RS
0TS
1gV
0eV
1k'
0\P
1UP
1jP
0bP
0''
0.'
10'
14'
1;'
1<'
1e'
00(
1^+
1_+
18?
1_P
0SP
0iP
1lP
1oP
0zP
1zU
0>T
0;V
1T}
0vU
0L\
04V
03V
1U}
05V
0yU
0IX
0W}
0:V
17V
1GV
0qU
1rU
0U_
0b&
1d&
1]P
0TP
0gP
0ZP
1VP
0jP
1*'
0tQ
11'
18'
0n'
1A'
0I'
04(
1@(
0g4
0n8
0C@
0nG
1YR
1&(
0k(
0>)
0,3
096
1D6
0A;
0m=
0pB
0@E
0>J
0pL
1OR
0f'
0z(
0M)
0;3
1#6
0K6
0~8
0P;
0|=
0R@
0!C
0OE
0}G
0MJ
0!M
1^R
1wR
1K(
1i/
1j8
1#:
0d-
0":
0P<
0!D
0OK
0;P
1hR
0a+
0d/
1f/
0k1
0i5
006
0I7
1K7
0|9
0|>
0RA
0MF
0!I
0}M
1mR
19?
1DR
1xP
0kP
1rP
1qP
1g'
1I(
1L(
1{(
1~(
1N)
1f+
1<3
1L6
1N6
1!9
1Q;
1S;
1}=
1S@
1"C
1PE
1~G
1NJ
1"M
1pU
1oU
0tU
0`$
1^$
1WP
1\P
0UP
0V^
01_
0&]
0_]
0S[
0,\
0&Z
0\Z
0QX
0-X
0+`
0*Y
0_Y
0TW
0}]
0mU
0uU
0YU
0K\
1k^
1;]
12[
1A\
1;Z
1gX
08X
1BX
1}U
1e_
14^
0aW
1kW
1?Y
1@`
1b\
1h[
1qZ
1WX
12W
0PX
0Ga
0@_
0ZW
1W^
12_
1']
1`]
1T[
1-\
1'Z
1]Z
1RX
1.X
0HX
1,`
1+Y
1`Y
1~]
1[^
1R\
1d]
1X[
1+Z
1aZ
00X
12X
10`
1/Y
1dY
0sW
1+]
11\
1VX
1T_
0WW
1YW
1$^
0ra
1D_
0O_
06V
0M_
1qU
00!
1.!
13%
00%
1W&
1V&
1Y&
1^&
1[&
1]&
0uP
1aP
1gP
0cP
0rU
0lU
0hP
0OR
0YR
0^R
0hR
0mR
0wR
1/(
0L(
1f,
1g.
1$2
1T3
1i4
1N7
1e7
1::
1h<
1jA
18D
1iF
19I
1gK
19N
1='
0A'
1o'
0%6
1,(
0g'
0{(
0N)
0<3
1{P
0N6
0!9
0S;
0}=
0S@
0"C
0PE
0~G
0NJ
0"M
1#9
0j8
1:?
1yP
0rP
1M(
0i/
1f-
1g+
1M6
0#:
1R;
1ZP
0VP
0oU
1sU
1O"
0R"
1<$
1=$
1:$
1?$
1B$
1@$
1L7
1eP
1kP
1bP
0pU
0Ba
1PX
0B_
0La
08_
1@_
0<_
0J\
1Ga
0Ea
1V^
11_
1&]
1_]
1S[
1,\
1&Z
1QX
1+`
1}]
0qW
1L_
0C_
1ra
0va
0:^
0s^
0g\
0@]
07[
0n[
0@Z
0vZ
0lX
09W
0P_
0j_
0E`
0:_
0EY
1TW
0pW
0&
1#
17!
16!
14!
1\!
1Z!
1Y!
1m%
1O&
1k%
1M&
1i%
1K&
1g%
1I&
1e%
1G&
1c%
1E&
1a%
1C&
1_%
1A&
1]%
1?&
1U%
17&
1q%
1S&
1[%
1=&
1Y%
1;&
1W%
19&
1o%
1Q&
1}%
1w%
0)%
0WP
0jV
0$'
0M(
1i/
1%2
1j4
1k5
1f7
19D
0#H
1hL
1:N
1>'
0g+
0f-
0M6
0R;
1-(
0/(
1h'
1=3
1"9
1#:
1~=
1T@
1#C
1QE
1!H
1OJ
1#M
1y9
0#9
1;@
1_-
0n.
0c0
02Q
1g)
1\+
0`/
0#0
0l0
0KP
0rQ
1F7
0JP
1K<
0LP
1hP
1cP
1lU
1{"
1}#
1}"
1!$
1!#
1#$
1##
1%$
1%#
1'$
1'#
1)$
1)#
1+$
1+#
1-$
1-#
1/$
15#
17$
1w"
1y#
1/#
11$
11#
13$
13#
15$
1y"
1{#
1m#
1s#
0M"
1M7
1s`
03m
1u`
0Mc
1za
1t`
1<T
18c
1Bd
0jh
0xS
1\b
1:e
14e
0vg
0I\
1Ea
0^i
0U^
00_
0%]
0^]
0R[
0+\
0%Z
0PX
0Fa
0*`
0|]
1pW
1Ba
1B_
18_
1La
0ua
0'a
0r^
1YS
07a
0Ka
0N_
0x`
0!a
0@_
1<_
0e$
1N
1L
1J
1H
1F
1D
1B
1@
1>
1<
1:
18
16
14
12
1{!
1y!
1w!
1u!
1s!
1q!
1o!
1m!
1k!
1i!
1g!
1e!
1c!
1a!
1_!
1T!
1N!
0.
1?%
15%
1;%
19%
0}%
1=%
0m%
0O&
0k%
0M&
0i%
0K&
0g%
0I&
0e%
0G&
0c%
0E&
0a%
0C&
0_%
0A&
0]%
0?&
0U%
07&
1T%
16&
0q%
0S&
0[%
0=&
0Y%
0;&
0o%
0Q&
0eP
0,X
0p
1u%
1+6
1U'
0\+
1`/
1#0
0g)
0_-
1n.
1l0
12Q
0F7
1JP
0K<
1i'
1?P
1=P
1!>
1QF
1PJ
1HP
0BP
0EP
0z9
0y9
0f(
0~.
09)
046
0?6
0A6
0F6
0<;
0MP
1i"
1s"
1m"
1o"
0m#
1k"
0{"
0}#
0}"
0!$
0!#
0#$
0##
0%$
0%#
0'$
0'#
0)$
0)#
0+$
0+#
0-$
0-#
0/$
05#
07$
16#
18$
0w"
0y#
0/#
01$
01#
03$
0y"
0{#
1r`
1$e
1^i
1^}
1`}
0WS
0/a
0]]
0@a
0)`
0\}
0$a
13m
0u`
1Mc
0\b
0<T
04e
1vg
1xS
08c
0Bd
1jh
0F_
1u#
1="
19"
17"
15"
13"
0N!
1O
0N
0J
0H
0F
0D
0B
0@
0>
0<
0:
08
06
04
02
1|!
0{!
0w!
0u!
0s!
0q!
0o!
0m!
0k!
0i!
0g!
0e!
0c!
0a!
0_!
0=%
1V%
18&
0?%
05%
09%
0;%
1V!
1,6
0RP
19)
1c0
1f(
1~.
1rQ
146
1?6
1A6
1F6
1KP
1<;
1z9
0`/
0NP
0k"
14#
16$
0i"
0s"
0o"
0m"
1q`
1Bd
0t`
0za
0$e
0:e
1m`
0ya
0="
09"
07"
05"
03"
1M
1z!
14%
0w5
0{5
1`/
1LP
0OP
1t"
1p`
0s`
0Bd
1>"
0"'
1MP
0PP
0c$
1o`
0r`
0"
1NP
0QP
1n`
0q`
1OP
0p`
1PP
0o`
1QP
0n`
#420000
0!
0H"
0%'
#440000
1!
1H"
1%'
1u5
1TS
0gV
0(V
0('
15'
0;'
0_+
1c+
0_P
1SP
1vU
0|U
14V
1IX
0xU
1FV
1b&
0]P
1TP
0,(
0"6
0&(
0#6
1K6
106
1g0
0L7
0xP
0yP
1tU
1`$
0\P
1UP
1uU
1jV
0{W
0}U
0.X
1HX
1sW
1JX
1qW
10!
1X&
0W&
0]&
1\&
1uP
0aP
0vP
1rU
0-(
1/(
1$6
0{P
0L6
1N6
126
1j0
0M7
0ZP
1VP
0sU
1;$
0<$
0@$
1A$
0kP
0bP
1pU
1,X
0kV
0iV
1-X
0GX
0pW
06!
15!
1[!
0Z!
0u%
1WP
136
1M(
1O7
0hP
0cP
0lU
0u#
08W
0<_
0E_
0V!
1v%
1t%
1U%
17&
0T%
06&
0V%
08&
1eP
0!)
0P7
1t#
1v#
15#
17$
06#
08$
04#
06$
1DY
17_
1W!
1U!
0O
1N
0M
0|!
1{!
0z!
1i8
1$:
0OX
0Ha
0;;
0R<
1[Z
1Ca
1"?
1<@
0H\
0=a
0TA
0jB
1m[
1:a
1:E
1RF
0\]
04a
0#I
1$]
1QK
1iL
0q^
0,a
0#N
0;O
19^
1(a
1&3
1<O
0|`
0(`
0+6
1F_
0,6
1RP
0m`
1ya
04%
1w5
1{5
0t"
0>"
1"'
1c$
1"
#460000
0!
0H"
0%'
#480000
1!
1H"
1%'
0u5
1PS
0QS
0RS
0SS
0TS
1gV
1fV
1eV
1dV
0cV
1(V
0WP
1mP
0uP
0sP
1,'
1ZP
0VP
1\P
0UP
1jP
16'
0k'
1l'
1]P
0TP
1XP
1&'
1''
1)'
00'
05'
1;'
0j'
1_+
0c+
1_P
0SP
0[P
0lP
0oP
1>T
1;V
1>V
0vU
1|U
04V
1@V
0IX
1xU
1:V
0CV
0GV
0hV
0<V
0tU
0V}
1U_
09V
0qU
0rU
0pU
0EV
1IV
1sU
1lU
0b&
0c&
0d&
0e&
1f&
0]P
0\P
0ZP
1WP
0mP
1nP
0eP
0gP
1cP
1hP
1kP
0k5
0o'
1%6
1vP
01'
1n'
1"6
1&(
0K6
1uP
0tP
0j0
006
0g0
026
1L7
1xP
1yP
0qP
0nU
0lU
1pU
1rU
1tU
0`$
0_$
0^$
0]$
1\$
0nP
1mU
0uU
0jV
1iV
1{W
1}U
1kV
1?V
0sU
1.X
0sW
0JX
0D_
16V
0L_
1C_
1N_
1oU
00!
0/!
0.!
0-!
1,!
03%
0X&
1W&
1]&
0\&
12%
0uP
0vP
0jP
0kP
1gP
0cP
0hP
1eP
1qP
1rP
1pP
1nU
0h'
0/(
1L(
0~(
0f+
0f,
0g.
0$2
0=3
0T3
0i4
0$6
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0:?
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
1#6
1,(
0N6
0M(
0O7
036
0mU
0oU
1qU
1sU
0O"
0;$
1<$
1@$
0A$
1P"
0rP
0dP
1E_
18W
1<_
0qW
0HX
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1J\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
1GX
1P_
1j_
1*`
1E`
1:_
1EY
1*Y
1_Y
0TW
1pW
1|]
1$
0#
16!
05!
0[!
1Z!
1u%
0t%
0v%
0/%
1kU
0i'
1M(
0i/
1j/
0%2
0&3
0<O
0?P
0=P
0j4
0f7
0i8
0$:
1;;
1R<
0!>
0"?
0<@
0;@
1TA
1jB
09D
0:E
0RF
0QF
1#H
1#I
0PJ
0QK
0iL
0HP
0hL
1#N
1BP
0:N
1;O
1EP
1$6
1{P
1-(
1/(
1!)
1P7
1u#
0v#
0t#
0S"
0DY
07_
0pW
0GX
0^}
09^
1'a
0`}
0(a
1r^
1WS
1q^
1,a
1/a
0$]
0YS
1]]
1\]
14a
17a
0m[
0:a
1I\
1H\
1=a
1@a
0[Z
0Ca
1OX
1Ha
1Ka
1x`
1)`
1\}
1|`
1(`
1!a
0>_
1@_
0<_
1$a
0W!
1V!
0U!
0'
0U%
07&
1k/
05#
07$
0=_
0N
0{!
1V%
18&
1T%
16&
1h,
0~.
1a/
0q/
0l0
0JP
0"Q
14#
16$
16#
18$
1e`
1u`
1<T
1Hc
0Ad
1$e
0:T
1O
1M
1|!
1z!
17%
0`/
0;(
0=(
0A(
0D(
0b/
0#0
0KP
02Q
1q"
1\b
1t`
18c
1Bd
1;"
0c0
0LP
0rQ
1za
1s`
1:e
0MP
1r`
0NP
1q`
0OP
1p`
0PP
1o`
0QP
1n`
0RP
1m`
0"'
0c$
0"
#500000
0!
0H"
0%'
#520000
1!
1H"
1%'
1:(
1TS
0gV
0eW
0)'
0_P
1SP
1^P
1wP
0AV
0@T
1vU
1CV
1b&
1]P
1o'
0%6
1(6
0yP
0tU
1`$
0I_
1L_
0C_
10!
1.%
1uP
1vP
1k0
1M6
0)6
0sU
1T"
1H_
0B_
0A_
1(
1&+
0h,
1d0
1F7
0*6
1G_
0Mc
09e
1:T
09T
15%
16%
0"(
0$(
0'(
046
0?6
0A6
0F6
1+6
1s"
1r"
0F_
1="
1<"
1,6
0ya
14%
0w5
0{5
1t"
1>"
#540000
0!
0H"
0%'
#560000
1!
1H"
1%'
1}'
1u5
1>6
1SS
0TS
1gV
0fV
0<X
0(V
0!X
06'
0l'
0]P
1TP
0XP
1('
1+'
15'
19'
0;'
0^+
1_P
0SP
1[P
1iP
1lP
1oP
0>T
0;V
0T}
0>V
0vU
13V
1IX
0xa
0xU
0DV
0FV
1<V
1tU
1V}
19V
0b&
1c&
1]P
0TP
1\P
1'6
0m'
0o'
0(6
0uP
0vP
1dP
0pP
1/'
11'
08'
0n'
0q'
0,(
0"6
1:'
0='
1zQ
1!R
1&R
1+R
10R
15R
1:R
1?R
1IR
1NR
1SR
1XR
1]R
1bR
1gR
1lR
1qR
1vR
1{R
1"S
1(S
1.S
14S
0>'
1F'
0&(
0#6
1K6
1d-
1g0
1P<
1!D
1OK
1;P
0xP
1`P
1yP
1jP
0qP
1yQ
0rU
0tU
0`$
1_$
0\P
1mU
0qU
1uU
0@`
0b\
0h[
0qZ
0{W
02W
0.X
1HX
1sW
0qa
1ua
0'W
0)W
0+W
0AU
0CU
0EU
0GU
0IU
0KU
0MU
0OU
0QU
0SU
0UU
0WU
0[U
0]U
0_U
0aU
0cU
0eU
0gU
0iU
1va
0wa
1JX
1qW
1j`
1D_
1O_
06V
0l`
0kU
1sU
1I_
1C_
1?_
0J_
00!
1/!
13%
10%
0V&
0]&
1\&
1*%
02%
1vP
0jP
1bP
1kP
0zQ
1~Q
1aP
1qP
0yQ
1rU
1DP
1FP
1h'
0L(
1~(
1f+
1f,
1g.
1$2
1=3
1T3
1i4
1)6
136
1M7
1N7
1e7
1"9
1#:
1::
1Q;
1h<
1~=
1:?
1T@
1jA
1#C
18D
1QE
1iF
1!H
19I
1OJ
1gK
1#M
19N
0F'
1h.
0j/
1\+
1_,
1_-
1_.
1f1
1}2
1M4
1d5
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
1aL
1zM
14O
16P
0-(
1#S
1)S
1/S
15S
0U'
0{P
1N6
0mU
1iU
1qU
1O"
1R"
0=$
0@$
1A$
1L"
0P"
0kP
1zQ
0~Q
0!R
1%R
0gP
1cP
0X}
0Y}
0Z}
0[}
0#}
0\x
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0AT
00|
0-f
0vg
0jh
1>_
09_
1qa
0:^
0U^
0s^
00_
0g\
0%]
0@]
0^]
07[
0R[
0n[
0+\
0J\
0%Z
0@Z
0\Z
0vZ
0PX
0Fa
0lX
09W
0,X
0E_
0H_
0P_
0j_
0*`
0E`
0:_
0EY
0*Y
0_Y
1TW
0|]
0"a
0_}
1&
0$
1#
07!
1[!
0Z!
1-
1#'
1oU
1gU
0iU
0FP
1i'
1i/
1f-
1g+
1g,
0h.
1%2
1>P
1?P
1=P
1U3
1j4
1*6
0M6
0k0
1O7
1f7
1#9
1;:
1R;
1i<
1!>
1;?
1;@
1U@
1kA
1$C
19D
1RE
1QF
1jF
0#H
1:I
1PJ
1GP
1HP
1hL
1$M
1AP
0BP
1:N
0EP
0&+
1)+
0n.
09)
0f(
0](
03'
0b4
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
0kL
0'3
0dP
1pP
0&R
1*R
1!R
0%R
1d$
0gU
1eU
1kU
14e
05T
19T
1^}
0'a
1`}
0a}
0)a
0r^
0WS
0XS
0/a
00a
1YS
02a
0]]
03a
07a
08a
09a
0;a
0I\
0<a
0@a
0Aa
0Ba
0Da
0Ea
0Ka
08W
1A_
1B_
0G_
0x`
0y`
0)`
0\}
0]}
0!a
19_
06_
0La
08_
0@_
0$a
1"a
1)
1U%
17&
0T%
06&
0V%
08&
18%
1O%
1&R
0*R
0+R
1/R
0qP
1yQ
0k/
1'2
1@P
1k4
0+6
1r*
0)+
0!)
0f-
0P7
1h7
1#>
1;D
1$H
1RJ
1IP
1CP
1FP
1mU
1cU
0eU
15#
17$
06#
08$
04#
06$
1p"
1Y"
0zQ
1~Q
00R
14R
1+R
0/R
0"a
0%a
0*a
0-a
01a
05a
0>a
0Ia
1DY
18_
17_
15T
0`S
1F_
0w`
0z`
0}`
1=_
0O
1N
0M
0|!
1{!
0z!
1:"
1#"
1M%
1J%
1H%
1G%
1E%
1D%
1C%
1B%
1@%
1?%
1>%
1=%
06%
05%
1R%
08%
1:%
1;%
19%
0O%
0cU
1aU
1iU
1q/
1"Q
0#S
0)S
0/S
05S
1vQ
0g,
1T)
0r*
1n.
1JP
0g+
0h7
1i8
1$:
10R
04R
05R
19R
0!R
1%R
1["
1^"
1`"
1a"
1c"
1d"
1e"
1f"
1h"
1i"
1j"
1k"
0r"
0s"
1V"
0p"
1n"
1m"
1o"
0Y"
1gU
1_U
0aU
0OX
0Ha
1Ia
1La
0u`
04e
1`S
0jS
16_
1X}
1Y}
1Z}
1[}
0e`
0Hc
0="
0<"
0:"
19"
18"
17"
15"
14"
13"
12"
10"
1/"
1."
1-"
1+"
1*"
1("
1%"
0#"
1~!
1O%
1N%
1L%
1K%
1I%
1F%
1A%
1<%
09%
04%
1Q%
1P%
07%
0&R
1*R
0:R
1>R
15R
09R
12Q
1~.
0T)
1#0
1l0
1KP
0#9
0;:
0;;
0R<
0_U
1]U
1eU
1Y"
1Z"
1\"
1]"
1_"
1b"
1g"
1l"
0o"
0t"
1W"
1X"
0q"
1:R
0>R
0?R
1CR
0+R
1/R
1[Z
1Ca
1Da
1Ea
0t`
0<T
08c
1jS
0$e
0\b
0>"
0;"
09"
16"
11"
1,"
1)"
1'"
1&"
1$"
1#"
1""
1!"
0<%
0;%
0:%
1S%
1cU
1[U
0]U
1rQ
1`/
1c0
0R;
0i<
0#>
1"?
1<@
00R
14R
0DR
1HR
1?R
0CR
0l"
0m"
0n"
1U"
0[U
1YU
1aU
0H\
0=a
1>a
1Aa
1Ba
0:e
0Bd
0za
08"
07"
06"
1}!
0>%
0=%
1DR
0HR
0IR
1MR
05R
19R
1LP
0;?
0U@
0TA
0jB
1_U
1WU
0YU
0j"
0k"
0:R
1>R
0NR
1RR
1IR
0MR
1m[
1:a
1;a
1<a
0s`
05"
04"
0A%
0@%
0?%
0WU
1UU
1]U
1MP
0kA
0$C
0;D
1:E
1RF
1NR
0RR
0SR
1WR
0?R
1CR
0g"
0h"
0i"
1[U
1SU
0UU
0\]
04a
15a
18a
19a
0r`
03"
02"
01"
0C%
0B%
0DR
1HR
0XR
1\R
1SR
0WR
1NP
0RE
0jF
0$H
0#I
0SU
1QU
1YU
0e"
0f"
1XR
0\R
0]R
1aR
0IR
1MR
1$]
11a
12a
13a
0q`
00"
0/"
0F%
0E%
0D%
1WU
1OU
0QU
0:I
0RJ
1QK
1iL
0IP
0NR
1RR
0bR
1fR
1]R
0aR
0b"
0c"
0d"
0OU
1MU
1UU
1*a
0q^
0,a
1-a
10a
0."
0-"
0,"
0I%
0H%
0G%
1bR
0fR
0gR
1kR
0SR
1WR
1OP
0$M
0#N
0;O
0CP
0FP
1SU
1KU
0MU
0_"
0`"
0a"
0XR
1\R
0lR
1pR
1gR
0kR
1"a
1%a
19^
1(a
1)a
0p`
0+"
0*"
0)"
0L%
0K%
0J%
0KU
1IU
1QU
1PP
0'2
1&3
1<O
0@P
1lR
0pR
0qR
1uR
0]R
1aR
0\"
0]"
0^"
1OU
1GU
0IU
1z`
0|`
0(`
1}`
0o`
0("
0'"
0&"
0O%
0N%
0M%
0bR
1fR
0vR
1zR
1qR
0uR
1QP
0U3
0k4
1#S
1)S
1/S
15S
0GU
1EU
1MU
0Y"
0Z"
0["
1vR
0zR
0{R
1!S
0gR
1kR
0X}
0Y}
0Z}
0[}
1w`
1y`
0n`
0%"
0$"
0#"
0Q%
0P%
1KU
1CU
0EU
1RP
0vQ
1$S
1*S
10S
16S
0lR
1pR
0"S
1'S
1{R
0!S
0W"
0X"
0CU
1AU
1IU
0m`
0""
0!"
0R%
1"S
0'S
0(S
1-S
0qR
1uR
0eP
0vP
0yP
1rR
1wR
0#S
1|R
1GU
1+W
0AU
0V"
0vR
1zR
0.S
13S
1(S
0-S
1[}
0~!
0S%
1"'
1#S
0)S
0rR
0+W
1)W
1EU
0$S
1.S
03S
04S
0{R
1!S
1Z}
0[}
0U"
1c$
0wR
0/S
1)S
1CU
1'W
0)W
0}!
1"
1$S
0*S
0"S
1'S
14S
0Z}
1Y}
1/S
05S
0|R
0'W
1AU
00S
1*S
0(S
1-S
1X}
0Y}
0#S
15S
1+W
10S
06S
0.S
13S
0X}
1[}
0)S
1)W
0$S
16S
04S
1Z}
0/S
1'W
0*S
1Y}
05S
00S
1X}
06S
#580000
0!
0H"
0%'
#600000
1!
1H"
1%'
0PS
0SS
1fV
1cV
0WP
1qP
0yQ
1sP
0('
1)'
0+'
1.'
05'
09'
0_+
08?
0]P
0YP
0[P
0^P
0fP
0iP
0lP
0oP
0wP
1AV
1>T
1;V
1T}
1=V
1@T
1>V
1?T
1tU
1L\
14V
1xa
1xU
07V
1DV
0CV
1FV
0IV
0mU
1lU
0c&
0f&
1zQ
0~Q
1dP
0pP
0sQ
1tQ
1-'
1r'
0uQ
0/'
01'
1q'
1I'
14(
1g4
1"6
1n8
1C@
1nG
0:'
0zQ
1!R
0%R
1&R
0*R
1+R
0/R
10R
04R
15R
09R
1:R
0>R
1?R
0CR
1IR
0MR
1NR
0RR
1SR
0WR
1XR
0\R
1]R
0aR
1bR
0fR
1gR
0kR
1lR
0pR
1qR
0uR
1vR
0zR
1{R
0!S
1"S
0'S
1(S
0-S
1.S
03S
14S
1a+
1d/
1j0
1k1
1i5
106
116
1I7
1|9
1|>
1RA
1MF
1!I
1}M
09?
1DR
0HR
1uP
0aP
1gP
0cP
1jP
0bP
1xP
0`P
1rP
0iU
0_$
0\$
0!R
0uU
0qU
0oU
0sU
0YU
1K\
0k^
0;]
02[
0A\
0;Z
0gX
0BX
0$V
0}U
0e_
04^
0kV
0kW
0?Y
0'W
0)W
0+W
0AU
0CU
0EU
0GU
0IU
0KU
0MU
0OU
0QU
0SU
0UU
0WU
0[U
0]U
0_U
0aU
0cU
0eU
0gU
1iU
1wa
0+]
01\
0VX
0JX
0T_
0YW
0$^
0j`
16V
1l`
1BV
0=T
0{U
1HV
0kU
0/!
0,!
0.%
03%
00%
01%
0W&
0\&
0*%
1{Q
0uP
0gP
0dP
0jP
0IR
04S
0.S
0(S
0"S
0{R
0vR
0qR
0lR
0gR
0bR
0]R
0XR
0SR
0NR
0DR
0?R
0:R
05R
00R
0+R
0&R
0qP
1gU
0q'
1m0
0rP
0h'
0/(
0~(
0f+
0f,
0g.
0$2
0=3
0T3
0i4
0$6
0)6
036
0M7
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
0\+
0_,
0_-
0_.
0a/
0d0
0f1
0}2
0M4
0d5
0,6
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
0aL
0zM
04O
06P
0{Q
1k0
0:?
1yP
1mU
1eU
1cU
1aU
1_U
1]U
1[U
1YU
1UU
1SU
1QU
1OU
1MU
1KU
1IU
1GU
1EU
1CU
1AU
1+W
1)W
1'W
1WU
1qU
1kU
1oU
1sU
0T"
0O"
0R"
0Q"
0<$
0A$
0L"
126
1J\
0A_
1#}
1\x
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1ya
1AT
10|
19e
1Ad
1-f
1vg
1jh
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
1,X
1E_
1H_
1GX
1P_
1j_
1*`
1E`
1:_
1EY
1*Y
1_Y
1pW
1|]
1j`
0(
0&
0%
0#
06!
0[!
0-
1v%
0#'
1)%
0iV
1(%
1-%
1+%
1\+
1_,
1_-
1_.
1a/
1f1
1}2
1M4
1d5
1,6
1F7
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
1aL
1zM
14O
16P
0i'
1'2
1!)
1f-
1g+
1h7
1g,
1P7
1h.
0%2
0&3
0<O
0?P
0=P
1U3
1k4
0j4
1)6
0*6
1M6
0M(
1k/
0O7
0f7
0i8
1#9
0$:
1;:
1;;
1R;
1R<
1i<
1#>
0!>
0"?
0<@
1U@
1TA
1kA
1jB
1$C
1;D
09D
0:E
0RF
1RE
0QF
1jF
1#H
1#I
1:I
1RJ
0PJ
0QK
0iL
0HP
0hL
1$M
1#N
1BP
0:N
1;O
1EP
19)
1f(
1](
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
13'
1b4
1w5
1{5
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
1kL
1'3
0~.
1l/
0q/
1d0
0l0
0JP
0"Q
1;?
0;@
1t#
0d$
1M"
0)6
1I\
0<a
1e`
1u`
1<T
09e
1Hc
0;T
1$e
0^}
09^
1'a
0`}
0(a
0)a
1r^
1WS
1q^
1,a
1/a
0-a
00a
0$]
0YS
02a
1]]
03a
1\]
14a
17a
05a
08a
0m[
09a
0:a
0;a
1H\
1=a
1@a
0>a
0Aa
0[Z
0Ba
0Ca
0Da
1OX
0Ea
1Ha
1Ka
18W
0=_
1<_
0B_
1G_
0H_
1x`
0w`
0y`
1)`
1\}
1|`
1(`
1!a
09_
0DY
06_
0Ia
0La
08_
07_
0}`
1$a
0#}
0\x
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0Mc
0ya
0AT
00|
0Ad
0-f
0vg
0jh
1N"
1I"
1K"
1U!
0)
1.
16%
1H_
1/
1,
1*
1t%
09)
0f(
0](
0;(
0=(
0A(
0D(
0b/
03'
0b4
0w5
0{5
046
0?6
0A6
0F6
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
0kL
0'3
0QP
0g,
0rQ
0g+
0n.
0c0
0U3
0>P
0RP
1vQ
0k4
1*6
1+6
0h.
1V+
0l/
0f-
0h7
0#9
0;:
0R;
0i<
0LP
0#>
0;?
0U@
0kA
0$C
0NP
0;D
0RE
0jF
0:I
0OP
0RJ
0$M
0GP
1IP
0PP
0AP
1CP
0'2
1@P
0`/
1m/
0#0
0"(
0$(
0'(
0m0
0KP
02Q
0MP
1r"
0*6
1r`
1\b
1t`
18c
1Bd
0z`
1}`
0%a
1a}
1o`
0*a
1XS
1)a
1-a
1p`
10a
12a
13a
15a
1q`
18a
19a
1;a
1<a
1>a
1s`
1Aa
1Ba
1Da
1Ea
1Ia
18_
1;T
0[S
19_
0F_
0G_
1w`
1m`
1]}
1y`
1:e
14e
1La
1za
16_
1n`
1v#
1<"
1B%
1M%
1K%
1J%
1H%
1G%
1F%
1E%
1D%
1C%
1A%
1@%
1?%
1>%
1=%
17%
15%
1R%
18%
1:%
1<%
1;%
19%
1P%
1G_
1W!
0@P
0vQ
0+6
1W+
0m/
1&+
0V+
1n.
0IP
0CP
1f"
1["
1]"
1^"
1`"
1a"
1b"
1c"
1d"
1e"
1g"
1h"
1i"
1j"
1k"
1q"
1s"
1V"
1p"
1n"
1l"
1m"
1o"
1X"
1+6
1%a
1*a
04e
1[S
09T
1F_
1z`
1="
1;"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1("
1'"
1%"
1""
1~!
1Q%
0P%
1N%
1L%
0M%
0K%
0J%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
09%
08%
14%
1S%
0"'
0R%
0;%
0:%
0F_
1'+
0W+
1W"
0X"
1Z"
1\"
0["
0]"
0^"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0o"
0p"
1t"
1U"
0c$
0V"
0m"
0n"
1>"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0("
0'"
1&"
0%"
1$"
0""
1!"
0~!
1}!
0"
0N%
0L%
04%
0S%
0Q%
14%
0Z"
0\"
0t"
0U"
0W"
1t"
0>"
0&"
0$"
0!"
0}!
1>"
#620000
0!
0H"
0%'
#640000
1!
1H"
1%'
1y.
107
1TS
0gV
0cc
0)e
1}.
147
0)'
15'
0<'
0_P
1SP
1oP
0>T
1vU
1yU
0xU
1CV
0_c
0%e
1b&
1]P
1~.
1D7
12'
0r'
1uQ
1:'
0I'
04(
0g4
0n8
0C@
0nG
1&(
1k(
1,3
0"6
1A;
1pB
1>J
0xP
0yP
0tU
1`$
1uU
0R\
0X[
0aZ
1JX
00`
0dY
0sW
1+]
11\
1VX
1T_
1YW
1$^
0wa
0BV
1=T
0k`
0Oc
0$e
10!
0[&
1\&
1uP
1vP
1`/
1E7
1='
0\+
0_,
0_-
0_.
0a/
0d0
1e1
0}2
0M4
0d5
0,6
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
1`L
0zM
13O
15P
0'+
0sU
0B$
1A$
0$}
0Gz
1\x
0qv
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1ya
1AT
01|
19e
1Ad
1-f
1vg
1jh
0va
0Nc
0Bd
0\!
1[!
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0+%
1a/
1F7
1>'
19)
1f(
1](
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
0f1
1b4
1w5
1{5
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
0aL
1kL
04O
06P
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
1#}
10|
0ua
0Mc
0Ad
0K"
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
1g$
1i$
0,
0;(
0=(
0A(
0D(
0b/
046
0?6
0A6
0F6
1Y'
13'
1'3
1U#
1S#
1n
1l
#660000
0!
0H"
0%'
#680000
1!
1H"
1%'
1SS
0TS
1gV
0fV
0]P
1TP
1<'
1_P
0SP
0vU
0yU
1tU
0b&
1c&
1]P
0TP
1\P
0uP
0vP
0='
1J'
0&(
0k(
0,3
0A;
0pB
0>J
1xP
1yP
0rU
0tU
0`$
1_$
0\P
0uU
1R\
1X[
1aZ
10`
1dY
1sW
0ta
1va
1sU
00!
1/!
1[&
1uP
1vP
1jP
1kP
1rU
0>'
1K'
0qU
0sU
1B$
0jP
0kP
0sa
1ua
1\!
1qU
0Y'
1`'
#700000
0!
0H"
0%'
#720000
1!
1H"
1%'
1TS
0gV
0&'
0''
1('
1+'
0.'
1j'
1_+
0_P
1SP
0oP
1>T
1vU
04V
0@V
17V
0DV
0FV
1GV
1hV
1b&
0]P
1TP
1sQ
0tQ
0-'
02'
11'
0uP
1aP
1tP
0a+
0d/
0j0
0k1
0i5
006
016
0I7
0|9
0|>
0RA
0MF
0!I
0}M
0xP
0yP
1tU
1`$
1\P
1uU
1k^
1;]
12[
1A\
1;Z
1gX
1BX
1$V
1}U
1e_
14^
1kV
1kW
1?Y
0?V
1sU
06V
1k`
1{U
0HV
10!
1W&
1*%
1uP
0aP
0vP
1jP
0rU
1/'
0J'
1\+
1_,
1_-
1_.
1d0
0e1
1}2
1M4
1d5
1,6
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
0`L
1zM
03O
05P
1h'
1/(
1~(
1f+
1f,
1g.
1$2
1=3
1T3
1i4
1$6
1)6
136
1M7
1N7
1e7
1"9
1#:
1::
1Q;
1h<
1~=
1:?
1T@
1jA
1#C
18D
1QE
1iF
1!H
19I
1OJ
1gK
1#M
19N
0k0
0qU
0sU
1<$
1L"
026
1kP
1A_
0:^
0U^
0s^
00_
0g\
0%]
0@]
0^]
07[
0R[
0n[
0+\
0J\
0%Z
0@Z
0\Z
0vZ
0PX
0Fa
0lX
09W
0,X
0E_
0H_
0GX
0P_
0j_
0*`
0E`
0:_
0EY
0*Y
0_Y
0pW
0|]
1$}
1Gz
0\x
1qv
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0ya
0AT
11|
09e
0-f
0vg
0jh
1ta
0l`
16!
1-
0v%
1/%
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
0)%
1iV
0(%
0-%
0K'
09)
0f(
0](
0"(
0$(
0'(
1f1
0b4
0w5
0{5
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
1aL
0kL
14O
16P
1i'
1f-
1g+
1g,
1h.
1%2
1>P
1?P
1=P
1U3
1j4
0)6
1*6
0M6
1M(
0k/
1O7
1f7
1#9
1;:
1R;
1i<
1!>
1;?
1;@
1U@
1kA
1$C
19D
1RE
1QF
1jF
0#H
1:I
1PJ
1GP
1HP
1hL
1$M
1AP
0BP
1:N
0EP
0&+
1h,
0~.
0E7
0t#
1S"
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
0M"
1)6
1Nc
1$e
0:T
19T
1^}
0'a
1`}
0a}
0)a
0r^
0WS
0XS
0/a
00a
1YS
02a
0]]
03a
07a
08a
09a
0;a
0I\
0<a
0@a
0Aa
0Ba
0Da
0Ea
0Ka
08W
1=_
0<_
1B_
0G_
1H_
0x`
0y`
0)`
0\}
0]}
0!a
09_
06_
0La
08_
0$a
0#}
00|
1sa
0N"
0I"
0U!
1'
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
0.
06%
1#'
0H_
0/
0*
0t%
0`'
03'
0'3
047
0n.
0}.
0D7
1'2
1@P
1k4
0*6
0+6
0h.
1w)
0h,
1~.
1q/
1"Q
0!)
0f-
0P7
1h7
1#>
1;D
1$H
1RJ
1IP
1CP
1FP
0`/
0r"
1d$
1*6
1Bd
0"a
0%a
0*a
0-a
01a
05a
0>a
0Ia
1DY
18_
17_
0e`
0Hc
0$e
1:T
0^S
19_
1F_
1G_
0w`
0z`
0}`
1Oc
1%e
14e
1_c
0v#
0<"
1)
1M%
1J%
1H%
1G%
1E%
1D%
1C%
1B%
1@%
1?%
1>%
1=%
07%
05%
1R%
18%
1:%
1;%
19%
0G_
0W!
0~.
1vQ
1+6
0g,
1T)
0w)
1n.
1}.
1JP
12Q
0g+
0h7
1i8
1$:
1["
1^"
1`"
1a"
1c"
1d"
1e"
1f"
1h"
1i"
1j"
1k"
0q"
0s"
1V"
1p"
1n"
1m"
1o"
0+6
0OX
0Ha
1Ia
1La
0\b
0u`
0%e
04e
1^S
0jS
16_
0F_
1$e
0="
0;"
1:"
19"
18"
17"
15"
14"
13"
12"
10"
1/"
1."
1-"
1+"
1*"
1("
1%"
1~!
1O%
1N%
1L%
1K%
1I%
1F%
1A%
1<%
09%
08%
04%
1Q%
1P%
1F_
1~.
0T)
1#0
1l0
147
1rQ
1KP
0#9
0;:
0;;
0R<
1Y"
1Z"
1\"
1]"
1_"
1b"
1g"
1l"
0o"
0p"
0t"
1W"
1X"
1[Z
1Ca
1Da
1Ea
0t`
0za
0_c
0<T
08c
1jS
0$e
0>"
0:"
09"
16"
11"
1,"
1)"
1'"
1&"
1$"
1#"
1""
1!"
0<%
0;%
0:%
14%
1S%
04%
1`/
1c0
1D7
0R;
0i<
0#>
1"?
1<@
0l"
0m"
0n"
1t"
1U"
0H\
0=a
1>a
1Aa
1Ba
0Oc
0:e
0Bd
0t"
1>"
08"
07"
06"
1}!
0>%
0=%
0>"
1LP
0;?
0U@
0TA
0jB
0j"
0k"
1m[
1:a
1;a
1<a
0s`
05"
04"
0A%
0@%
0?%
1MP
0kA
0$C
0;D
1:E
1RF
0g"
0h"
0i"
0\]
04a
15a
18a
19a
0r`
03"
02"
01"
0C%
0B%
1NP
0RE
0jF
0$H
0#I
0e"
0f"
1$]
11a
12a
13a
0q`
00"
0/"
0F%
0E%
0D%
0:I
0RJ
1QK
1iL
0IP
0b"
0c"
0d"
1*a
0q^
0,a
1-a
10a
0."
0-"
0,"
0I%
0H%
0G%
1OP
0$M
0#N
0;O
0CP
0FP
0_"
0`"
0a"
1"a
1%a
19^
1(a
1)a
0p`
0+"
0*"
0)"
0L%
0K%
0J%
1PP
0'2
1&3
1<O
0@P
0\"
0]"
0^"
1z`
0|`
0(`
1}`
0o`
0("
0'"
0&"
0O%
0N%
0M%
1QP
0U3
0k4
0Y"
0Z"
0["
1w`
1y`
0n`
0%"
0$"
0#"
0Q%
0P%
1RP
0vQ
0W"
0X"
0m`
0""
0!"
0R%
1vP
0V"
0~!
0S%
1"'
0U"
1c$
0}!
1"
#740000
0!
0H"
0%'
#760000
1!
1H"
1%'
1RS
0TS
1gV
0eV
0\P
1UP
0_+
1_P
0SP
1oP
0>T
0vU
14V
1rU
0b&
1d&
1]P
0TP
1ZP
0jP
1a+
1d/
1j0
1k1
1i5
106
116
1I7
1|9
1|>
1RA
1MF
1!I
1}M
1xP
0pU
0tU
0`$
1^$
1\P
0UP
0uU
0k^
0;]
02[
0A\
0;Z
0gX
0BX
0$V
0}U
0e_
04^
0kV
0kW
0?Y
1qU
00!
1.!
0W&
0uP
1aP
1gP
0rU
0kP
1k0
1yP
0ZP
0oU
1sU
0<$
126
1bP
1pU
0A_
06!
1v%
0vP
1hP
0iV
0~.
1l/
0q/
0l0
0JP
0"Q
1t#
0)6
1e`
1u`
1<T
1Hc
0;T
1$e
1U!
16%
1H_
1t%
0`/
0#0
0KP
02Q
1r"
0*6
1\b
1t`
18c
1Bd
1v#
1<"
1G_
1W!
0c0
0LP
0rQ
1+6
1za
1s`
1:e
0F_
0MP
0RP
1r`
1m`
14%
0NP
0hP
1kP
1vP
1q`
1t"
1>"
0"'
0OP
1p`
0c$
0"
0PP
1o`
0QP
1n`
#780000
0!
0H"
0%'
#800000
1!
1H"
1%'
1TS
0gV
1&'
1''
0('
1)'
0+'
1.'
05'
1;'
0<'
0j'
0_P
1SP
1^P
1wP
0AV
0@T
1vU
1@V
1yU
0IX
1xU
07V
1DV
0CV
1FV
0GV
0hV
1b&
0]P
1TP
0sQ
1tQ
1-'
1r'
0uQ
0/'
01'
1q'
0:'
1A'
0K6
1&(
1>)
1z5
1"6
196
1m=
1@E
1pL
1uP
0aP
0tP
0yP
1tU
1`$
0\P
1UP
1?V
0sU
0[^
0d]
0+Z
02X
0JX
0KX
0/Y
0sW
1.X
0ra
1wa
0j`
16V
1l`
1BV
0=T
0{U
1HV
10!
1.%
0[&
1]&
0\&
0*%
0uP
0vP
1jP
0bP
1rU
0q'
1m/
0h'
0/(
0~(
0f+
0f,
0g.
0$2
0=3
0T3
0i4
1)6
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0:?
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
0\+
0_,
0_-
0_.
0a/
0f1
0}2
0M4
0d5
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
0aL
0zM
04O
06P
0N6
1,(
1#6
1ZP
0qU
1sU
1T"
0B$
1@$
0A$
0L"
0jP
0kP
0gP
0pU
0HX
0qW
1#}
1\x
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1AT
10|
1Ad
1-f
1vg
1jh
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1J\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
0H_
1P_
1j_
1*`
1E`
1:_
1EY
1*Y
1_Y
1pW
1|]
1j`
1(
0\!
0[!
1Z!
0-
0/%
0#'
1)%
1oU
1qU
1(%
1-%
1+%
1\+
1_,
1_-
1_.
1a/
1f1
1}2
1M4
1d5
1F7
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
1aL
1zM
14O
16P
0i'
1'2
0k0
1!)
1f-
1g+
1h7
1g,
1P7
1h.
0%2
0&3
0<O
0?P
0=P
1U3
1k4
0j4
1*6
0O7
0f7
0i8
1#9
0$:
1;:
1;;
1R;
1R<
1i<
1#>
0!>
0"?
0<@
1;?
0;@
1U@
1TA
1kA
1jB
1$C
1;D
09D
0:E
0RF
1RE
0QF
1jF
1#H
1#I
1:I
1RJ
0PJ
0QK
0iL
0HP
0hL
1$M
1#N
1BP
0:N
1;O
1EP
19)
1f(
1](
1;(
1=(
1A(
1D(
1b/
13'
1b4
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
1kL
1'3
1-(
1{P
1gP
1hP
0S"
0d$
1M"
0oU
0^}
09^
1'a
0`}
0(a
0)a
1r^
1WS
1q^
1,a
1/a
0-a
00a
0$]
0YS
02a
1]]
03a
1\]
14a
17a
05a
08a
0m[
09a
0:a
0;a
1I\
0<a
1H\
1=a
1@a
0>a
0Aa
0[Z
0Ba
0Ca
0Da
1OX
0Ea
1Ha
1Ka
18W
0G_
1x`
0w`
0y`
1)`
1\}
1|`
1(`
1!a
09_
0DY
06_
0Ia
0La
08_
07_
1A_
0}`
1$a
0#}
0\x
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0Mc
0AT
00|
0Ad
0-f
0vg
0jh
1N"
1I"
1K"
0'
0)
1.
0U%
07&
1/
1,
1*
09)
0f(
0](
0;(
0=(
0A(
0D(
0b/
03'
0b4
046
0?6
0A6
0F6
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
0kL
0'3
1~.
1q/
1"Q
0g,
047
0g+
1w)
0n.
0}.
0l/
0D7
0U3
0>P
1vQ
0k4
0+6
0f-
0h7
0#9
0;:
0R;
0i<
0#>
0;?
0U@
0kA
0$C
0;D
0RE
0jF
0:I
0RJ
0$M
0GP
1IP
0AP
1CP
0'2
1@P
05#
07$
0z`
1}`
0%a
1a}
0*a
1XS
1)a
1-a
10a
12a
13a
15a
18a
19a
1;a
1<a
1>a
1Aa
1Ba
1Da
1Ea
1Ia
18_
1F_
1w`
1]}
1y`
1Oc
1;T
1%e
14e
0^S
1La
1_c
16_
0e`
0Hc
0$e
0N
0{!
1T%
16&
1V%
18&
1M%
1K%
1J%
1H%
1G%
1F%
1E%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1R%
18%
1:%
1<%
1;%
19%
06%
1P%
1`/
1#0
147
1x)
0~.
0m/
0@P
0vQ
0w)
1i.
0IP
0CP
16#
18$
14#
16$
1["
1]"
1^"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1V"
1p"
1n"
1l"
1m"
1o"
0r"
1X"
1%a
1*a
08T
1^S
1z`
1$e
0_c
08c
0Bd
1O
1M
1|!
1z!
0<"
1:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1("
1'"
1%"
1""
1~!
1Q%
0P%
1N%
1L%
0M%
0K%
0J%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
09%
04%
1S%
0R%
0;%
0:%
0`/
0x)
1j.
1W"
0X"
1Z"
1\"
0["
0]"
0^"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0o"
0t"
1U"
0V"
0m"
0n"
1Bd
0>"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0("
0'"
1&"
0%"
1$"
0""
1!"
0~!
1}!
0N%
0L%
0S%
0Q%
0Z"
0\"
0U"
0W"
0&"
0$"
0!"
0}!
#820000
0!
0H"
0%'
#840000
1!
1H"
1%'
1k.
1$0
1QS
0RS
0SS
0TS
1#Q
0d`
1gV
1fV
1eV
0dV
07c
07e
1n.
1(0
0,'
0ZP
1VP
1qP
1\P
0UP
1]P
0TP
0)'
1<'
1_P
0SP
0oP
1'Q
0``
1>T
0vU
0yU
1CV
0tU
0rU
0mU
1pU
1EV
03c
04e
0b&
0c&
0d&
1e&
0]P
0\P
1ZP
0VP
1WP
1~.
180
0gP
0hP
1jP
1kP
1uP
1vP
12'
0r'
1uQ
0>)
0z5
096
0m=
0@E
0pL
0xP
1`P
1yP
0qP
12Q
0lU
0pU
1rU
1tU
0`$
0_$
0^$
1]$
0WP
0\b
1mU
1uU
1[^
1d]
1+Z
12X
1KX
1/Y
0BV
1=T
0k`
0sU
0qU
1oU
0#c
0$e
00!
0/!
0.!
1-!
1[&
0vP
0jP
0kP
1gP
1hP
1dP
1eP
1lU
1`/
1c0
1J'
0\+
0_,
0_-
0_.
0a/
0d0
1e1
0}2
0M4
0d5
0,6
0F7
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
1`L
0zM
13O
15P
0j.
1rQ
0kU
0oU
1qU
1B$
0dP
0eP
0za
0$}
0Gz
1\x
0qv
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1Mc
1ya
1AT
01|
19e
1Ad
1-f
1vg
1jh
0ta
0:e
0Bd
1\!
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
1kU
0+%
1a/
1d0
1^'
19)
1f(
1](
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
0f1
1b4
1w5
1{5
146
1?6
1A6
1F6
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
0aL
1kL
04O
06P
1,6
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
0ya
1#}
10|
09e
0Ad
0K"
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
1f$
1h$
1i$
0,
0;(
0=(
0A(
0D(
0b/
0"(
0$(
0'(
13'
1'3
0w5
0{5
1V#
1T#
1S#
1o
1m
1l
#860000
0!
0H"
0%'
#880000
1!
1H"
1%'
1TS
0gV
0&'
0''
0.'
17'
1c+
18?
0_P
1SP
0^P
1lP
1oP
0wP
1AV
0>T
0;V
1@T
1vU
0L\
0|U
08V
17V
1GV
1hV
1b&
1]P
1sQ
0-'
02'
0tQ
18'
0d-
0d/
0k1
0i5
0L7
0|9
0P<
0RA
0!D
0!I
0OK
0;P
19?
1DR
0`P
1~(
1qP
0$6
0yP
0tU
1`$
1GX
0mU
0_Y
0YU
0K\
1@`
1b\
1;]
1h[
1A\
1qZ
1gX
1jV
1e_
14^
1kW
12W
0O_
1k`
1{U
0HV
10!
0.%
13%
1X&
1vP
1q'
1/(
1L(
0~(
1$6
1\+
1_,
1_-
1_.
0e1
1}2
1M4
1d5
1F7
1a8
1y9
14;
1K<
1a=
1y>
14@
1MA
1cB
1zC
13E
1JF
1bG
1zH
12J
1JK
0`L
1zM
03O
05P
1='
0A'
0J'
1K'
1M6
1f-
0)6
036
0M7
0T"
1O"
1;$
1,X
1E_
1H_
08_
0B_
0sa
1ta
1ra
0va
1$}
1Gz
0\x
1qv
0iw
06t
0Bs
0Nr
0yn
0'n
03m
0^i
0Mc
0AT
11|
0-f
0vg
0jh
0GX
1_Y
0TW
0pW
0j`
0(
1#
15!
0u%
0)%
zf$
zg$
zh$
zi$
zj$
zk$
zl$
zm$
zn$
zo$
zp$
zq$
zr$
zs$
zt$
zu$
zv$
zw$
zx$
zy$
zz$
z{$
z|$
z}$
z~$
z!%
z"%
z#%
z$%
z%%
z&%
z'%
0(%
0-%
0\+
0_,
0a/
0d0
0}2
0M4
0d5
0,6
0a8
0y9
04;
0K<
0a=
0y>
04@
0MA
0cB
0zC
03E
0JF
0bG
0zH
02J
0JK
0zM
0i/
0f-
1)6
136
09)
0f(
0](
0b4
046
0?6
0A6
0F6
0z9
0<;
0h=
0>@
0kB
0;E
0iG
09J
0kL
1>'
0K'
0^'
1~'
1n)
0i.
0n.
0c0
02Q
0*6
0M6
0u#
0M"
zV#
zU#
zT#
zS#
zR#
zQ#
zP#
zO#
zN#
zM#
zL#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
z:#
z9#
z8#
z7#
1B_
1G_
1\b
1:e
14e
18T
00T
1sa
0ua
0E_
0H_
18_
1@_
1\x
1iw
16t
1Bs
1Nr
1yn
1'n
13m
1^i
1ya
1AT
19e
1Ad
1jh
0N"
0I"
0V!
0.
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
19%
15%
0/
0*
19)
1;(
1=(
1A(
1D(
1b/
1"(
1$(
1'(
1b4
1w5
1{5
1z9
1<;
1h=
1>@
1kB
1;E
1iG
19J
1kL
1k/
0n)
0_-
1i.
1n.
1c0
12Q
1*6
1M6
1U'
0~'
0~.
0rQ
1+6
0F7
1o"
1s"
1Mc
0F_
1za
1$e
0B_
0G_
0\b
0:e
04e
08T
1vg
10T
0=_
1="
19"
05%
09%
1\*
0i.
1a/
0q/
0(0
0"Q
0'Q
1f(
1rQ
0+6
1F7
0`/
1,6
146
1?6
1A6
1F6
0s"
0o"
0ya
1Bd
0Mc
1F_
0za
1``
1e`
13c
1Hc
0Ad
18T
06T
0="
09"
14%
15%
17%
0;(
0=(
0A(
0D(
0b/
0#0
080
02Q
0,6
046
0?6
0A6
0F6
0w5
0{5
1t"
1s"
1q"
1ya
1\b
1#c
18c
1>"
1="
1;"
04%
0c0
0rQ
1w5
1{5
0t"
1za
1:e
0>"
#900000
0!
0H"
0%'
#920000
1!
1H"
1%'
0}'
1W(
0u5
1SS
0TS
1gV
0fV
1(V
0IW
1!X
1c.
016
0]P
1TP
10'
07'
0<'
1j'
1^+
1_P
0SP
1[P
1^P
1iP
1wP
0AV
0T}
0@T
0>V
0vU
03V
0@V
1yU
18V
0:V
1tU
1$V
0EW
0b&
1c&
1]P
0TP
1\P
0vP
11'
1[(
1>)
196
1m=
1@E
1pL
1tP
0a+
0c.
0I7
0|>
0MF
0}M
1jP
1`P
1yP
0rU
0tU
0`$
1_$
0\P
0qU
1k^
12[
1;Z
1BX
1EW
1?Y
0?V
0[^
0d]
0+Z
02X
0/Y
0<W
06V
00!
1/!
1.%
10%
1V&
0[&
1vP
0jP
1bP
1kP
1aP
1rU
1h'
0/(
0L(
1~(
1f+
1f,
1g.
1$2
1=3
1T3
1i4
0$6
0)6
1N7
1e7
1"9
1#:
1::
1Q;
1h<
1~=
1:?
1T@
1jA
1#C
18D
1QE
1iF
1!H
19I
1OJ
1gK
1#M
19N
1L6
1qU
1T"
1R"
1=$
0B$
0kP
0gP
1cP
0-X
0:^
0U^
0s^
00_
0g\
0%]
0@]
0^]
07[
0R[
0n[
0+\
0J\
0%Z
0@Z
0\Z
0vZ
0PX
0Fa
0lX
09W
1H_
1GX
0P_
0j_
0*`
0E`
0:_
0EY
0*Y
0_Y
1TW
1pW
0|]
1(
1&
17!
0\!
1/%
1oU
1i'
0k/
1k0
0M(
1i/
1f-
1g+
1g,
0h.
1%2
1>P
1?P
1=P
1U3
1j4
1)6
0*6
1f7
1#9
1;:
1R;
1i<
1!>
1;?
1;@
1U@
1kA
1$C
19D
1RE
1QF
1jF
0#H
1:I
1PJ
1GP
1HP
1hL
1$M
1AP
0BP
1:N
0EP
0M6
1M7
1dP
1S"
0kU
0,X
1B_
1^}
0'a
1`}
0a}
0)a
0r^
0WS
0XS
0/a
00a
1YS
02a
0]]
03a
07a
08a
09a
0;a
0I\
0<a
0@a
0Aa
0Ba
0Da
0Ea
0Ka
1G_
0H_
0x`
0y`
0)`
0\}
0]}
0!a
19_
06_
0La
08_
0@_
1<_
0A_
1=_
0$a
1'
1f1
0a/
1d0
1h.
1_-
1\+
1_,
047
1?*
0\*
0_.
0n.
1'2
16P
1@P
1M4
1k4
1*6
1+6
1h7
1y9
14;
1K<
1a=
1#>
14@
1MA
1cB
1zC
1;D
1JF
1bG
1$H
12J
1RJ
1aL
1IP
1zM
14O
1CP
1FP
0F7
1M(
0k0
1O7
08W
1A_
0<_
1Mc
0"a
0%a
0\x
0*a
0-a
01a
0Bs
05a
0Nr
0yn
0>a
03m
0^i
0Ia
0F_
0G_
0w`
0z`
0#}
0}`
14e
1-f
16T
0aS
1_c
0jh
0vg
09_
09e
1Ad
00|
05%
1M%
1J%
1H%
1G%
1E%
1D%
1C%
1B%
1@%
1?%
1>%
1=%
1R%
08%
1:%
1;%
19%
16%
07%
03'
1;(
1=(
1A(
1D(
1b/
0"(
0$(
0'(
1_.
0f(
09)
1](
1}2
0'3
1d5
1vQ
0+6
1,6
1a8
0z9
0<;
1y>
0>@
0kB
13E
0;E
1zH
1JK
0kL
146
1?6
1A6
1F6
0h.
1w)
0?*
1q/
1(0
0d0
1"Q
1'Q
0!)
0f-
0P7
0s"
1["
1^"
1`"
1a"
1c"
1d"
1e"
1f"
1h"
1i"
1j"
1k"
1V"
0p"
1n"
1m"
1o"
1r"
0q"
1DY
18_
17_
0``
0e`
19e
03c
0Hc
1aS
0^S
19_
0iw
06t
0'n
0ya
1F_
0AT
0-f
0="
1<"
0;"
0:"
19"
18"
17"
15"
14"
13"
12"
10"
1/"
1."
1-"
1+"
1*"
1("
1%"
1~!
06%
1O%
1N%
1L%
1K%
1I%
1F%
1A%
1<%
14%
1Q%
1P%
18%
0](
0b4
0,6
0w5
0{5
0h=
0iG
09J
0_.
1"(
1$(
1'(
0g,
1T)
0w)
0_-
1n.
1}.
1JP
12Q
0g+
0h7
1i8
1$:
0r"
1Y"
1Z"
1\"
1]"
1_"
1b"
1g"
1l"
1t"
1W"
1X"
1p"
0OX
0Ha
1Ia
1La
0\b
0u`
0%e
04e
1vg
1^S
0jS
16_
1-f
1ya
1>"
0<"
1:"
16"
11"
1,"
1)"
1'"
1&"
1$"
1#"
1""
1!"
09%
08%
04%
1S%
1w5
1{5
1](
0_,
1f(
1~.
0T)
0\+
1#0
180
1l0
147
1rQ
0a8
1KP
0#9
0;:
0;;
0R<
0o"
0p"
0t"
1U"
1[Z
1Ca
1Da
1Ea
0t`
0za
0_c
0<T
0#c
08c
1jh
1jS
0$e
0>"
0:"
09"
1}!
0<%
0;%
0:%
1`/
19)
1c0
1D7
0y9
04;
0R;
0i<
0#>
1"?
1<@
0l"
0m"
0n"
0H\
0=a
1>a
1Aa
1Ba
1^i
0Oc
0:e
0Bd
08"
07"
06"
0>%
0=%
1z9
0K<
0a=
1LP
0y>
0;?
0U@
0TA
0jB
0j"
0k"
1m[
1:a
1;a
1<a
1'n
0s`
13m
05"
04"
0A%
0@%
0?%
1<;
1h=
04@
0MA
1MP
0kA
0$C
0;D
1:E
1RF
0g"
0h"
0i"
0\]
04a
15a
18a
19a
0r`
1yn
03"
02"
01"
0C%
0B%
1>@
0cB
0zC
03E
1NP
0RE
0jF
0$H
0#I
0e"
0f"
1$]
11a
12a
13a
0q`
1Nr
00"
0/"
0F%
0E%
0D%
1kB
0JF
0bG
0zH
0:I
0RJ
1QK
1iL
0IP
0b"
0c"
0d"
1*a
0q^
0,a
1-a
10a
16t
1Bs
0."
0-"
0,"
0I%
0H%
0G%
1;E
1iG
02J
1OP
0JK
0aL
0$M
0#N
0;O
0CP
0FP
0_"
0`"
0a"
1"a
1%a
19^
1(a
1)a
1iw
0p`
0+"
0*"
0)"
0L%
0K%
0J%
19J
0zM
1PP
04O
0f1
0'2
1&3
1<O
0@P
0\"
0]"
0^"
1z`
0|`
0(`
1}`
10|
0o`
1\x
0("
0'"
0&"
0O%
0N%
0M%
1kL
13'
0}2
1QP
0U3
0k4
06P
0Y"
0Z"
0["
1#}
1w`
1y`
0n`
0%"
0$"
0#"
0Q%
0P%
0M4
0d5
1RP
0vQ
1'3
0W"
0X"
0m`
1AT
0""
0!"
0R%
1b4
0V"
0~!
0S%
1"'
0U"
1c$
0}!
1"
#940000
0!
0H"
0%'
#960000
1!
1H"
1%'
0:(
0W(
0>6
1TS
0gV
1<X
1IW
1eW
0[(
0D6
1''
1('
1.'
00'
04'
0;'
0e'
10(
0^+
0c+
08?
0_P
1SP
1YP
0^P
1fP
0lP
0oP
0wP
1zP
0zU
1AV
1>T
1;V
0=V
1@T
0?T
1vU
1L\
1|U
13V
0U}
15V
1IX
1W}
1:V
07V
0FV
0GV
10X
1<W
1b&
0]P
1TP
1tQ
0*'
01'
08'
1?'
0U'
1I'
0&(
14(
0@(
1k(
1,3
1g4
1n8
1A;
1C@
1pB
1nG
1>J
0,(
0H(
1M)
0#6
1K6
1|=
1OE
1!M
0K(
0i/
0j0
1a+
0h/
1I7
0K7
1|>
1MF
1}M
1d-
1d/
0f/
0g0
1k1
1i5
026
1|9
1P<
1RA
1!D
1!I
1OK
1;P
09?
0DR
1gP
0`P
0qP
0yP
0-(
1/(
0I(
1L(
1$6
0{P
1tU
1`$
1\P
0GX
0TW
0pW
1mU
0oU
1YU
1K\
0@`
0b\
0;]
0h[
0A\
0qZ
0gX
1iV
0e_
04^
1{W
1aW
0kW
02W
0k^
02[
0;Z
18X
0BX
1[W
0?Y
1kV
1@_
1ZW
0W^
0`]
0'Z
0.X
1HX
0+Y
1UW
1qW
0R\
0+]
0X[
01\
0aZ
0VX
0T_
00`
0dY
1WW
0YW
1sW
0$^
1O_
16V
1M_
10!
0.%
03%
11%
0X&
0V&
0Y&
0^&
0]&
0vP
0aP
0rU
1n'
1kP
1vP
0h'
0~(
0f,
0g.
0$2
0=3
0T3
0i4
0N7
0e7
0"9
0#:
0::
0Q;
0h<
0~=
0T@
0jA
0#C
08D
0QE
0iF
0!H
09I
0OJ
0gK
0#M
09N
0='
1m'
1%6
0'6
1f'
1H(
1z(
1;3
1~8
1P;
1R@
1!C
1}G
1MJ
0/(
0L(
0f+
0$6
0L6
1h/
1":
0:?
1k/
1i/
0)6
036
0M7
0T"
0O"
1Q"
0;$
0=$
0:$
0?$
0@$
1,X
1E_
1H_
0@_
0=_
1J\
0WX
0[W
1-X
1GX
1*Y
1TW
1pW
02_
0']
0T[
0-\
0]Z
0RX
0,`
0`Y
0UW
0~]
1J_
0L_
0?_
1va
1:^
1U^
1s^
10_
1g\
1%]
1@]
1^]
17[
1R[
1n[
1+\
1%Z
1@Z
1\Z
1vZ
1PX
1Fa
1lX
19W
1P_
1j_
1*`
1E`
1:_
1EY
1_Y
1|]
0D_
0(
1%
0#
07!
05!
04!
0Z!
0Y!
0T%
06&
0W%
09&
0V%
08&
0t%
0v%
0w%
1)%
1$'
0i'
1!)
1P7
0%2
0&3
0<O
0?P
0=P
0j4
0f7
1;;
1R<
0!>
0"?
0<@
1TA
1jB
09D
0:E
0RF
0QF
1#H
1#I
0PJ
0QK
0iL
0HP
0hL
1#N
1BP
0:N
1;O
1EP
0>'
0>P
0AP
0DP
0GP
0i8
0$:
1)6
0i/
0;@
1h,
0~.
1a/
0q/
0(0
0l0
0JP
0"Q
0'Q
0*6
0M(
0k/
0O7
06#
08$
03#
05$
04#
06$
0v#
0t#
0s#
1M"
18W
1=_
1<_
1G_
1``
1e`
1u`
1<T
13c
1Hc
0Ad
1$e
0:T
1I\
1@_
0H_
1OX
1Ha
1XS
1_}
1a}
1]}
1ua
0^}
09^
1'a
0`}
0(a
1r^
1WS
1q^
1,a
1/a
0$]
0YS
1]]
1\]
14a
17a
0m[
0:a
1H\
1=a
1@a
0[Z
0Ca
1Ka
1x`
1)`
1\}
1|`
1(`
1!a
0DY
07_
1$a
1e$
0O
0M
0L
0|!
0z!
0y!
0W!
0U!
0T!
1.
17%
1p
0?'
1*6
0`/
0;(
0=(
0A(
0D(
0b/
0#0
080
0KP
02Q
1+6
0h,
1~.
0a/
1q/
1(0
1l0
1JP
1"Q
1'Q
1q"
0``
0e`
0u`
0<T
03c
0Hc
1Ad
0$e
1:T
0F_
1\b
1t`
1#c
18c
1Bd
0G_
1;"
07%
0+6
0c0
0LP
0rQ
1,6
0RP
1`/
1;(
1=(
1A(
1D(
1b/
1#0
180
1KP
12Q
0q"
0\b
0t`
0#c
08c
0Bd
1m`
0ya
1za
1s`
1:e
1F_
0;"
14%
1RP
0MP
0,6
0w5
0{5
1c0
1LP
1rQ
1t"
0za
0s`
0:e
1ya
1r`
0m`
1>"
0"'
04%
0NP
1w5
1{5
1MP
0c$
0t"
0r`
1q`
0"
0>"
1"'
0OP
1NP
1c$
0q`
1p`
1"
0PP
1OP
0p`
1o`
0QP
1PP
0o`
1n`
0RP
1QP
0n`
1m`
1RP
0m`
0"'
0c$
0"
1"'
1c$
1"
#980000
0!
0H"
0%'
#1000000
