--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Wishbone_Controller.twx Wishbone_Controller.ncd -o
Wishbone_Controller.twr Wishbone_Controller.pcf -ucf Wishbone_Controller.ucf

Design file:              Wishbone_Controller.ncd
Physical constraint file: Wishbone_Controller.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_uart_rx   |    1.396(R)|      SLOW  |   -0.118(R)|      SLOW  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
a_to_g<0>    |        15.181(R)|      SLOW  |         5.350(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<1>    |        14.052(R)|      SLOW  |         5.375(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<2>    |        12.672(R)|      SLOW  |         4.924(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<3>    |        12.615(R)|      SLOW  |         4.539(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<4>    |        13.315(R)|      SLOW  |         4.674(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<5>    |        13.125(R)|      SLOW  |         4.611(R)|      FAST  |i_clk_BUFGP       |   0.000|
a_to_g<6>    |        12.556(R)|      SLOW  |         4.271(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<0>        |         9.128(R)|      SLOW  |         3.709(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<1>        |         9.671(R)|      SLOW  |         3.991(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<2>        |         9.066(R)|      SLOW  |         3.653(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<3>        |         8.968(R)|      SLOW  |         3.604(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<4>        |         8.883(R)|      SLOW  |         3.556(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<5>        |         9.016(R)|      SLOW  |         3.652(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<6>        |         8.948(R)|      SLOW  |         3.589(R)|      FAST  |i_clk_BUFGP       |   0.000|
en<7>        |         9.238(R)|      SLOW  |         3.756(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_uart_tx    |        12.172(R)|      SLOW  |         5.437(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_addr<0> |        10.091(R)|      SLOW  |         4.323(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_addr<1> |        11.469(R)|      SLOW  |         5.083(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_cyc     |        12.096(R)|      SLOW  |         5.516(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<0> |        10.510(R)|      SLOW  |         4.466(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<1> |         9.938(R)|      SLOW  |         4.151(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<2> |        10.944(R)|      SLOW  |         4.846(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<3> |        10.170(R)|      SLOW  |         4.286(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<4> |         9.257(R)|      SLOW  |         3.778(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<5> |         9.168(R)|      SLOW  |         3.727(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<6> |         9.513(R)|      SLOW  |         3.904(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<7> |         9.423(R)|      SLOW  |         3.884(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<8> |         9.908(R)|      SLOW  |         4.153(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<10>|        10.130(R)|      SLOW  |         4.296(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<11>|        10.167(R)|      SLOW  |         4.280(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<12>|        10.067(R)|      SLOW  |         4.219(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<14>|        10.446(R)|      SLOW  |         4.476(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_stb     |        11.678(R)|      SLOW  |         5.243(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_we      |        11.704(R)|      SLOW  |         5.200(R)|      FAST  |i_clk_BUFGP       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.365|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 06 18:02:37 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4591 MB



