<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/tc5.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tc5.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samr21_2include_2instance_2tc5_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMR21_TC5_INSTANCE_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMR21_TC5_INSTANCE_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========== Register definition for TC5 peripheral ========== */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TC5_CTRLA              (0x42003400U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TC5_READREQ            (0x42003402U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TC5_CTRLBCLR           (0x42003404U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TC5_CTRLBSET           (0x42003405U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TC5_CTRLC              (0x42003406U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TC5_DBGCTRL            (0x42003408U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TC5_EVCTRL             (0x4200340AU) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TC5_INTENCLR           (0x4200340CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TC5_INTENSET           (0x4200340DU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TC5_INTFLAG            (0x4200340EU) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TC5_STATUS             (0x4200340FU) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_COUNT      (0x42003410U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_CC0        (0x42003418U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_CC1        (0x4200341AU) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_COUNT      (0x42003410U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_CC0        (0x42003418U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_CC1        (0x4200341CU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_COUNT       (0x42003410U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_PER         (0x42003414U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_CC0         (0x42003418U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_CC1         (0x42003419U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a36f2f5adaa216f7e2d6f351a4237b0b5">   74</a></span>&#160;<span class="preprocessor">#define REG_TC5_CTRLA              (*(RwReg16*)0x42003400U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a7dcbe635a0ab680601fe0ff754473be0">   75</a></span>&#160;<span class="preprocessor">#define REG_TC5_READREQ            (*(RwReg16*)0x42003402U) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a03620420f6220c74b2af9877d7515857">   76</a></span>&#160;<span class="preprocessor">#define REG_TC5_CTRLBCLR           (*(RwReg8 *)0x42003404U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a10c61f89faec9e7c619ac274808d7a22">   77</a></span>&#160;<span class="preprocessor">#define REG_TC5_CTRLBSET           (*(RwReg8 *)0x42003405U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ae16aad8469e26ec6a24e9c4dfc5de774">   78</a></span>&#160;<span class="preprocessor">#define REG_TC5_CTRLC              (*(RwReg8 *)0x42003406U) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a2bd0ebe3f5a205d00730b70f4725094c">   79</a></span>&#160;<span class="preprocessor">#define REG_TC5_DBGCTRL            (*(RwReg8 *)0x42003408U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a6c4910cd3213e47d9d76a1024c3688bb">   80</a></span>&#160;<span class="preprocessor">#define REG_TC5_EVCTRL             (*(RwReg16*)0x4200340AU) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#aaebdd97b315232f561552586ca65238a">   81</a></span>&#160;<span class="preprocessor">#define REG_TC5_INTENCLR           (*(RwReg8 *)0x4200340CU) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a81334a898c261d5fdf7f97ee7918b125">   82</a></span>&#160;<span class="preprocessor">#define REG_TC5_INTENSET           (*(RwReg8 *)0x4200340DU) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a0bcc5d7cf40d3b43a00eba853224e2bd">   83</a></span>&#160;<span class="preprocessor">#define REG_TC5_INTFLAG            (*(RwReg8 *)0x4200340EU) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a3c06987126a6226210e7196f84bff2f1">   84</a></span>&#160;<span class="preprocessor">#define REG_TC5_STATUS             (*(RoReg8 *)0x4200340FU) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#aca48651342c6095ce0678522106952b6">   85</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_COUNT      (*(RwReg16*)0x42003410U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#adeb0a01a1e964be87b5f5616ecae982d">   86</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_CC0        (*(RwReg16*)0x42003418U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ac311a74865044a332483f5fe300f0847">   87</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT16_CC1        (*(RwReg16*)0x4200341AU) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ad03e8573951c9fca5edec5470bea0763">   88</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_COUNT      (*(RwReg  *)0x42003410U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#abd975e5f793b61f099e970a6381a071e">   89</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_CC0        (*(RwReg  *)0x42003418U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#acef420d6ce5f220f693ea690df5c7b00">   90</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT32_CC1        (*(RwReg  *)0x4200341CU) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a928e868195d74eed096d2354e360aee8">   91</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_COUNT       (*(RwReg8 *)0x42003410U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a4a852a08add96ebd2f8ac73140eac869">   92</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_PER         (*(RwReg8 *)0x42003414U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ae376099626a29b16e49fdf83c6c27e69">   93</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_CC0         (*(RwReg8 *)0x42003418U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#afac369a178a8928f5cf497c37d84f7c3">   94</a></span>&#160;<span class="preprocessor">#define REG_TC5_COUNT8_CC1         (*(RwReg8 *)0x42003419U) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ========== Instance parameters for TC5 peripheral ========== */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a7a51527028dcba53c1fc9c7caa9ab645">   98</a></span>&#160;<span class="preprocessor">#define TC5_CC8_NUM                 2        // Number of 8-bit Counters</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ad57163d5bbb95b850aa8931ef5c945a8">   99</a></span>&#160;<span class="preprocessor">#define TC5_CC16_NUM                2        // Number of 16-bit Counters</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a5e861d34ab4f3d5708203740e2b1a0aa">  100</a></span>&#160;<span class="preprocessor">#define TC5_CC32_NUM                2        // Number of 32-bit Counters</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a8e0e424a68d69901866e69ecc5bf7693">  101</a></span>&#160;<span class="preprocessor">#define TC5_DITHERING_EXT           0        // Dithering feature implemented</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a908c1ead80b0e7ff06a645e71f65265e">  102</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_MC_0            31</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a87791c2f8c62298aa83651697818f3e1">  103</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_MC_1            32</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a204b3998ba479bf07a8db489e9650541">  104</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_MC_LSB          31</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a692322474a2b287cba3796488c5a6413">  105</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_MC_MSB          32</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#ac3e27c26e40693ed61518069a73d5aff">  106</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_MC_SIZE         2</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a3f7a9a8732424784ba0018d60645727f">  107</a></span>&#160;<span class="preprocessor">#define TC5_DMAC_ID_OVF             30       // Indexes of DMA Overflow trigger</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a25b3cb4e09b20cf13df58d7690bfec53">  108</a></span>&#160;<span class="preprocessor">#define TC5_GCLK_ID                 28       // Index of Generic Clock</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a6c3ec100d058db8315ec36bb5b340b8c">  109</a></span>&#160;<span class="preprocessor">#define TC5_MASTER                  0</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a6089d4b6320af19171e5375b24b02b99">  110</a></span>&#160;<span class="preprocessor">#define TC5_OW_NUM                  2        // Number of Output Waveforms</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#a01babbe90bea6d106301c4773fc7b55a">  111</a></span>&#160;<span class="preprocessor">#define TC5_PERIOD_EXT              0        // Period feature implemented</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc5_8h.html#af095eec0d3296e21b9d3049911693c5e">  112</a></span>&#160;<span class="preprocessor">#define TC5_SHADOW_EXT              0        // Shadow feature implemented</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TC5_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
