// Seed: 1816133244
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2
);
  wire id_4;
  always id_4 = id_4;
  integer id_6;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input wire id_6,
    output wor id_7,
    output supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20,
    output supply1 id_21,
    output wor id_22
);
  assign id_22 = id_10;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_13
  );
endmodule
