###################################
#     POST_CTS Block design       #
#     SUNEDU-Le Thanh Tuan        #
###################################
### Load design setting
set step "post_cts"
post_cts
set previous_step "cts"
cts
### Note: check and update variable in for ./rm_setup/design_info_setup.tcl for your block
source ./rm_setup/design_info_setup.tcl 
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/design_info_setup.tcl

source ./rm_setup/setup.tcl
Warning: Application option 'abstract.allow_all_level_abstract' will be made block-scoped in the upcoming 2019.12 release. (ABS-549)
Synopsys CES ICCII/FC Workshop
The following aliases are available:
 _activate_scenarios           set_scenario_status -active true
 _all_active_scenarios         get_scenarios -filter "active==true"
 _create_boundary              set_attribute [current_design] boundary 
 _full_lib_report              report_lib_cells -columns {name area dont_touch valid_purposes} -objects  [get_lib_cells]
 a                             source -echo scripts/common_settings.tcl
 h                             history
 l                             list_blocks
 o                             open_block
 rq                            report_qor -summary -include {setup hold electrical_drc design_stats}
ces: Synopsys CES ICCII/FC Workshop - useful procedures
 _foreach_active_scenario # iterate through all active scenarios and apply <args>
 _foreach_scenario    # iterate through all scenarios and apply <args>
 _set_active_scenarios # specifies the active scenarios (all others become inactive)
 aa                   # always ask - Searches Synopsys help for both commands and application options/variables
 ces_help             # print list of CES useful aliases and procedures
 gui                  # Start or stop the GUI
 view                 # Display output of any command in a separate Tk window.
 vman                 # If GUI has been started, show man page using GUI, else using view

RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/setup.tcl

### Copy nlib:
set NLIB "nlib/$DESIGN_LIBRARY"
nlib/bslice_post_cts.nlib
if {[file exist $NLIB]} {sh rm -rf $NLIB}
if {[file exist nlib/$Previous_nlib]} {sh cp -rf  nlib/$Previous_nlib $NLIB} else {echo "Previous design does not exist, please check again"}
### Open design
open_lib $NLIB
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/nlib/bslice_post_cts.nlib' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_1p9m_tech.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_lvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_hvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_rvt.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_sram_lp.ndm' (FILE-007)
Information: Loading library file '/home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/ref/lib/CLIBs/saed32_iodrivers.ndm' (FILE-007)
{bslice_post_cts.nlib}
open_block $DESIGN_NAME
Information: User units loaded from library 'saed32_lvt|saed32_lvt_std' (LNK-040)
Information: Abstract view of design bslice is read-only. No merge needed. (ABS-280)
Opening block 'bslice_post_cts.nlib:bslice.design' in edit mode
{bslice_post_cts.nlib:bslice.design}
link_block
Using libraries: bslice_post_cts.nlib saed32_1p9m_tech saed32_lvt saed32_hvt saed32_rvt saed32_sram_lp saed32_iodrivers
Visiting block bslice_post_cts.nlib:bslice.design
Design 'bslice' was successfully linked.
1
#########################################
## Update ABS or ETM for sub block 
set BLOCK_TYPE "single"
single
if {$BLOCK_TYPE != "single"} {
 set sub1_name "bslice"
 set sub2_name "risc_core"
 set sub1_abs [sh realpath ../${sub1_name}/nlib/${sub1_name}_post_cts.nlib]
 set sub2_abs [sh realpath ../${sub2_name}/nlib/${sub2_name}_post_cts.nlib]
 stop_gui ; close_block -f
 set_ref_libs -clear

 foreach lib $REFERENCE_LIBRARY {
   set_ref_libs -add $lib
 }
 set_ref_libs -add $sub1_abs
 set_ref_libs -add $sub2_abs

 open_block $DESIGN_NAME
 link_block -rebind -force

}
#################################
## MCMM Setup, 
## create mmmc again if needed
source ./scripts/mmmc/create_mcmm.tcl
Created scenario ss_Cmax_125c_func for mode func and corner ss_Cmax_125c
All analysis types are activated.
Scenario ss_Cmax_125c_func (mode func corner ss_Cmax_125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Information: Timer using 4 threads
Information: RDE mode is turned on. (TIM-124)
Created scenario ss_Cmax_m40c_func for mode func and corner ss_Cmax_m40c
All analysis types are activated.
Scenario ss_Cmax_m40c_func (mode func corner ss_Cmax_m40c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 35 (UIC-034)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 36 (UIC-034)
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 37 (UIC-034)
Warning: Redefining clock 'SYS_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 39 (UIC-034)
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 40 (UIC-034)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 41 (UIC-034)
Warning: Redefining clock 'SD_DDR_CLK'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 42; /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/scenario_func.ss_125c.tcl, line 20 (UIC-034)
Warning: Redefining clock 'SD_DDR_CLKn'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 43; /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/scenario_func.ss_125c.tcl, line 22 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 49 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 54 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 59 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 64 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 69 (UIC-034)
Warning: Redefining clock 'virtual1__no_clock_'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 73 (UIC-034)
Warning: Redefining clock 'virtual1_SYS_CLK.9_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 78 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 97 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 102 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 107 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 112 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 117 (UIC-034)
Warning: Redefining clock 'virtual2__no_clock_'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 121 (UIC-034)
Warning: Redefining clock 'virtual2_SYS_CLK.10_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 126 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 145 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 150 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 155 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 160 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.7_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 165 (UIC-034)
Warning: Redefining clock 'virtual3_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 170 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 189 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.top_f'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 194 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_2x_CLK.top_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 199 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_2x_CLK.11_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 204 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.8_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 209 (UIC-034)
Warning: Redefining clock 'virtual4_SYS_CLK.6_r'.  
        Previously defined at: /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/Data_In/Constraint/bslice/mode_func.tcl, line 214 (UIC-034)
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
Created scenario ss_Cmax_m40c_test for mode test and corner ss_Cmax_m40c
All analysis types are activated.
Scenario ss_Cmax_m40c_test (mode test corner ss_Cmax_m40c) is active for setup/leakage_power/max_transition/max_capacitance/min_capacitance analysis.
1
##################################
source ./rm_setup/icc2_pnr_setup.tcl
RM-info : Running script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

set HORIZONTAL_ROUTING_LAYER_LIST "M1 M3 M5 M7 M9"
set VERTICAL_ROUTING_LAYER_LIST   "M2 M4 M6 M8"
set MIN_ROUTING_LAYER	  	  "M1"
set MAX_ROUTING_LAYER 		  "M8"
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_common_setup.tcl

RM-info: Completed script /home/shtp/SUNEDU/PD_K2_EXAM_ThaiHoangLuan/Work/Design/rm_setup/icc2_pnr_setup.tcl

#### Clock setting
synthesize_clock_trees -propagate_only  ;# active clock propagated 
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2024-01-05 13:41:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 735 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Timer using 8 threads
Information: Corner ss_Cmax_125c: no PVT mismatches. (PVT-032)
Information: Corner ss_Cmax_m40c: no PVT mismatches. (PVT-032)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
 Run time for cts 00:00:02.53u 00:00:00.00s 00:00:00.88e: 
Information: Ending 'synthesize_clock_trees' (FLW-8001)
Information: Time: 2024-01-05 13:41:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 798 MB (FLW-8100)
1
compute_clock_latency                   ;# compute clock latency for virtual clock
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103859 nets, 0 global routed, 84 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: The RC mode used is CTO(RDE) for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103856, routed nets = 84, across physical hierarchy nets = 0, parasitics cached nets = 85, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      No          --      --      --      --   --
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   No          --      --      --      --   --
SYS_CLK      Yes     0.6804  0.6804  0.7566  0.7566   ss_Cmax_125c
SYS_CLK      Yes     0.9046  0.9046  1.0115  1.0115   ss_Cmax_m40c
SDRAM_CLK    No          --      --      --      --   --
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   No          --      --      --      --   --
SD_DDR_CLKn  No          --      --      --      --   --
virtual1_SYS_CLK.top_r No      --      --      --      -- --
virtual1_SYS_CLK.top_f No      --      --      --      -- --
virtual1_SYS_2x_CLK.top_r No      --      --      --      -- --
virtual1_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual1_SYS_CLK.6_r No      --      --      --      -- --
virtual1__no_clock_ No      --      --      --      -- --
virtual1_SYS_CLK.9_r No      --      --      --      -- --
virtual2_SYS_CLK.top_r No      --      --      --      -- --
virtual2_SYS_CLK.top_f No      --      --      --      -- --
virtual2_SYS_2x_CLK.top_r No      --      --      --      -- --
virtual2_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual2_SYS_CLK.6_r No      --      --      --      -- --
virtual2__no_clock_ No      --      --      --      -- --
virtual2_SYS_CLK.10_r No      --      --      --      -- --
virtual3_SYS_CLK.top_r No      --      --      --      -- --
virtual3_SYS_CLK.top_f No      --      --      --      -- --
virtual3_SYS_2x_CLK.top_r No      --      --      --      -- --
virtual3_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual3_SYS_CLK.7_r No      --      --      --      -- --
virtual3_SYS_CLK.6_r No      --      --      --      -- --
virtual4_SYS_CLK.top_r No      --      --      --      -- --
virtual4_SYS_CLK.top_f No      --      --      --      -- --
virtual4_SYS_2x_CLK.top_r No      --      --      --      -- --
virtual4_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual4_SYS_CLK.8_r No      --      --      --      -- --
virtual4_SYS_CLK.6_r No      --      --      --      -- --

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      No          --      --      --      --   --
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   No          --      --      --      --   --
SYS_CLK      Yes     0.9046  0.9046  1.0115  1.0115   ss_Cmax_m40c
SDRAM_CLK    No          --      --      --      --   --
v_SDRAM_CLK  No          --      --      --      --   --
ate_clk      No          --      --      --      --   --
SD_DDR_CLK   No          --      --      --      --   --
SD_DDR_CLKn  No          --      --      --      --   --
virtual1_SYS_CLK.top_r No      --      --      --      -- --
virtual1_SYS_CLK.top_f No      --      --      --      -- --
virtual1__no_clock_ No      --      --      --      -- --
virtual1_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual1_SYS_CLK.6_r No      --      --      --      -- --
virtual1_SYS_CLK.9_r No      --      --      --      -- --
virtual2_SYS_CLK.top_r No      --      --      --      -- --
virtual2_SYS_CLK.top_f No      --      --      --      -- --
virtual2__no_clock_ No      --      --      --      -- --
virtual2_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual2_SYS_CLK.6_r No      --      --      --      -- --
virtual2_SYS_CLK.10_r No      --      --      --      -- --
virtual3_SYS_CLK.top_r No      --      --      --      -- --
virtual3_SYS_CLK.top_f No      --      --      --      -- --
virtual3__no_clock_ No      --      --      --      -- --
virtual3_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual3_SYS_CLK.7_r No      --      --      --      -- --
virtual3_SYS_CLK.6_r No      --      --      --      -- --
virtual4_SYS_CLK.top_r No      --      --      --      -- --
virtual4_SYS_CLK.top_f No      --      --      --      -- --
virtual4__no_clock_ No      --      --      --      -- --
virtual4_SYS_2x_CLK.11_r No      --      --      --      -- --
virtual4_SYS_CLK.8_r No      --      --      --      -- --
virtual4_SYS_CLK.6_r No      --      --      --      -- --

1
mark_clock_trees -fix_sinks -dont_touch ;# fix clock tree
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   ss_Cmax_125c_func	(Mode: func; Corner: ss_Cmax_125c)
   ss_Cmax_m40c_func	(Mode: func; Corner: ss_Cmax_m40c)
   ss_Cmax_m40c_test	(Mode: test; Corner: ss_Cmax_m40c)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Marking dont_touch attributes
Marking sinks physical_status attribubte as fixed
1
### active hold timing
set_scenario_status -hold true [get_scenarios *]
Scenario ss_Cmax_125c_func (mode func corner ss_Cmax_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario ss_Cmax_m40c_func (mode func corner ss_Cmax_m40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario ss_Cmax_m40c_test (mode test corner ss_Cmax_m40c) is active for setup/hold/leakage_power/max_transition/max_capacitance/min_capacitance analysis.
1
#### set cell type for hold fix
set_lib_cell_purpose -exclude hold [get_lib_cells]
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND3X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND4X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND4X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AND4X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ANTENNA_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO21X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO21X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO221X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO221X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO222X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO222X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO22X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AO22X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOBUFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOBUFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOBUFX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AODFFARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AODFFARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AODFFNARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AODFFNARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI21X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI21X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI221X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI221X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI222X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI222X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI22X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOI22X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOINVX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOINVX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:AOINVX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:BSLEX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:BSLEX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:BSLEX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:BUSKP_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPRX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPSX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPSX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLNPSX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPRX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPSX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPSX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CGLPPSX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:CLOAD1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DCAP_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DEC24X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DEC24X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DELLN1X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DELLN2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DELLN3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRQX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRQX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFSSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFSSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DHFILLH2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DHFILLHL2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:DHFILLHLHLS11_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:FADDX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:FADDX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:HADDX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:HADDX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:IBUFFX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:IBUFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:IBUFFX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:IBUFFX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:IBUFFX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:INVX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDAOX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDAOX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDAOX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDAOX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLANDX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORAOX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORAOX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORAOX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORAOX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:ISOLORX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRQX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRQX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LATCHX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LATCHX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LNANDX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:LNANDX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX21X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX21X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX41X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:MUX41X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND2X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND3X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND3X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND4X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NAND4X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NMT1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NMT2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NMT3_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR2X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR3X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR3X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR4X0_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NOR4X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA21X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA21X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA221X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA221X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA222X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA222X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA22X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OA22X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI21X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI21X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI221X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI221X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI222X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI222X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI22X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OAI22X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR3X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR4X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR4X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:OR4X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PGX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PGX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PGX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PMT1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PMT2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:PMT3_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRQX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRQX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRSSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRSSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RDFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRQX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRQX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRSSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRSSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:RSDFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASRSX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASRSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNARX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNARX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNASRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNASRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNASX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNASX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFSSRX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFSSRX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SDFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SHFILL128_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SHFILL1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SHFILL2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SHFILL3_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:SHFILL64_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEH_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEL_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TNBUFFX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XNOR2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XNOR2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XNOR3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XNOR3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XOR2X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XOR2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XOR3X1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:XOR3X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENCLX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENCLX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENCLX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENCLX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPENX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsup:LSUPX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLSSX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLSSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLSSX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLSSX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENCLX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENSSX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENSSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENSSX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENSSX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNENX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNSSX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNSSX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNSSX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNSSX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNX1_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_lsdn:LSDNX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOT2X16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOT2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOT2X32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOT2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOT2X8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOTX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOTX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOTX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOTX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:FOOTX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEAD2X16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEAD2X2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEAD2X32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEAD2X4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEAD2X8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEADX16_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEADX2_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEADX32_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEADX4_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_pg:HEADX8_LVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ANTENNA_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO21X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO21X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO221X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO221X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO222X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO222X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO22X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AO22X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOBUFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOBUFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOBUFX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AODFFARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AODFFARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AODFFNARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AODFFNARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI21X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI21X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI221X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI221X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI222X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI222X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI22X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOI22X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOINVX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOINVX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AOINVX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:BSLEX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:BSLEX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:BSLEX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:BUSKP_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CLOAD1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DCAP_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DEC24X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DEC24X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DELLN1X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DELLN2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DELLN3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRQX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRQX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFSSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFSSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DHFILLH2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DHFILLHL2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:DHFILLHLHLS11_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:FADDX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:FADDX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:HADDX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:HADDX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:IBUFFX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:IBUFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:IBUFFX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:IBUFFX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:IBUFFX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDAOX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDAOX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDAOX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDAOX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLANDX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORAOX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORAOX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORAOX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORAOX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ISOLORX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRQX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRQX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LATCHX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LATCHX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LNANDX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:LNANDX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX21X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX21X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX41X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:MUX41X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND2X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND3X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND3X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND4X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NAND4X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NMT1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NMT2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NMT3_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR2X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR3X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR3X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR4X0_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NOR4X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA21X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA21X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA221X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA221X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA222X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA222X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA22X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OA22X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI21X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI21X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI221X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI221X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI222X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI222X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI22X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OAI22X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR3X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR4X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR4X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:OR4X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PGX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PGX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PGX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PMT1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PMT2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:PMT3_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRQX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRQX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRSSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRSSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RDFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRSSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRSSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:RSDFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASRSX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASRSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNARX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNARX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNASRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNASRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNASX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNASX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFSSRX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFSSRX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SDFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SHFILL128_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SHFILL1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SHFILL2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SHFILL3_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:SHFILL64_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEH_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEL_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XNOR2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XNOR2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XNOR3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XNOR3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XOR2X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XOR2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XOR3X1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:XOR3X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENCLX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENCLX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENCLX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENCLX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPENX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsup:LSUPX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLSSX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLSSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLSSX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLSSX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENCLX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENSSX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENSSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENSSX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENSSX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNENX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNSSX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNSSX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNSSX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNSSX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNX1_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_lsdn:LSDNX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOT2X16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOT2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOT2X32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOT2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOT2X8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOTX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOTX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOTX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOTX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:FOOTX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEAD2X16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEAD2X2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEAD2X32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEAD2X4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEAD2X8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEADX16_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEADX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEADX32_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEADX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_pg:HEADX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND3X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND4X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND4X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AND4X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ANTENNA_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO21X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO21X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO221X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO221X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO222X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO222X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO22X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AO22X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOBUFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOBUFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOBUFX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AODFFARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AODFFARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AODFFNARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AODFFNARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI21X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI21X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI221X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI221X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI222X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI222X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI22X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOI22X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOINVX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOINVX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:AOINVX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:BSLEX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:BSLEX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:BSLEX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:BUSKP_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPRX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPSX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPSX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLNPSX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPRX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPSX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPSX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CGLPPSX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:CLOAD1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DCAP_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DEC24X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DEC24X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DELLN1X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DELLN2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DELLN3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRQX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRQX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFSSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFSSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DHFILLH2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DHFILLHL2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:DHFILLHLHLS11_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:FADDX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:FADDX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:HADDX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:HADDX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:IBUFFX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:IBUFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:IBUFFX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:IBUFFX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:IBUFFX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:INVX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDAOX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDAOX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDAOX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDAOX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLANDX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORAOX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORAOX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORAOX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORAOX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:ISOLORX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRQX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRQX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LATCHX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LATCHX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LNANDX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:LNANDX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX21X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX21X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX41X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:MUX41X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND2X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND3X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND3X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND4X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NAND4X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NMT1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NMT2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NMT3_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR2X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR3X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR3X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR4X0_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NOR4X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA21X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA21X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA221X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA221X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA222X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA222X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA22X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OA22X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI21X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI21X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI221X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI221X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI222X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI222X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI22X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OAI22X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR3X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR4X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR4X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:OR4X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PGX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PGX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PGX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PMT1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PMT2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:PMT3_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRQX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRQX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRSSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRSSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RDFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRSSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRSSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:RSDFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASRSX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASRSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNARX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNARX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNASRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNASRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNASX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNASX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFSSRX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFSSRX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SDFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SHFILL128_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SHFILL1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SHFILL2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SHFILL3_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:SHFILL64_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEH_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEL_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TNBUFFX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XNOR2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XNOR2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XNOR3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XNOR3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XOR2X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XOR2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XOR3X1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:XOR3X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENCLX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENCLX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENCLX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENCLX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPENX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsup:LSUPX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLSSX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLSSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLSSX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLSSX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENCLX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENSSX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENSSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENSSX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENSSX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNENX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNSSX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNSSX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNSSX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNSSX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNX1_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_lsdn:LSDNX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOT2X16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOT2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOT2X32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOT2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOT2X8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOTX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOTX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOTX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOTX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:FOOTX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEAD2X16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEAD2X2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEAD2X32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEAD2X4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEAD2X8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEADX16_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEADX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEADX32_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEADX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_pg:HEADX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP1RW64x32.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP1RW64x8.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP2RW128x16.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP2RW32x4.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP2RW64x32.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_sram_lp:SRAMLP2RW64x8.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:B4ISH1025_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:B4ISH1025_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:D4I1025_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:D4I1025_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:ISH1025_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:ISH1025_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER01.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER10.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER15.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER1.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER20.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER35.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER40.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER50.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER5.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:FILLER.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:BREAKCORE.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:CORNER.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:VDD_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:VSS_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:VDD_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:VSS_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:IOVDD_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:IOVSS_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:IOVDD_EW.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_iodrivers:IOVSS_NS.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include hold [get_lib_cells "*/NBUFFX2_HVT */NBUFFX4_HVT */NBUFFX8_HVT"]
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX2_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX4_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:NBUFFX8_HVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include hold [get_lib_cells "*/NBUFFX2_RVT */NBUFFX4_RVT */NBUFFX8_RVT"]
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX2_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX4_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX8_RVT.timing' is set in the current block 'bslice', because the actual library setting may not be overwritten. (ATTR-12)
1
### set common setting
set_app_options -name clock_opt.hold.effort -value high
clock_opt.hold.effort high
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
set_scenario_status -active true *
Scenario ss_Cmax_125c_func (mode func corner ss_Cmax_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario ss_Cmax_m40c_func (mode func corner ss_Cmax_m40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario ss_Cmax_m40c_test (mode test corner ss_Cmax_m40c) is active for setup/hold/leakage_power/max_transition/max_capacitance/min_capacitance analysis.
1
### Report timing summary before psyn
report_qor -summary > reports/timing_qor_before_psyn.summary
report_timing -max_paths 10 -nosplit -transition_time -nets > reports/timing_before_psyn_setup.rpt
report_timing -max_paths 10 -nosplit -transition_time -nets -delay_type min > reports/timing_before_psyn_hold.rpt
#### Post cts optimization command:
clock_opt -from final_opto
Information: Starting 'clock_opt -from final_opto' (FLW-8000)
Information: Time: 2024-01-05 13:42:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1100 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-01-05 13:42:01 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1129 MB (FLW-8100)

Information: The net parasitics of block bslice are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103859 nets, 0 global routed, 84 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149601 ohm/um, via_r = 0.507706 ohm/cut, c = 0.083153 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103856, routed nets = 84, across physical hierarchy nets = 0, parasitics cached nets = 103856, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    74 s (  0.02 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1136 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 105989 signal nets.

Clock-opt timing update complete          CPU:    74 s (  0.02 hr )  ELAPSE:    44 s (  0.01 hr )  MEM-PEAK:  1147 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Activity propagation will be performed for scenario ss_Cmax_m40c_test.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'test' and corner 'ss_Cmax_m40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_m40c_test (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.1995     5.5010     60   0.0349     0.3061     11
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.3482    80.8504    432   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.3482    80.8504    432   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1995     5.5010   5.5010     60   0.0349     0.3061     11        1     2.1469       41 14415423488
    2   *   0.3482    80.8504  80.8504    432   0.0000     0.0000      0        3     0.7790       16  488863904
    3   *   0.3482    80.8504  80.8504    432   0.0000     0.0000      0        3     0.7790       16  488863904
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3482    83.5855  83.5855    465   0.0349     0.3061     11        3     2.1518       41 14415423488    496706.78      92896       5070       9010
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.3482    83.5855  83.5855    465   0.0349     0.3061     11        3       41 14415423488    496706.78      92896
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Clock-opt initialization complete         CPU:   205 s (  0.06 hr )  ELAPSE:    65 s (  0.02 hr )  MEM-PEAK:  1413 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)


Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0863 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbab05000): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbab05000): 43848
Total 0.5472 seconds to load 95294 cell instances into cellmap
Moveable cells: 93153; Application fixed cells: 84; Macro cells: 0; User fixed cells: 2057
0 out of 103772 data nets is detail routed, 84 out of 85 clock nets are detail routed and total 103857 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0528, cell height 1.6935, cell area 3.5301 for total 93237 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1413
DFT optimization is skipped due to optimize_scan_chain being false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 5 Iter  1         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1413
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 5 Iter  2         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1422
Clock-opt optimization Phase 5 Iter  3         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1498
Clock-opt optimization Phase 5 Iter  4         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1498
Clock-opt optimization Phase 5 Iter  5         83.59       83.59      0.31        43     496706.78  14415423488.00       92896              0.02      1498

Clock-opt optimization Phase 6 Iter  1         83.55       83.55      0.31        15     496822.66  14429369344.00       92924              0.02      1498

CCL: Total Usage Adjustment : 1
INFO: Derive row count 94 from GR congestion map (376/4)
INFO: Derive col count 260 from GR congestion map (1043/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1767
Clock-opt optimization Phase 7 Iter  2         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1778
Clock-opt optimization Phase 7 Iter  3         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1778
Clock-opt optimization Phase 7 Iter  4         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1786
Clock-opt optimization Phase 7 Iter  5         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1786
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 7 Iter  6         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1794
Clock-opt optimization Phase 7 Iter  7         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1875
Clock-opt optimization Phase 7 Iter  8         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1875
Clock-opt optimization Phase 7 Iter  9         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 10         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 11         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 12         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 13         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 14         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 15         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.03      1986
Clock-opt optimization Phase 7 Iter 16         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization Phase 7 Iter 17         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization Phase 7 Iter 18         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization Phase 7 Iter 19         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization Phase 7 Iter 20         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 21         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.04      1986
Clock-opt optimization Phase 7 Iter 22         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      1986
Clock-opt optimization Phase 7 Iter 23         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      1986
Clock-opt optimization Phase 7 Iter 24         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      1986
Clock-opt optimization Phase 7 Iter 25         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      1986
Clock-opt optimization Phase 7 Iter 26         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      2026
Clock-opt optimization Phase 7 Iter 27         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      2026
Clock-opt optimization Phase 7 Iter 28         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      2026
Clock-opt optimization Phase 7 Iter 29         83.55       83.55      0.31        15     496810.47  14163332096.00       92924              0.05      2026

Clock-opt optimization Phase 8 Iter  1         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  2         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  3         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
bmap: stepx = stepy = 329112
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 8 Iter  4         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  5         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  6         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  7         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  8         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter  9         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter 10         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter 11         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter 12         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter 13         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034
Clock-opt optimization Phase 8 Iter 14         83.55       83.55      0.31        15     501459.00  14939063296.00       94898              0.05      2034

Clock-opt optimization Phase 9 Iter  1          0.34        0.34      0.31        15     501470.97  14946157568.00       94900              0.05      2034
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 10 Iter  1         0.34        0.34      0.31        15     496893.06  14479217664.00       93787              0.11      2132

Clock-opt optimization Phase 11 Iter  1         0.34        0.34      0.31        15     494484.78  14258235392.00       92638              0.11      2132
Clock-opt optimization Phase 11 Iter  2         0.34        0.34      0.31        15     494484.78  14258235392.00       92638              0.12      2132

Clock-opt optimization Phase 12 Iter  1         0.34        0.34      0.31        15     494088.59  13201169408.00       92638              0.13      2132
Corner Scaling is off, multiplier is 1.000000
Clock-opt optimization Phase 12 Iter  2         0.34        0.34      0.31        15     494088.59  13201169408.00       92638              0.13      2132
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  3         0.34        0.34      0.31        15     494088.59  13201169408.00       92638              0.13      2132
Clock-opt optimization Phase 12 Iter  4         0.34        0.34      0.31        15     494088.59  13201169408.00       92638              0.13      2132
Clock-opt optimization Phase 12 Iter  5         0.34        0.34      0.31        15     494088.59  13201169408.00       92638              0.13      2132

Clock-opt optimization Phase 13 Iter  1         0.34        0.34      0.31        15     494420.50  13238282240.00       92748              0.13      2132
Clock-opt optimization Phase 13 Iter  2         0.34        0.34      0.31        15     494420.50  13238282240.00       92748              0.13      2132
Clock-opt optimization Phase 13 Iter  3         0.34        0.34      0.31        15     494420.50  13238282240.00       92748              0.13      2132
Clock-opt optimization Phase 13 Iter  4         0.34        0.34      0.31        15     494420.50  13238282240.00       92748              0.13      2132



Clock-opt optimization Phase 16 Iter  1         0.34        0.34      0.31        15     494442.84  13238293504.00       92759              0.14      2132
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0895 seconds to build cellmap data
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0x9f03bad0): 8056
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0x9f03bad0): 8056
Total 0.5445 seconds to load 95157 cell instances into cellmap
Moveable cells: 93016; Application fixed cells: 84; Macro cells: 0; User fixed cells: 2057
0 out of 110186 data nets is detail routed, 84 out of 85 clock nets are detail routed and total 110271 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0412, cell height 1.6935, cell area 3.5110 for total 93100 placed and application fixed cells
Information: Current block utilization is '0.37230', effective utilization is '0.37558'. (OPT-055)
Warning: The app_option <place.coarse.enhanced_auto_density_control> will be deprecated in a future release. Please see <place.coarse.auto_density_control> for migration option.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Warning: The app_option <place.coarse.enhanced_auto_density_control> will be deprecated in a future release. Please see <place.coarse.auto_density_control> for migration option.
Start transferring placement data.
Warning: To enable pin track alignment feature, app option "place.legalize.enable_pin_color_alignment_check" needs to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0893 seconds to build cellmap data
Snapped 93016 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8111 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  126  Alloctr  130  Proc   16 
[End of Read DB] Total (MB): Used  133  Alloctr  137  Proc 8127 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  143  Alloctr  147  Proc 8127 
Net statistics:
Total number of nets     = 103504
Number of nets to route  = 102656
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 875
Number of nets with min-layer-mode soft-cost-low = 850
Number of nets with min-layer-mode soft-cost-medium = 25
Number of nets with max-layer-mode hard = 84
846 nets are fully connected,
 of which 846 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   51  Alloctr   53  Proc    0 
[End of Build All Nets] Total (MB): Used  195  Alloctr  201  Proc 8127 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  5.10	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc   18 
[End of Build Congestion map] Total (MB): Used  259  Alloctr  265  Proc 8145 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 102656, Total HPWL 3347143 microns
HPWL   0 ~   50 microns: Net Count    94518	Total HPWL      1106148 microns
HPWL  50 ~  100 microns: Net Count     2752	Total HPWL       188851 microns
HPWL 100 ~  200 microns: Net Count     1826	Total HPWL       266951 microns
HPWL 200 ~  300 microns: Net Count     1166	Total HPWL       287353 microns
HPWL 300 ~  400 microns: Net Count      658	Total HPWL       227445 microns
HPWL 400 ~  500 microns: Net Count      479	Total HPWL       212124 microns
HPWL 500 ~  600 microns: Net Count      292	Total HPWL       160019 microns
HPWL 600 ~  700 microns: Net Count      179	Total HPWL       116697 microns
HPWL 700 ~  800 microns: Net Count      190	Total HPWL       142262 microns
HPWL 800 ~  900 microns: Net Count      218	Total HPWL       184312 microns
HPWL 900 ~ 1000 microns: Net Count      109	Total HPWL       103111 microns
HPWL     > 1000 microns: Net Count      269	Total HPWL       351870 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used  129  Alloctr  131  Proc   18 
[End of Build Data] Total (MB): Used  263  Alloctr  269  Proc 8145 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  108  Alloctr  108  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  367  Alloctr  374  Proc 8241 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[End of Initial Routing] Stage (MB): Used   70  Alloctr   70  Proc  114 
[End of Initial Routing] Total (MB): Used  437  Alloctr  444  Proc 8356 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 27493 Max = 11 GRCs = 23044 (2.94%)
Initial. H routing: Dmd-Cap  = 27449 Max = 11 (GRCs =   4) GRCs = 23012 (5.87%)
Initial. V routing: Dmd-Cap  =    44 Max =  7 (GRCs =   1) GRCs =    32 (0.01%)
Initial. Both Dirs: Overflow = 32880 Max = 12 GRCs = 53348 (6.80%)
Initial. H routing: Overflow = 31943 Max = 10 (GRCs =   5) GRCs = 52313 (13.34%)
Initial. V routing: Overflow =   936 Max = 12 (GRCs =   1) GRCs =  1035 (0.26%)
Initial. M1         Overflow =  1936 Max = 10 (GRCs =   5) GRCs =  1040 (0.27%)
Initial. M2         Overflow =   888 Max = 12 (GRCs =   1) GRCs =   954 (0.24%)
Initial. M3         Overflow = 11209 Max =  5 (GRCs =   2) GRCs = 19299 (4.92%)
Initial. M4         Overflow =     9 Max =  1 (GRCs =  12) GRCs =    12 (0.00%)
Initial. M5         Overflow =  9075 Max =  4 (GRCs =  19) GRCs =  8019 (2.04%)
Initial. M6         Overflow =    36 Max =  2 (GRCs =   7) GRCs =    64 (0.02%)
Initial. M7         Overflow =  9722 Max =  3 (GRCs = 228) GRCs = 23955 (6.11%)
Initial. M8         Overflow =     2 Max =  1 (GRCs =   5) GRCs =     5 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3810 Max =  3 GRCs = 18452 (16.40%)
Initial. H routing: Overflow =  3791 Max =  3 (GRCs = 222) GRCs = 18401 (32.72%)
Initial. V routing: Overflow =    18 Max =  2 (GRCs =   8) GRCs =    51 (0.09%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max =  2 (GRCs =   1) GRCs =     2 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     2 Max =  2 (GRCs =   1) GRCs =    12 (0.02%)
Initial. M6         Overflow =    16 Max =  2 (GRCs =   7) GRCs =    44 (0.08%)
Initial. M7         Overflow =  3789 Max =  3 (GRCs = 222) GRCs = 18389 (32.70%)
Initial. M8         Overflow =     0 Max =  1 (GRCs =   3) GRCs =     3 (0.01%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3453065.39
Initial. Layer M1 wire length = 151117.02
Initial. Layer M2 wire length = 934180.90
Initial. Layer M3 wire length = 1125908.48
Initial. Layer M4 wire length = 216439.92
Initial. Layer M5 wire length = 639713.71
Initial. Layer M6 wire length = 77821.97
Initial. Layer M7 wire length = 289246.13
Initial. Layer M8 wire length = 18637.26
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 718741
Initial. Via VIA12SQ_C count = 350133
Initial. Via VIA23SQ_C count = 292195
Initial. Via VIA34SQ_C count = 30432
Initial. Via VIA45SQ_C count = 28394
Initial. Via VIA56SQ_C count = 9657
Initial. Via VIA67SQ_C count = 6607
Initial. Via VIA78SQ_C count = 1322
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 13:49:45 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:23 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:23 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:24 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:24 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:24 Elapsed real time: 0:00:09
[rtOvlpParts] Elapsed real time: 0:00:10 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:10 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr    9  Proc    2 
[End of Phase1 Routing] Total (MB): Used  445  Alloctr  454  Proc 8358 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    34 Max = 2 GRCs =    33 (0.00%)
phase1. H routing: Dmd-Cap  =    34 Max = 2 (GRCs =  1) GRCs =    33 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   764 Max = 2 GRCs =   995 (0.13%)
phase1. H routing: Overflow =   759 Max = 2 (GRCs =  9) GRCs =   989 (0.25%)
phase1. V routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
phase1. M1         Overflow =   600 Max = 2 (GRCs =  1) GRCs =   838 (0.21%)
phase1. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase1. M3         Overflow =    64 Max = 1 (GRCs = 64) GRCs =    64 (0.02%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =    57 Max = 2 (GRCs =  6) GRCs =    51 (0.01%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    38 Max = 2 (GRCs =  2) GRCs =    36 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    13 Max =  2 GRCs =    11 (0.01%)
phase1. H routing: Overflow =    12 Max =  2 (GRCs =  2) GRCs =    10 (0.02%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    12 Max =  2 (GRCs =  2) GRCs =    10 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3543634.94
phase1. Layer M1 wire length = 289047.40
phase1. Layer M2 wire length = 1000663.42
phase1. Layer M3 wire length = 1058921.21
phase1. Layer M4 wire length = 213211.04
phase1. Layer M5 wire length = 602314.53
phase1. Layer M6 wire length = 104929.50
phase1. Layer M7 wire length = 256309.08
phase1. Layer M8 wire length = 18236.25
phase1. Layer M9 wire length = 2.51
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 779951
phase1. Via VIA12SQ_C count = 390141
phase1. Via VIA23SQ_C count = 293689
phase1. Via VIA34SQ_C count = 41612
phase1. Via VIA45SQ_C count = 33266
phase1. Via VIA56SQ_C count = 12200
phase1. Via VIA67SQ_C count = 7655
phase1. Via VIA78SQ_C count = 1385
phase1. Via VIA89_C count = 3
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:24 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:59
[End of Whole Chip Routing] Stage (MB): Used  311  Alloctr  316  Proc  231 
[End of Whole Chip Routing] Total (MB): Used  445  Alloctr  454  Proc 8358 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.54 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 29.29 %
Peak    horizontal track utilization = 150.00 %

[GR: Done] Elapsed real time: 0:00:26 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:04
[GR: Done] Stage (MB): Used  373  Alloctr  383  Proc  247 
[GR: Done] Total (MB): Used  380  Alloctr  390  Proc 8358 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:26 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:05
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  247 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 8358 
Using per-layer congestion maps for congestion reduction.
Information: 40.16% of design has horizontal routing density above target_routing_density of 0.80.
Information: 13.97% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Old version of Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.88. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 93.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.38 to 0.63. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario ss_Cmax_125c_func timingCorner ss_Cmax_125c
INFO: Using corner ss_Cmax_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773 (4.633 nominal)  MaxRC = 0.168325
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
****** eLpp weights (with caps)
Number of nets: 103500, of which 103415 non-clock nets
Number of nets with 0 toggle rate: 864
Max toggle rate = 0.392157, average toggle rate = 0.0567296
Max non-clock toggle rate = 0.197052
eLpp weight range = (0, 9.47064)
*** 6774 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 103500
Amt power = 0.1
Non-default weight range: (0.9, 23.0596)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=ss_Cmax_m40c_test
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Old version of Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.88. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 42% done.
coarse place 50% done.
coarse place 58% done.
coarse place 67% done.
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.78495e+10
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 1: 8 
Moved 90964 out of 95173 cells, ratio = 0.955775
Total displacement = 230228.765625(um)
Max displacement = 145.182800(um), bslice_pre/ctmTdsLR_4_64025 (193.520004, 388.231995, 0) => (270.124115, 319.653290, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.66(um)
  0 ~  20% cells displacement <=      0.99(um)
  0 ~  30% cells displacement <=      1.30(um)
  0 ~  40% cells displacement <=      1.61(um)
  0 ~  50% cells displacement <=      1.95(um)
  0 ~  60% cells displacement <=      2.36(um)
  0 ~  70% cells displacement <=      2.86(um)
  0 ~  80% cells displacement <=      3.58(um)
  0 ~  90% cells displacement <=      4.84(um)
  0 ~ 100% cells displacement <=    145.18(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103503 nets, 0 global routed, 84 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149791 ohm/um, via_r = 0.507762 ohm/cut, c = 0.083060 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096721 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103500, routed nets = 84, across physical hierarchy nets = 0, parasitics cached nets = 103500, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 16 Iter  2         0.54        0.54      0.31        62     494442.84  13238293504.00       92759              0.16      2363
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0921 seconds to build cellmap data
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0x9f03bad0): 8056
INFO: creating 76(r) x 106(c) GridCells YDim 8.36 XDim 16.4556
INFO: number of GridCells (0x9f03bad0): 8056
Total 0.5368 seconds to load 95157 cell instances into cellmap, 90964 cells are off site row
Moveable cells: 93016; Application fixed cells: 84; Macro cells: 0; User fixed cells: 2057
0 out of 110186 data nets is detail routed, 84 out of 85 clock nets are detail routed and total 110271 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0412, cell height 1.6935, cell area 3.5110 for total 93100 placed and application fixed cells
INFO: total number of constant pins: 4150
INFO: constant pins which are scan-pins: 4114
INFO: constant pins that are not scan-pins: 36
Clock-opt optimization Phase 16 Iter  3         0.54        0.54      0.31        62     494442.84  13238293504.00       92759              0.16      2363
Clock-opt optimization Phase 16 Iter  4         0.54        0.54      0.31        62     494442.84  13238293504.00       92759              0.16      2363
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place DRC cache options have changed.
Outdated cache file, starting new Place cache for 'bslice_post_cts.nlib:bslice.design'
Access DRC cache options have changed.
Outdated cache file, starting new Access cache for 'bslice_post_cts.nlib:bslice.design'
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Adjusting SRAMLP1RW64x32 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP1RW64x8 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW128x16 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW32x4 to a multi-height library cell. (LGL-336)
Information: Adjusting SRAMLP2RW64x32 to a multi-height library cell. (LGL-336)
Note - message 'LGL-336' limit (5) exceeded. Remainder will be suppressed.
Information: Running high density optimizations.
Information: Legalizing 93037 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
Information: Extraction observers are detached as design net change threshold is reached.
10 references with the lowest legality passing rate:
OA22X1_HVT: 16.7% (1 / 6)
NAND4X0_RVT: 24.7% (59 / 239)
AOI22X2_RVT: 25.0% (1 / 4)
OA221X1_HVT: 25.0% (1 / 4)
OAI222X2_RVT: 25.0% (1 / 4)
OR2X2_HVT: 25.0% (1 / 4)
OR4X1_HVT: 25.0% (1 / 4)
AO222X1_RVT: 28.3% (108 / 381)
OR4X1_RVT: 28.6% (2 / 7)
AO222X1_LVT: 30.6% (3386 / 11051)
================ Displacement Report =================
Area: placed=1284415, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1357842/3615053 sites = 37.56%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95194 (93037 placed, 0 unplaced, 2157 fixed)
        Number of cells moved: 90934 (95.52%)   Orientation changes only: 50
    Average cell displacement: 0.4259 um (AW: 0.4334 um = 0.2592 rh)
        RMS cell displacement: 0.5028 um (AW: 0.5091 um = 0.3045 rh)
        Max cell displacement: 3.8091 um = 2.2782 rh
           Max displaced cell: HFSINV_4_1060 (1076.94 475.176)
Number of large displacements: 0
 Large displacement threshold: 3.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    OR4X1_HVT          :    0.86674  (1)
    AO221X1_HVT        :    0.81815  (1)
    IBUFFX16_LVT       :    0.78168  (1)
    OA22X2_RVT         :    0.76285  (1)
    AND3X1_HVT         :    0.75986  (2)
    OR4X1_RVT          :    0.72255  (2)
    OAI21X2_HVT        :    0.70438  (2)
    AND4X2_LVT         :    0.68625  (2)
    NOR3X2_LVT         :    0.67830  (2)
    NAND3X0_HVT        :    0.67119  (1)
======================================================
Place Cache save: 10488 elements -- 0 drcFail 10488 drcOk
Place Cache save: 44 special-case elements referenced 1 cases
Place Cache save: 223 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 10911 elements -- 4105 drcFail 6806 drcOk
Access Cache save: 44 special-case elements referenced 1 cases
Access Cache save: 223 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 10488
NPLDRC Place Cache: hit rate  93.1%  (10488 / 151717)
NPLDRC Access Cache: unique cache elements 10911
NPLDRC Access Cache: hit rate  92.9%  (10911 / 152742)
Completed Legalization, Elapsed time =   0: 0:28 
Moved 90934 out of 95194 cells, ratio = 0.955249
Total displacement = 45854.097656(um)
Max displacement = 5.168000(um), HFSINV_4_1060 (1076.943970, 475.175995, 4) => (1075.119995, 471.832001, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.23(um)
  0 ~  30% cells displacement <=      0.32(um)
  0 ~  40% cells displacement <=      0.40(um)
  0 ~  50% cells displacement <=      0.49(um)
  0 ~  60% cells displacement <=      0.58(um)
  0 ~  70% cells displacement <=      0.67(um)
  0 ~  80% cells displacement <=      0.76(um)
  0 ~  90% cells displacement <=      0.84(um)
  0 ~ 100% cells displacement <=      5.17(um)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103524 nets, 0 global routed, 84 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149791 ohm/um, via_r = 0.507762 ohm/cut, c = 0.083156 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096780 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103521, routed nets = 84, across physical hierarchy nets = 0, parasitics cached nets = 103521, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0928 seconds to build cellmap data
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa8123800): 43848
INFO: creating 126(r) x 348(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa8123800): 43848
Total 0.5415 seconds to load 95178 cell instances into cellmap
Moveable cells: 93037; Application fixed cells: 84; Macro cells: 0; User fixed cells: 2057
0 out of 110207 data nets is detail routed, 84 out of 85 clock nets are detail routed and total 110292 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0410, cell height 1.6935, cell area 3.5105 for total 93121 placed and application fixed cells
Clock-opt optimization Phase 18 Iter  1         9.58        9.58      0.31       152     494469.53  13243994112.00       92780              0.17      2363

Clock-opt optimization Phase 19 Iter  1         9.58        9.58      0.31       152     494469.53  13243994112.00       92780              0.17      2363

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2024-01-05 13:51:21 / Session: 0.17 hr / Command: 0.16 hr / Memory: 2364 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 9.58        9.58      0.31       152     494469.53  13243994112.00       92780              0.17      2363
Co-efficient Ratio Summary:
4.193421639975  6.578036421279  2.479637535716  7.744123040401  0.485050003748  3.179565863383  5.567215854587  2.894454687461  6.565921422931  9.017931605874  4545.112148733986  3.478179429722  8.122143685274  4.208848123831  8.115505907969
9.225026017066  4.623958312677  2.370229574477  7.184065119314  2.429406669096  8.752789964661  3.180723294414  6.578793524787  6.358918327387  1.135107796096  4175.683332070014  8.482451952160  0.063629975020  6.053666766345  8.842190621220
1.167950709787  8.473965034763  3.056715398777  7.977196503284  5.095897059611  1.512371470128  7.396892720513  5.512169127835  1.398268323440  5.190991433443  7849.786824560973  1.661387957553  5.363145581999  9.761256148734  7.087664210639
3.266767931626  3.326981486583  8.630185135646  7.928369707234  3.539122627003  7.326705045049  4.780240392817  3.631613985254  4.054410021006  6.110128071858  0097.383908065306  3.501069045407  0.781877125367  8.475412141826  3.540803792637
7.260982399003  4.062628549753  4.638171951187  9.918716702249  5.051365679662  1.502757061856  2.611981344610  3.618147031210  7.158167566166  6.748606482210  8364.789445575620  4.111319757704  2.115278133806  5.048367034594  7.245791240933
6.848439400841  9.711154931619  6.014924474871  0.010406569190  9.534590768921  9.704170951209  1.590006744354  6.609231742681  4.269005647888  0.719321422482  5839.275775335048  7.020680016827  1.600667671734  3.371464699395  6.270769636178
5.277268390409  7.263765244508  6.953270778108  4.665627330909  7.940979555807  2.613699311313  9.776351007217  0.962526375159  4.741769165935  2.220932010170  4598.966004915196  6.676095253173  8.333633493832  9.243116162169  1.831628221424
2.252773121400  8.210408275649  4.162803501160  8.669382920195  6.928426031325  8.584450248025  5.136313593595  2.135357375634  5.120128282030  7.751834753000  6667.925833003135  3.357917020800  8.163753277371  8.848096031125  4.829277110550
3.386714951185  2.542123082254  1.090076201899  1.233083171784  5.256074711099  8.585147436404  2.327646769794  3.493245469387  7.015511130236  9.723026982026  3922.369389501791  9.653652584087  7.812296214183  3.553266456509  4.379999536029
1.367026436613  0.202092039139  9.784714906667  4.674574240473  1.712747214219  8.159207400444  3.314146371380  4.135242843613  3.099101043821  4.527905261031  0348.385185095623  4.011993226534  3.639249763367  4.031542747093  6.415058627411
3.361564777108  2.469766559777  5.659210828340  1.896470123894  4.014638324531  6.104193421605  1.556578038173  7.302479839287  2.777744186328  4.010481150000  4856.997789833784  5.506656704587  2.893628187461  6.565447817863  9.017838405874
3.104670811197  9.863439553399  6.078123918523  2.744205641123  8.318115607392  9.699225056682  2.464624050064  1.382370421226  9.387184028497  3.142425506669  1281.570903964661  3.129165244414  6.577967024787  6.358434712219  1.135004596096
3.734141005434  0.148443835822  0.450064494813  0.206050469766  3.458842299621  2.201167950775  9.678473967786  2.243056917040  2.387977159881  2.845091997059  7434.331621870128  7.335236904888  5.511334727835  1.398785818372  5.190898233443
6.408244597924  9.731622761409  4.385364910001  9.999768959148  7.347087763210  6.393266767907  8.063326983131  4.288630387880  5.817928322885  2.343535222627  1350.145055445049  4.729684576182  3.630888885254  4.054937721006  6.110028371858
9.655457085829  3.063562431900  8.820782639845  3.678472113341  8.263540902792  6.377260982365  2.834062614253  8.674638367665  2.919918746280  2.495057465679  7944.321007461856  2.650325528985  3.617312131210  7.158684236577  6.748505082210
7.958456266621  6.204172685560  9.392116933582  8.065076668234  5.947245890240  9.336848439499  4.489711154902  0.686017024445  2.200010640581  1.909546790768  0533.093581151209  1.539442697479  6.608408842681  4.269522288346  0.719227422482
4.446379476481  0.487070492661  8.271601135326  7.343309451099  3.956270837336  1.785277268389  4.677263765211  6.996956370745  2.994665861652  9.097952179555  9396.902000511313  9.715797950332  0.961793475159  4.741286706493  2.220838010170
3.104351378861  1.966626805712  3.088334190948  8.329271102162  1.691831796121  4.242252773111  5.678210408235  1.914165903561  6.128669525642  1.956930626031  4572.873861448025  5.175759446610  2.134522075634  5.120645741234  7.751713553000
5.220004197359  1.353318285279  6.508164332022  3.718876083731  1.254829368010  5.503386714941  2.422542123053  1.661093176272  7.011233226493  7.845268274711  1212.874558636404  2.366082612819  3.492410169387  7.015038699899  9.723906982026
2.507546870057  7.919614161661  9.627813980969  1.833581351556  5.094379098936  0.291367026425  4.590202092084  6.499787814951  1.774674712762  4.731724947214  3412.448618600444  3.353582224405  4.134417843613  3.099628686197  4.527883961031

Clock-opt final QoR
___________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.2076     1.6292     33   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.1374     8.1754    363   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.1374     8.1754    363   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2076     1.6292   1.6292     33   0.0000     0.0000      0       30     2.4371      122 13243994112
    2   *   0.1374     8.1754   8.1754    363   0.0000     0.0000      0        2     0.0234       24  481020192
    3   *   0.1374     8.1754   8.1754    363   0.0000     0.0000      0        2     0.0234       24  480898176
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2076     9.5756   9.5756    386   0.0000     0.0000      0       31     2.4542      122 13243994112    494469.53      92780       5277       9019
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2076     9.5756   9.5756    386   0.0000     0.0000      0       31      122 13243994112    494469.53      92780

Clock-opt command complete                CPU:  3345 s (  0.93 hr )  ELAPSE:   602 s (  0.17 hr )  MEM-PEAK:  2363 MB
Clock-opt command statistics  CPU=3271 sec (0.91 hr) ELAPSED=558 sec (0.15 hr) MEM-PEAK=2.308 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Last Legalizer Used: Advanced
Global-route-opt command begin                   CPU:  3346 s (  0.93 hr )  ELAPSE:   602 s (  0.17 hr )  MEM-PEAK:  2363 MB
INFO: Last Legalizer Used: Advanced
INFO: Concurrent Legalization and Optimization (CLO) Enabled

Global-route-opt timing update complete          CPU:  3346 s (  0.93 hr )  ELAPSE:   602 s (  0.17 hr )  MEM-PEAK:  2363 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario ss_Cmax_125c_func.
Information: Activity propagation will be performed for scenario ss_Cmax_m40c_test.
Information: Doing activity propagation for mode 'func' and corner 'ss_Cmax_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_125c_func (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Doing activity propagation for mode 'test' and corner 'ss_Cmax_m40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario ss_Cmax_m40c_test (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario ss_Cmax_m40c_func identical to that on ss_Cmax_125c_func (POW-006)
INFO: Switching Activity propagation took     0.00000 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.2076     1.6292     33   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.1374     8.1754    363   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.1374     8.1754    363   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2076     1.6292   1.6292     33   0.0000     0.0000      0       30     2.4371      122 13236781056
    2   *   0.1374     8.1754   8.1754    363   0.0000     0.0000      0        2     0.0234       24  456124992
    3   *   0.1374     8.1754   8.1754    363   0.0000     0.0000      0        2     0.0234       24  456124992
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2076     9.5756   9.5756    386   0.0000     0.0000      0       31     2.4542      122 13236781056    494469.53      92780       5277       9019
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.2076     9.5756   9.5756    386   0.0000     0.0000      0       31      122 13236781056    494469.53      92780
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Global-route-opt initialization complete         CPU:  3481 s (  0.97 hr )  ELAPSE:   622 s (  0.17 hr )  MEM-PEAK:  2363 MB
INFO: ALMap's advanced rules are not enabled
INFO: ALMap is activating all rules (including PG/advanced rules)
Information: ALMap mode is on
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place Cache read: 10488 elements -- 0 drcFail 10488 drcOk
Place Cache read: 223 libcells referenced from 4 libs
Place Cache read: 44 special-case elements referenced 1 cases
Place Cache read: used 8 of 292 total secDefs
Access Cache read: 10911 elements -- 4105 drcFail 6806 drcOk
Access Cache read: 223 libcells referenced from 4 libs
Access Cache read: 44 special-case elements referenced 1 cases
Access Cache read: used 8 of 292 total secDefs
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule cts_spacing...
Information: Enabling hard placement rule pg_drc...
Information: Cellmap context awareness is 100% of the current design
Information: 90707 cells are added to cellmap context (for block bslice)
INFO: creating 94(r) x 261(c) nypdGridCells adjYDim 6.688 (5.016) adjXDim 6.688 (5.016)
INFO: number of GridCells (0xbc05b920): 24534
INFO: extracted primary site defs: unit 
initInstances softBlockage 0 clkIsFixed 0
CLO multi-threading is turned ON
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 1]
APS-MCMM: Hold scenario grouping = [0 1 1]
APS-MCMM: Leakage scenario grouping = [0 1 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_BSLICE, scopeHier=, psn=VDD_LOW_SW;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD_LOW_SW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VDD_LOW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000
Hold Voltages:
  Supply Net = VDD_LOW_SW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VDD_LOW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000
Unique Voltages in Design:  0.0000 0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: auto-mv setup started.
{_snps_autoNdr_power}
INFO: Last Legalizer Used: Advanced

Global-route-opt optimization Phase 1 Iter  1         13.56       13.56      0.00      1081     494469.53  13236781056.00       92780              0.17      2363
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7832 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Read DB] Stage (MB): Used  125  Alloctr  127  Proc   16 
[End of Read DB] Total (MB): Used  132  Alloctr  135  Proc 7848 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  143  Alloctr  145  Proc 7848 
Net statistics:
Total number of nets     = 103525
Number of nets to route  = 103437
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 875
Number of nets with min-layer-mode soft-cost-low = 850
Number of nets with min-layer-mode soft-cost-medium = 25
Number of nets with max-layer-mode hard = 84
86 nets are fully connected,
 of which 86 are detail routed and 0 are global routed.
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   51  Alloctr   53  Proc    0 
[End of Build All Nets] Total (MB): Used  195  Alloctr  198  Proc 7848 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.82	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   63  Alloctr   64  Proc    0 
[End of Build Congestion map] Total (MB): Used  259  Alloctr  263  Proc 7848 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 103437, Total HPWL 3362104 microns
HPWL   0 ~   50 microns: Net Count    95340	Total HPWL      1123386 microns
HPWL  50 ~  100 microns: Net Count     2724	Total HPWL       186954 microns
HPWL 100 ~  200 microns: Net Count     1819	Total HPWL       266135 microns
HPWL 200 ~  300 microns: Net Count     1158	Total HPWL       286037 microns
HPWL 300 ~  400 microns: Net Count      656	Total HPWL       226664 microns
HPWL 400 ~  500 microns: Net Count      481	Total HPWL       212802 microns
HPWL 500 ~  600 microns: Net Count      298	Total HPWL       163049 microns
HPWL 600 ~  700 microns: Net Count      174	Total HPWL       113680 microns
HPWL 700 ~  800 microns: Net Count      192	Total HPWL       143834 microns
HPWL 800 ~  900 microns: Net Count      214	Total HPWL       181546 microns
HPWL 900 ~ 1000 microns: Net Count      109	Total HPWL       103322 microns
HPWL     > 1000 microns: Net Count      272	Total HPWL       354695 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used  130  Alloctr  132  Proc    0 
[End of Build Data] Total (MB): Used  263  Alloctr  267  Proc 7848 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  439  Alloctr  444  Proc 7848 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[End of Initial Routing] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Initial Routing] Total (MB): Used  510  Alloctr  515  Proc 7848 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  = 27559 Max = 8 GRCs = 23353 (2.98%)
Initial. H routing: Dmd-Cap  = 27531 Max = 8 (GRCs =   1) GRCs = 23330 (5.95%)
Initial. V routing: Dmd-Cap  =    28 Max = 2 (GRCs =   5) GRCs =    23 (0.01%)
Initial. Both Dirs: Overflow = 32837 Max = 6 GRCs = 55843 (7.12%)
Initial. H routing: Overflow = 32541 Max = 6 (GRCs =   1) GRCs = 55272 (14.09%)
Initial. V routing: Overflow =   296 Max = 5 (GRCs =   1) GRCs =   571 (0.15%)
Initial. M1         Overflow =  2714 Max = 5 (GRCs =  10) GRCs =  3641 (0.93%)
Initial. M2         Overflow =   250 Max = 5 (GRCs =   1) GRCs =   495 (0.13%)
Initial. M3         Overflow = 11574 Max = 6 (GRCs =   1) GRCs = 19744 (5.03%)
Initial. M4         Overflow =     3 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
Initial. M5         Overflow =  7909 Max = 5 (GRCs =   1) GRCs =  7351 (1.87%)
Initial. M6         Overflow =    31 Max = 2 (GRCs =   4) GRCs =    59 (0.02%)
Initial. M7         Overflow = 10344 Max = 3 (GRCs = 175) GRCs = 24536 (6.26%)
Initial. M8         Overflow =    11 Max = 1 (GRCs =  11) GRCs =    11 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  3769 Max =  3 GRCs = 18186 (16.17%)
Initial. H routing: Overflow =  3755 Max =  3 (GRCs = 169) GRCs = 18140 (32.25%)
Initial. V routing: Overflow =    14 Max =  2 (GRCs =   4) GRCs =    46 (0.08%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =   3) GRCs =     3 (0.01%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =  13) GRCs =    13 (0.02%)
Initial. M6         Overflow =    13 Max =  2 (GRCs =   4) GRCs =    41 (0.07%)
Initial. M7         Overflow =  3753 Max =  3 (GRCs = 169) GRCs = 18127 (32.23%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3458252.56
Initial. Layer M1 wire length = 98729.86
Initial. Layer M2 wire length = 911129.76
Initial. Layer M3 wire length = 1118721.94
Initial. Layer M4 wire length = 161869.82
Initial. Layer M5 wire length = 680840.03
Initial. Layer M6 wire length = 158396.28
Initial. Layer M7 wire length = 307596.45
Initial. Layer M8 wire length = 20968.43
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 724663
Initial. Via VIA12SQ_C count = 353643
Initial. Via VIA23SQ_C count = 294545
Initial. Via VIA34SQ_C count = 30056
Initial. Via VIA45SQ_C count = 26352
Initial. Via VIA56SQ_C count = 12117
Initial. Via VIA67SQ_C count = 6562
Initial. Via VIA78SQ_C count = 1387
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 13:52:02 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:12
20% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:12
30% of nets complete Elapsed cpu time: 0:00:32 Elapsed real time: 0:00:13
40% of nets complete Elapsed cpu time: 0:00:33 Elapsed real time: 0:00:13
50% of nets complete Elapsed cpu time: 0:00:33 Elapsed real time: 0:00:13
60% of nets complete Elapsed cpu time: 0:00:34 Elapsed real time: 0:00:13
70% of nets complete Elapsed cpu time: 0:00:35 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:35 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:36 Elapsed real time: 0:00:13
[rtOvlpParts] Elapsed real time: 0:00:15 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:15 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr    9  Proc    0 
[End of Phase1 Routing] Total (MB): Used  518  Alloctr  525  Proc 7848 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  = 14548 Max = 2 GRCs = 14535 (1.85%)
phase1. H routing: Dmd-Cap  = 14524 Max = 2 (GRCs = 11) GRCs = 14513 (3.70%)
phase1. V routing: Dmd-Cap  =    24 Max = 2 (GRCs =  2) GRCs =    22 (0.01%)
phase1. Both Dirs: Overflow =  3963 Max = 4 GRCs = 18969 (2.42%)
phase1. H routing: Overflow =  3898 Max = 2 (GRCs = 26) GRCs = 18861 (4.81%)
phase1. V routing: Overflow =    64 Max = 4 (GRCs =  1) GRCs =   108 (0.03%)
phase1. M1         Overflow =  2179 Max = 2 (GRCs = 17) GRCs =  3564 (0.91%)
phase1. M2         Overflow =    58 Max = 4 (GRCs =  1) GRCs =    77 (0.02%)
phase1. M3         Overflow =    83 Max = 2 (GRCs =  4) GRCs =   537 (0.14%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    62 Max = 2 (GRCs =  1) GRCs =    66 (0.02%)
phase1. M6         Overflow =     2 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase1. M7         Overflow =  1573 Max = 2 (GRCs =  4) GRCs = 14694 (3.75%)
phase1. M8         Overflow =     3 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  1556 Max =  2 GRCs = 14707 (13.07%)
phase1. H routing: Overflow =  1552 Max =  2 (GRCs =  4) GRCs = 14677 (26.10%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs = 30) GRCs =    30 (0.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M6         Overflow =     2 Max =  1 (GRCs = 10) GRCs =    10 (0.02%)
phase1. M7         Overflow =  1551 Max =  2 (GRCs =  4) GRCs = 14672 (26.09%)
phase1. M8         Overflow =     1 Max =  1 (GRCs = 18) GRCs =    18 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3517688.27
phase1. Layer M1 wire length = 189795.69
phase1. Layer M2 wire length = 962475.17
phase1. Layer M3 wire length = 1083116.13
phase1. Layer M4 wire length = 176671.98
phase1. Layer M5 wire length = 647377.16
phase1. Layer M6 wire length = 151763.79
phase1. Layer M7 wire length = 284351.80
phase1. Layer M8 wire length = 22136.55
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 759442
phase1. Via VIA12SQ_C count = 375462
phase1. Via VIA23SQ_C count = 293720
phase1. Via VIA34SQ_C count = 37773
phase1. Via VIA45SQ_C count = 30030
phase1. Via VIA56SQ_C count = 13362
phase1. Via VIA67SQ_C count = 7556
phase1. Via VIA78SQ_C count = 1538
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Jan  5 13:52:17 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:04
[rtOvlpParts] Elapsed real time: 0:00:05 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:05 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Phase2 Routing] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Phase2 Routing] Total (MB): Used  521  Alloctr  529  Proc 7848 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    65 Max = 1 GRCs =    65 (0.01%)
phase2. H routing: Dmd-Cap  =    65 Max = 1 (GRCs = 65) GRCs =    65 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  2108 Max = 2 GRCs =  3417 (0.44%)
phase2. H routing: Overflow =  2108 Max = 2 (GRCs = 13) GRCs =  3417 (0.87%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =  2034 Max = 2 (GRCs = 12) GRCs =  3344 (0.85%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    32 Max = 1 (GRCs = 32) GRCs =    32 (0.01%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =    37 Max = 2 (GRCs =  1) GRCs =    36 (0.01%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3522223.40
phase2. Layer M1 wire length = 195232.25
phase2. Layer M2 wire length = 964721.50
phase2. Layer M3 wire length = 1083601.66
phase2. Layer M4 wire length = 178263.77
phase2. Layer M5 wire length = 645403.13
phase2. Layer M6 wire length = 152438.04
phase2. Layer M7 wire length = 280445.48
phase2. Layer M8 wire length = 22117.58
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 761845
phase2. Via VIA12SQ_C count = 376986
phase2. Via VIA23SQ_C count = 293877
phase2. Via VIA34SQ_C count = 38358
phase2. Via VIA45SQ_C count = 30171
phase2. Via VIA56SQ_C count = 13385
phase2. Via VIA67SQ_C count = 7530
phase2. Via VIA78SQ_C count = 1537
phase2. Via VIA89_C count = 1
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Jan  5 13:52:23 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  521  Alloctr  529  Proc 7848 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    54 Max = 1 GRCs =    54 (0.01%)
phase3. H routing: Dmd-Cap  =    54 Max = 1 (GRCs = 54) GRCs =    54 (0.01%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  1964 Max = 2 GRCs =  3272 (0.42%)
phase3. H routing: Overflow =  1964 Max = 2 (GRCs = 12) GRCs =  3272 (0.83%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =  1943 Max = 2 (GRCs = 11) GRCs =  3252 (0.83%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =    17 Max = 2 (GRCs =  1) GRCs =    16 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3521991.84
phase3. Layer M1 wire length = 193714.55
phase3. Layer M2 wire length = 964544.67
phase3. Layer M3 wire length = 1084196.66
phase3. Layer M4 wire length = 178320.73
phase3. Layer M5 wire length = 644981.66
phase3. Layer M6 wire length = 152173.70
phase3. Layer M7 wire length = 281805.06
phase3. Layer M8 wire length = 22254.80
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 761911
phase3. Via VIA12SQ_C count = 376921
phase3. Via VIA23SQ_C count = 293897
phase3. Via VIA34SQ_C count = 38400
phase3. Via VIA45SQ_C count = 30149
phase3. Via VIA56SQ_C count = 13421
phase3. Via VIA67SQ_C count = 7579
phase3. Via VIA78SQ_C count = 1543
phase3. Via VIA89_C count = 1
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:38 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:33 total=0:01:33
[End of Whole Chip Routing] Stage (MB): Used  388  Alloctr  394  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  521  Alloctr  529  Proc 7848 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.22 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 29.60 %
Peak    horizontal track utilization = 200.00 %

[GR: Done] Elapsed real time: 0:00:39 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:38 total=0:01:39
[GR: Done] Stage (MB): Used  449  Alloctr  457  Proc   16 
[GR: Done] Total (MB): Used  456  Alloctr  465  Proc 7848 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:41 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:40 total=0:01:41
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 7848 
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103524 nets, 103436 global routed, 84 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149791 ohm/um, via_r = 0.507762 ohm/cut, c = 0.083156 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096780 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103521, routed nets = 103520, across physical hierarchy nets = 0, parasitics cached nets = 103521, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: PCI_CLK
9: v_PCI_CLK
10: SYS_2x_CLK
11: SYS_CLK
12: SDRAM_CLK
13: v_SDRAM_CLK
14: SD_DDR_CLK
15: SD_DDR_CLKn
16: virtual1_SYS_CLK.top_r
17: virtual1_SYS_CLK.top_f
18: virtual1_SYS_2x_CLK.top_r
19: virtual1_SYS_2x_CLK.11_r
20: virtual1_SYS_CLK.6_r
21: virtual1__no_clock_
22: virtual1_SYS_CLK.9_r
23: virtual2_SYS_CLK.top_r
24: virtual2_SYS_CLK.top_f
25: virtual2_SYS_2x_CLK.top_r
26: virtual2_SYS_2x_CLK.11_r
27: virtual2_SYS_CLK.6_r
28: virtual2__no_clock_
29: virtual2_SYS_CLK.10_r
30: virtual3_SYS_CLK.top_r
31: virtual3_SYS_CLK.top_f
32: virtual3_SYS_2x_CLK.top_r
33: virtual3_SYS_2x_CLK.11_r
34: virtual3_SYS_CLK.7_r
35: virtual3_SYS_CLK.6_r
36: virtual4_SYS_CLK.top_r
37: virtual4_SYS_CLK.top_f
38: virtual4_SYS_2x_CLK.top_r
39: virtual4_SYS_2x_CLK.11_r
40: virtual4_SYS_CLK.8_r
41: virtual4_SYS_CLK.6_r
42: ate_clk
43: virtual3__no_clock_
44: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2290     0.7789     16   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    1  41   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1735    25.2355    425   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    2  41   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.1735    25.2355    425   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  17   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  24   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  31   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  37   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
    3  44   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2290     0.7789   0.7789     16   0.0000     0.0000      0      152     7.7934      714 13236781056
    2   *   0.1735    25.2355  25.2355    425   0.0000     0.0000      0       73     1.5966      291  456124992
    3   *   0.1735    25.2355  25.2355    425   0.0000     0.0000      0       73     1.5966      291  456124992
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2290    25.8750  25.8750    436   0.0000     0.0000      0      168     8.3864      714 13236781056    494469.53      92780       5277       9019
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.2290    25.8750  25.8750    436   0.0000     0.0000      0      168      714 13236781056    494469.53      92780

Global-route-opt Global-routing complete         CPU:  3638 s (  1.01 hr )  ELAPSE:   673 s (  0.19 hr )  MEM-PEAK:  2363 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario ss_Cmax_m40c_func (Mode func Corner ss_Cmax_m40c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  4.82	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 4: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 5: startup 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 5: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1         36.64       36.64      0.00      6267     494469.53  13236781056.00       92780              0.19      2933

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 5 Iter  1         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      2969
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 5 Iter  2         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3046
Global-route-opt optimization Phase 5 Iter  3         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 5 Iter  4         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 5 Iter  5         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3590
Global-route-opt optimization Phase 5 Iter  6         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3590
Global-route-opt optimization Phase 5 Iter  7         36.64       36.64      0.00      6267     494445.41  13232642048.00       92770              0.19      3590

Global-route-opt optimization Phase 6 Iter  1         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 6 Iter  2         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Global-route-opt optimization Phase 6 Iter  3         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Global-route-opt optimization Phase 6 Iter  4         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Global-route-opt optimization Phase 6 Iter  5         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 6 Iter  6         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.19      3590
Global-route-opt optimization Phase 6 Iter  7         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.20      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 6 Iter  8         36.64       36.64      0.00       156     496386.31  13248564224.00       93516              0.20      3590

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)
Global-route-opt optimization Phase 7 Iter  1         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.20      3590
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)

Global-route-opt optimization Phase 8 Iter  1         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.20      3590
Global-route-opt optimization Phase 8 Iter  2         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.20      3590
Global-route-opt optimization Phase 8 Iter  3         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.20      3590
Global-route-opt optimization Phase 8 Iter  4         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter  5         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter  6         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter  7         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter  8         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter  9         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter 10         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 8 Iter 11         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.21      3590
Global-route-opt optimization Phase 8 Iter 12         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.22      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 8 Iter 13         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.22      3590
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 8 Iter 14         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.22      3590
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 8 Iter 15         36.64       36.64      0.00       156     496209.66  13326423040.00       93486              0.22      3590
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)
Global-route-opt optimization Phase 9 Iter  1          0.13        0.13      0.00       156     496643.50  13677724672.00       93508              0.22      3590
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(N)

Global-route-opt optimization Phase 10 Iter  1         0.13        0.13      0.00       156     496643.50  13677724672.00       93508              0.22      3590
Global-route-opt optimization Phase 10 Iter  2         0.13        0.13      0.00       156     496643.50  13677724672.00       93508              0.23      3590

Global-route-opt optimization Phase 11 Iter  1         0.13        0.13      0.00       156     495265.00  13028911104.00       93508              0.24      3590

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 12 Iter  1         0.13        0.13      0.00       156     493909.66  12959771648.00       92939              0.24      3590
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2

Global-route-opt optimization Phase 13 Iter  1         0.13        0.13      0.00       156     493307.34  12930548736.00       92681              0.25      3590

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 14 Iter  1         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.25      3733
Global-route-opt optimization Phase 14 Iter  2         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.25      3733
Global-route-opt optimization Phase 14 Iter  3         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.25      3733
Global-route-opt optimization Phase 14 Iter  4         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 14 Iter  5         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter  6         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter  7         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter  8         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter  9         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 10         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 11         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 12         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 13         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 14         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Global-route-opt optimization Phase 14 Iter 15         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 14 Iter 16         0.13        0.13      0.00       156     493237.97  12925221888.00       92660              0.26      3733

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 15 Iter  1         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 15 Iter  2         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Global-route-opt optimization Phase 15 Iter  3         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 15 Iter  4         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 15 Iter  5         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Global-route-opt optimization Phase 15 Iter  6         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733
Global-route-opt optimization Phase 15 Iter  7         0.13        0.13      0.00       156     493240.50  12930520064.00       92661              0.26      3733

Global-route-opt optimization Phase 16 Iter  1         0.11        0.11      0.00       156     493338.84  12944000000.00       92678              0.26      3733
Global-route-opt optimization Phase 16 Iter  2         0.11        0.11      0.00       156     493338.84  12944000000.00       92678              0.26      3733


Information: 0 unfixed physical-only cells are removed post legalization
INFO: Advanced Legalizer Map and NDM objects are in sync
Information: OTF total size or move pass rate 99.7806% (110974/111218)
Information: OTF total add cell pass rate 99.5019% (41747/41956)
Place Cache save: 14879 elements -- 0 drcFail 14879 drcOk
Place Cache save: 49 special-case elements referenced 1 cases
Place Cache save: 274 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 15533 elements -- 5063 drcFail 10470 drcOk
Access Cache save: 49 special-case elements referenced 1 cases
Access Cache save: 274 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 14879
NPLDRC Place Cache: read cache elements 10488
NPLDRC Place Cache: hit rate  97.5%  (4393 / 175059)
NPLDRC Access Cache: unique cache elements 15533
NPLDRC Access Cache: read cache elements 10911
NPLDRC Access Cache: hit rate  97.4%  (4626 / 176238)
================ Displacement Report (CLO) =================
Block: bslice
Area: placed=1279966, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1353393/3615053 sites = 37.44%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95092 (92935 placed, 0 unplaced, 2157 fixed)
        Number of cells moved: 1378 (1.45%)   Orientation changes only: 108
    Average cell displacement: 0.0181 um (AW: 0.0228 um = 0.0136 rh)
        RMS cell displacement: 0.2075 um (AW: 0.2570 um = 0.1537 rh)
        Max cell displacement: 6.6880 um = 4.0000 rh
           Max displaced cell: gre_mt_inst_73506 (964.008 625.656)
Number of large displacements: 0
 Large displacement threshold: 4.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    IBUFFX32_LVT       :    0.86133  (3)
    IBUFFX4_RVT        :    0.83600  (2)
    NBUFFX32_HVT       :    0.78548  (175)
    DELLN1X2_LVT       :    0.68400  (2)
    DELLN1X2_HVT       :    0.52356  (9)
    AND4X2_RVT         :    0.45600  (1)
    INVX8_LVT          :    0.36818  (283)
    NBUFFX32_RVT       :    0.32337  (51)
    IBUFFX8_HVT        :    0.30400  (3)
    NBUFFX32_LVT       :    0.27339  (426)

 Largest average lib-cell displacement in [um] for large displaced cells, sorted by number of cells (number of cells):
    NBUFFX32_HVT       :    5.61427  (11)
    NBUFFX32_LVT       :    5.46907  (4)
    NBUFFX2_HVT        :    6.09264  (3)
    NBUFFX4_HVT        :    6.61200  (2)
    INVX0_HVT          :    5.77600  (1)
    NAND2X0_RVT        :    5.77600  (1)
======================================================

Global-route-opt route preserve complete         CPU:  4780 s (  1.33 hr )  ELAPSE:   929 s (  0.26 hr )  MEM-PEAK:  3733 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place DRC cache options have changed.
Outdated cache file, starting new Place cache for 'bslice_post_cts.nlib:bslice.design'
Access DRC cache options have changed.
Outdated cache file, starting new Access cache for 'bslice_post_cts.nlib:bslice.design'
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 92935 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
10 references with the lowest legality passing rate:
AND2X1_HVT: 100.0% (574 / 574)
AND2X1_LVT: 100.0% (281 / 281)
AND2X1_RVT: 100.0% (995 / 995)
AND2X2_HVT: 100.0% (2 / 2)
AND2X2_LVT: 100.0% (28 / 28)
AND2X2_RVT: 100.0% (13 / 13)
AND2X4_HVT: 100.0% (4 / 4)
AND2X4_LVT: 100.0% (9 / 9)
AND3X1_HVT: 100.0% (1 / 1)
AND3X1_LVT: 100.0% (71 / 71)
================ Displacement Report =================
Area: placed=1279966, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1353393/3615053 sites = 37.44%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95092 (92935 placed, 0 unplaced, 2157 fixed)
No cells moved
======================================================
Place Cache save: 6717 elements -- 0 drcFail 6717 drcOk
Place Cache save: 44 special-case elements referenced 1 cases
Place Cache save: 227 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 6891 elements -- 0 drcFail 6891 drcOk
Access Cache save: 44 special-case elements referenced 1 cases
Access Cache save: 227 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 6717
NPLDRC Place Cache: hit rate  90.6%  (6717 / 71334)
NPLDRC Access Cache: unique cache elements 6891
NPLDRC Access Cache: hit rate  90.4%  (6891 / 71686)
Legalization succeeded.
Total Legalizer CPU: 15.440
Total Legalizer Wall Time: 13.923
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  4796 s (  1.33 hr )  ELAPSE:   943 s (  0.26 hr )  MEM-PEAK:  3749 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 4: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      = 19499 

No. doRoutes           =   281 
No. doUnroutes         =   373 
No. redoRoutes         =     6 
No. redoUnroutes       =    13 
No. undoRoutes         =   280 
No. undoUnroutes       =   375 
No. commitRoutes       =     6 
No. commitUnroutes     =    10 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : bslice
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 13:57:08 2024
****************************************
P/G net name                         P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD_LOW                    1709/1709
Power net VDD_LOW_SW                 80601/95108
Ground net VSS                       80585/95092
--------------------------------------------------------------------------------
Information: connections of 29014 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr   10  Proc 9230 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Read DB] Stage (MB): Used  195  Alloctr  198  Proc   16 
[End of Read DB] Total (MB): Used  202  Alloctr  208  Proc 9246 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  213  Alloctr  218  Proc 9246 
Net statistics:
Total number of nets     = 103423
Number of nets to route  = 103335
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 840
Number of nets with min-layer-mode soft-cost-low = 815
Number of nets with min-layer-mode soft-cost-medium = 25
Number of nets with max-layer-mode hard = 84
13 nets are partially connected,
 of which 0 are detail routed and 13 are global routed.
99128 nets are fully connected,
 of which 86 are detail routed and 99042 are global routed.
3 nets have non-default rule _snps_autoNdr_power
	 3 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   49  Alloctr   52  Proc    0 
[End of Build All Nets] Total (MB): Used  262  Alloctr  271  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   61  Alloctr   61  Proc    0 
[End of Build Congestion map] Total (MB): Used  324  Alloctr  333  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 103335, Total HPWL 3391176 microns
HPWL   0 ~   50 microns: Net Count    95073	Total HPWL      1128937 microns
HPWL  50 ~  100 microns: Net Count     2718	Total HPWL       186210 microns
HPWL 100 ~  200 microns: Net Count     1956	Total HPWL       287560 microns
HPWL 200 ~  300 microns: Net Count     1239	Total HPWL       306167 microns
HPWL 300 ~  400 microns: Net Count      659	Total HPWL       227085 microns
HPWL 400 ~  500 microns: Net Count      477	Total HPWL       210847 microns
HPWL 500 ~  600 microns: Net Count      274	Total HPWL       149713 microns
HPWL 600 ~  700 microns: Net Count      157	Total HPWL       102215 microns
HPWL 700 ~  800 microns: Net Count      170	Total HPWL       127958 microns
HPWL 800 ~  900 microns: Net Count      216	Total HPWL       183665 microns
HPWL 900 ~ 1000 microns: Net Count      115	Total HPWL       108722 microns
HPWL     > 1000 microns: Net Count      281	Total HPWL       372097 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  129  Alloctr  132  Proc    0 
[End of Build Data] Total (MB): Used  331  Alloctr  340  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  508  Alloctr  516  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
10% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:07
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  512  Alloctr  521  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   985 Max = 11 GRCs =   360 (0.05%)
Initial. H routing: Dmd-Cap  =   985 Max = 11 (GRCs =  1) GRCs =   360 (0.09%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  4031 Max = 10 GRCs =  4328 (0.55%)
Initial. H routing: Overflow =  4026 Max = 10 (GRCs =  2) GRCs =  4324 (1.10%)
Initial. V routing: Overflow =     4 Max =  2 (GRCs =  1) GRCs =     4 (0.00%)
Initial. M1         Overflow =  3767 Max = 10 (GRCs =  2) GRCs =  4074 (1.04%)
Initial. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. M3         Overflow =   218 Max =  2 (GRCs =  7) GRCs =   211 (0.05%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =    37 Max =  2 (GRCs =  2) GRCs =    35 (0.01%)
Initial. M6         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3522156.49
Initial. Layer M1 wire length = 194462.50
Initial. Layer M2 wire length = 964098.41
Initial. Layer M3 wire length = 1085830.45
Initial. Layer M4 wire length = 177861.36
Initial. Layer M5 wire length = 644180.53
Initial. Layer M6 wire length = 151713.79
Initial. Layer M7 wire length = 281763.15
Initial. Layer M8 wire length = 22246.29
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 762648
Initial. Via VIA12SQ_C count = 377295
Initial. Via VIA23SQ_C count = 294072
Initial. Via VIA34SQ_C count = 38464
Initial. Via VIA45SQ_C count = 30181
Initial. Via VIA56SQ_C count = 13483
Initial. Via VIA67SQ_C count = 7603
Initial. Via VIA78SQ_C count = 1549
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 13:57:25 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:04
[rtOvlpParts] Elapsed real time: 0:00:05 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:05 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Phase1 Routing] Total (MB): Used  521  Alloctr  530  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    89 Max = 1 GRCs =    89 (0.01%)
phase1. H routing: Dmd-Cap  =    89 Max = 1 (GRCs = 89) GRCs =    89 (0.02%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1880 Max = 2 GRCs =  3242 (0.41%)
phase1. H routing: Overflow =  1880 Max = 2 (GRCs = 13) GRCs =  3242 (0.83%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =  1849 Max = 2 (GRCs = 13) GRCs =  3211 (0.82%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     2 Max =  1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3517599.31
phase1. Layer M1 wire length = 180737.84
phase1. Layer M2 wire length = 962677.65
phase1. Layer M3 wire length = 1103441.52
phase1. Layer M4 wire length = 175595.49
phase1. Layer M5 wire length = 636450.82
phase1. Layer M6 wire length = 150952.85
phase1. Layer M7 wire length = 285638.68
phase1. Layer M8 wire length = 22104.46
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 760823
phase1. Via VIA12SQ_C count = 375095
phase1. Via VIA23SQ_C count = 294823
phase1. Via VIA34SQ_C count = 38105
phase1. Via VIA45SQ_C count = 29899
phase1. Via VIA56SQ_C count = 13587
phase1. Via VIA67SQ_C count = 7756
phase1. Via VIA78SQ_C count = 1557
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Jan  5 13:57:30 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Phase2 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase2 Routing] Total (MB): Used  524  Alloctr  534  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    86 Max = 1 GRCs =    86 (0.01%)
phase2. H routing: Dmd-Cap  =    86 Max = 1 (GRCs = 86) GRCs =    86 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  1838 Max = 2 GRCs =  3182 (0.41%)
phase2. H routing: Overflow =  1838 Max = 2 (GRCs = 13) GRCs =  3182 (0.81%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =  1819 Max = 2 (GRCs = 13) GRCs =  3163 (0.81%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3517757.11
phase2. Layer M1 wire length = 180816.93
phase2. Layer M2 wire length = 962847.75
phase2. Layer M3 wire length = 1103430.55
phase2. Layer M4 wire length = 175578.60
phase2. Layer M5 wire length = 636381.44
phase2. Layer M6 wire length = 150937.80
phase2. Layer M7 wire length = 285641.19
phase2. Layer M8 wire length = 22122.85
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 760927
phase2. Via VIA12SQ_C count = 375165
phase2. Via VIA23SQ_C count = 294839
phase2. Via VIA34SQ_C count = 38121
phase2. Via VIA45SQ_C count = 29902
phase2. Via VIA56SQ_C count = 13582
phase2. Via VIA67SQ_C count = 7759
phase2. Via VIA78SQ_C count = 1558
phase2. Via VIA89_C count = 1
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Jan  5 13:57:32 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  524  Alloctr  534  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    87 Max = 1 GRCs =    87 (0.01%)
phase3. H routing: Dmd-Cap  =    87 Max = 1 (GRCs = 87) GRCs =    87 (0.02%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  1832 Max = 2 GRCs =  3175 (0.40%)
phase3. H routing: Overflow =  1832 Max = 2 (GRCs = 13) GRCs =  3175 (0.81%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =  1813 Max = 2 (GRCs = 13) GRCs =  3156 (0.80%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3517773.91
phase3. Layer M1 wire length = 180854.49
phase3. Layer M2 wire length = 962861.18
phase3. Layer M3 wire length = 1103396.51
phase3. Layer M4 wire length = 175578.60
phase3. Layer M5 wire length = 636381.30
phase3. Layer M6 wire length = 150937.80
phase3. Layer M7 wire length = 285641.19
phase3. Layer M8 wire length = 22122.85
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 760941
phase3. Via VIA12SQ_C count = 375165
phase3. Via VIA23SQ_C count = 294853
phase3. Via VIA34SQ_C count = 38121
phase3. Via VIA45SQ_C count = 29902
phase3. Via VIA56SQ_C count = 13582
phase3. Via VIA67SQ_C count = 7759
phase3. Via VIA78SQ_C count = 1558
phase3. Via VIA89_C count = 1
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:24 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:59
[End of Whole Chip Routing] Stage (MB): Used  322  Alloctr  326  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  524  Alloctr  534  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.17 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 29.60 %
Peak    horizontal track utilization = 200.00 %

[GR: Done] Elapsed real time: 0:00:26 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:08
[GR: Done] Stage (MB): Used  454  Alloctr  462  Proc   16 
[GR: Done] Total (MB): Used  461  Alloctr  472  Proc 9246 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:29 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:11 total=0:01:11
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   39  Proc 9246 

Global-route-opt Incremental Global-routing complete  CPU:  4871 s (  1.35 hr )  ELAPSE:   977 s (  0.27 hr )  MEM-PEAK:  3749 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103422 nets, 103334 global routed, 84 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149791 ohm/um, via_r = 0.507762 ohm/cut, c = 0.083156 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096780 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103419, routed nets = 103418, across physical hierarchy nets = 0, parasitics cached nets = 103419, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: Last Legalizer Used: Advanced
INFO: Concurrent Legalization and Optimization (CLO) Enabled
INFO: ALMap's advanced rules are not enabled
INFO: ALMap is activating all rules (including PG/advanced rules)
Information: ALMap mode is on
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place DRC cache options have changed.
Outdated cache file, starting new Place cache for 'bslice_post_cts.nlib:bslice.design'
Access DRC cache options have changed.
Outdated cache file, starting new Access cache for 'bslice_post_cts.nlib:bslice.design'
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule cts_spacing...
Information: Enabling hard placement rule pg_drc...
Information: Cellmap context awareness is 100% of the current design
Information: 90605 cells are added to cellmap context (for block bslice)
INFO: creating 94(r) x 261(c) nypdGridCells adjYDim 6.688 (5.016) adjXDim 6.688 (5.016)
INFO: number of GridCells (0xd8bf4780): 24534
INFO: extracted primary site defs: unit 
initInstances softBlockage 0 clkIsFixed 0
CLO multi-threading is turned ON
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (17422480 6256560)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 1]
APS-MCMM: Hold scenario grouping = [0 1 1]
APS-MCMM: Leakage scenario grouping = [0 1 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_BSLICE, scopeHier=, psn=VDD_LOW_SW;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 3
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD_LOW_SW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VDD_LOW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000
Hold Voltages:
  Supply Net = VDD_LOW_SW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VDD_LOW, voltages =  0.7500 0.7500 0.7500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000
Unique Voltages in Design:  0.0000 0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: auto-mv setup started.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario ss_Cmax_m40c_func (Mode func Corner ss_Cmax_m40c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 1: startup 
rtapi Thread-server 5: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 7: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 6: startup 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 6: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 21 Iter  1        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 21 Iter  2        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization Phase 21 Iter  3        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization Phase 21 Iter  4        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization Phase 21 Iter  5        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization Phase 21 Iter  6        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749
Global-route-opt optimization Phase 21 Iter  7        23.87       23.87      0.00      1017     493338.84  12944000000.00       92678              0.28      3749

Global-route-opt optimization Phase 22 Iter  1         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  2         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  3         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  4         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  5         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  6         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  7         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  8         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter  9         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter 10         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749
Global-route-opt optimization Phase 22 Iter 11         5.04        5.04      0.00      1017     493327.94  12945991680.00       92678              0.28      3749

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 23 Iter  1         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 23 Iter  2         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Global-route-opt optimization Phase 23 Iter  3         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 23 Iter  4         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.00341553
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.00341553
maxCornerId = 2
corner=ss_Cmax_125c, tran factor=1.0000 (0.2432 / 0.2432)
corner=ss_Cmax_m40c, tran factor=0.9191 (0.2235 / 0.2432)
maxCornerId = 2
Global-route-opt optimization Phase 23 Iter  5         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Global-route-opt optimization Phase 23 Iter  6         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749
Global-route-opt optimization Phase 23 Iter  7         5.04        5.04      0.00      1017     493372.91  13005024256.00       92678              0.29      3749

Global-route-opt optimization Phase 24 Iter  1         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 24 Iter  2         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749

Global-route-opt optimization Phase 25 Iter  1         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  2         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  3         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 25 Iter  4         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  5         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  6         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  7         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  8         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter  9         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter 10         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter 11         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter 12         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter 13         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749
Global-route-opt optimization Phase 25 Iter 14         0.12        0.12      0.00       213     493487.03  13006437376.00       92725              0.29      3749


Information: 0 unfixed physical-only cells are removed post legalization
INFO: Advanced Legalizer Map and NDM objects are in sync
Information: OTF total size or move pass rate 99.9659% (17569/17575)
Information: OTF total add cell pass rate 99.457% (1099/1105)
Place Cache save: 4083 elements -- 0 drcFail 4083 drcOk
Place Cache save: 1 special-case elements referenced 1 cases
Place Cache save: 219 libcells referenced from 3 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 4133 elements -- 587 drcFail 3546 drcOk
Access Cache save: 1 special-case elements referenced 1 cases
Access Cache save: 219 libcells referenced from 3 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 4083
NPLDRC Place Cache: hit rate  78.2%  (4083 / 18737)
NPLDRC Access Cache: unique cache elements 4133
NPLDRC Access Cache: hit rate  78.1%  (4135 / 18866)
================ Displacement Report (CLO) =================
Block: bslice
Area: placed=1280579, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1354006/3615053 sites = 37.45%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95139 (92982 placed, 0 unplaced, 2157 fixed)
        Number of cells moved: 92 (0.10%)   Orientation changes only: 14
    Average cell displacement: 0.0006 um (AW: 0.0005 um = 0.0003 rh)
        RMS cell displacement: 0.0302 um (AW: 0.0267 um = 0.0160 rh)
        Max cell displacement: 4.3207 um = 2.5841 rh
           Max displaced cell: gre_mt_inst_74949 (204.768 478.52)
Number of large displacements: 0
 Large displacement threshold: 4.0000 rh

 Largest average lib-cell displacement in [um] sorted by displacement (number of cells):
    NAND3X1_RVT        :    0.11822  (9)
    IBUFFX4_LVT        :    0.07600  (4)
    NOR2X4_LVT         :    0.07064  (26)
    IBUFFX2_HVT        :    0.02171  (14)
    NBUFFX2_HVT        :    0.02118  (969)
    NBUFFX4_HVT        :    0.01950  (471)
    INVX4_HVT          :    0.01689  (18)
    NBUFFX2_RVT        :    0.01425  (320)
    INVX16_RVT         :    0.01280  (95)
    XOR2X2_LVT         :    0.00774  (216)
======================================================

Global-route-opt route preserve complete         CPU:  5101 s (  1.42 hr )  ELAPSE:  1033 s (  0.29 hr )  MEM-PEAK:  3749 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Legalizing block 'bslice'.
Information: Legalizing RP Groups...

Running Advanced Legalizer....
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place DRC cache options have changed.
Outdated cache file, starting new Place cache for 'bslice_post_cts.nlib:bslice.design'
Access DRC cache options have changed.
Outdated cache file, starting new Access cache for 'bslice_post_cts.nlib:bslice.design'
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule pg_drc...
Information: Running high density optimizations.
Information: Legalizing 92982 moveable cells.
Legalization progress 1%...
Legalization progress 11%...
Legalization progress 21%...
Legalization progress 31%...
Legalization progress 41%...
Legalization progress 51%...
Legalization progress 61%...
Legalization progress 71%...
Legalization progress 81%...
Legalization progress 91%...
Legalization progress 100%...
Information: Legalizer used up to 1 thread (LGL-131)
Information: Optimizing AL cell displacements
Information: AL displacement optimization 20% complete
Information: AL displacement optimization 40% complete
Information: AL displacement optimization 60% complete
Information: AL displacement optimization 80% complete
Information: AL displacement optimization 100% complete.
10 references with the lowest legality passing rate:
AND2X1_HVT: 100.0% (569 / 569)
AND2X1_LVT: 100.0% (280 / 280)
AND2X1_RVT: 100.0% (1000 / 1000)
AND2X2_HVT: 100.0% (2 / 2)
AND2X2_LVT: 100.0% (28 / 28)
AND2X2_RVT: 100.0% (13 / 13)
AND2X4_HVT: 100.0% (4 / 4)
AND2X4_LVT: 100.0% (10 / 10)
AND3X1_HVT: 100.0% (1 / 1)
AND3X1_LVT: 100.0% (71 / 71)
================ Displacement Report =================
Area: placed=1280579, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1354006/3615053 sites = 37.45%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95139 (92982 placed, 0 unplaced, 2157 fixed)
No cells moved
======================================================
Place Cache save: 6733 elements -- 0 drcFail 6733 drcOk
Place Cache save: 44 special-case elements referenced 1 cases
Place Cache save: 226 libcells referenced from 4 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 6908 elements -- 0 drcFail 6908 drcOk
Access Cache save: 44 special-case elements referenced 1 cases
Access Cache save: 226 libcells referenced from 4 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 6733
NPLDRC Place Cache: hit rate  90.6%  (6733 / 71354)
NPLDRC Access Cache: unique cache elements 6908
NPLDRC Access Cache: hit rate  90.4%  (6908 / 71712)
Legalization succeeded.
Total Legalizer CPU: 15.615
Total Legalizer Wall Time: 13.948
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  5116 s (  1.42 hr )  ELAPSE:  1047 s (  0.29 hr )  MEM-PEAK:  3749 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 5: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   955 

No. doRoutes           =    19 
No. doUnroutes         =    28 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    19 
No. undoUnroutes       =    28 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : bslice
Version: S-2021.06-SP5-1
Date   : Fri Jan  5 13:58:50 2024
****************************************
P/G net name                         P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD_LOW                    1709/1709
Power net VDD_LOW_SW                 95108/95155
Ground net VSS                       95092/95139
--------------------------------------------------------------------------------
Information: connections of 94 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block bslice are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr   10  Proc 9230 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 2 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ISOLORAOX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin MUX41X2_RVT/S0 has no valid via regions. (ZRT-044)
Warning: Port clk of net clk is blocked due to layer constraint settings. Routing will leave this net open. (ZRT-130)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Read DB] Stage (MB): Used  193  Alloctr  195  Proc   16 
[End of Read DB] Total (MB): Used  200  Alloctr  205  Proc 9246 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1744.29,628.76)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used  211  Alloctr  216  Proc 9246 
Net statistics:
Total number of nets     = 103470
Number of nets to route  = 103382
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 840
Number of nets with min-layer-mode soft-cost-low = 815
Number of nets with min-layer-mode soft-cost-medium = 25
Number of nets with max-layer-mode hard = 84
103047 nets are fully connected,
 of which 86 are detail routed and 102961 are global routed.
3 nets have non-default rule _snps_autoNdr_power
	 3 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
59 nets have non-default rule cts_w1_s2
	 59 non-user-specified nets, 59 non-user-specified clock nets, 0 user-specified nets
25 nets have non-default rule cts_w2_s2_vlg
	 25 non-user-specified nets, 25 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Build All Nets] Total (MB): Used  263  Alloctr  269  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Average gCell capacity  4.83	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  4.24	 on layer (3)	 M3
Average gCell capacity  4.33	 on layer (4)	 M4
Average gCell capacity  2.12	 on layer (5)	 M5
Average gCell capacity  2.56	 on layer (6)	 M6
Average gCell capacity  1.21	 on layer (7)	 M7
Average gCell capacity  1.24	 on layer (8)	 M8
Average gCell capacity  0.57	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.00	 on layer (2)	 M2
Average number of tracks per gCell 5.51	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.76	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 3921680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   61  Alloctr   62  Proc    0 
[End of Build Congestion map] Total (MB): Used  325  Alloctr  332  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Net Count 103382, Total HPWL 3390383 microns
HPWL   0 ~   50 microns: Net Count    95082	Total HPWL      1129319 microns
HPWL  50 ~  100 microns: Net Count     2727	Total HPWL       186990 microns
HPWL 100 ~  200 microns: Net Count     1988	Total HPWL       292257 microns
HPWL 200 ~  300 microns: Net Count     1251	Total HPWL       309137 microns
HPWL 300 ~  400 microns: Net Count      657	Total HPWL       226606 microns
HPWL 400 ~  500 microns: Net Count      476	Total HPWL       210509 microns
HPWL 500 ~  600 microns: Net Count      267	Total HPWL       145855 microns
HPWL 600 ~  700 microns: Net Count      162	Total HPWL       105507 microns
HPWL 700 ~  800 microns: Net Count      164	Total HPWL       123433 microns
HPWL 800 ~  900 microns: Net Count      217	Total HPWL       184708 microns
HPWL 900 ~ 1000 microns: Net Count      112	Total HPWL       106059 microns
HPWL     > 1000 microns: Net Count      279	Total HPWL       370004 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used  132  Alloctr  134  Proc    0 
[End of Build Data] Total (MB): Used  332  Alloctr  339  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  508  Alloctr  515  Proc 9246 
numPartCol 3 numPartRow 1 numCol 384 numRow 376
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 7 numPartRow 3 numCol 160 numRow 128
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  510  Alloctr  518  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   172 Max = 9 GRCs =   109 (0.01%)
Initial. H routing: Dmd-Cap  =   172 Max = 9 (GRCs =  1) GRCs =   109 (0.03%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  2008 Max = 9 GRCs =  3287 (0.42%)
Initial. H routing: Overflow =  2008 Max = 9 (GRCs =  1) GRCs =  3286 (0.84%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =  1974 Max = 9 (GRCs =  1) GRCs =  3252 (0.83%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3517766.26
Initial. Layer M1 wire length = 180866.00
Initial. Layer M2 wire length = 962837.59
Initial. Layer M3 wire length = 1103463.48
Initial. Layer M4 wire length = 175570.59
Initial. Layer M5 wire length = 636352.36
Initial. Layer M6 wire length = 150926.55
Initial. Layer M7 wire length = 285626.84
Initial. Layer M8 wire length = 22122.85
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 760982
Initial. Via VIA12SQ_C count = 375221
Initial. Via VIA23SQ_C count = 294834
Initial. Via VIA34SQ_C count = 38131
Initial. Via VIA45SQ_C count = 29905
Initial. Via VIA56SQ_C count = 13580
Initial. Via VIA67SQ_C count = 7753
Initial. Via VIA78SQ_C count = 1557
Initial. Via VIA89_C count = 1
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  5 13:58:56 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Phase1 Routing] Stage (MB): Used    7  Alloctr    8  Proc    0 
[End of Phase1 Routing] Total (MB): Used  518  Alloctr  526  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    83 Max = 1 GRCs =    83 (0.01%)
phase1. H routing: Dmd-Cap  =    83 Max = 1 (GRCs = 83) GRCs =    83 (0.02%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1843 Max = 2 GRCs =  3206 (0.41%)
phase1. H routing: Overflow =  1843 Max = 2 (GRCs = 13) GRCs =  3206 (0.82%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =  1821 Max = 2 (GRCs = 13) GRCs =  3184 (0.81%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =    17 Max = 1 (GRCs = 17) GRCs =    17 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3517464.73
phase1. Layer M1 wire length = 179410.00
phase1. Layer M2 wire length = 962345.52
phase1. Layer M3 wire length = 1103909.85
phase1. Layer M4 wire length = 175598.66
phase1. Layer M5 wire length = 636391.60
phase1. Layer M6 wire length = 151124.22
phase1. Layer M7 wire length = 286575.37
phase1. Layer M8 wire length = 22109.50
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 760820
phase1. Via VIA12SQ_C count = 375030
phase1. Via VIA23SQ_C count = 294799
phase1. Via VIA34SQ_C count = 38135
phase1. Via VIA45SQ_C count = 29911
phase1. Via VIA56SQ_C count = 13606
phase1. Via VIA67SQ_C count = 7775
phase1. Via VIA78SQ_C count = 1563
phase1. Via VIA89_C count = 1
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Jan  5 13:58:59 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase2 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase2 Routing] Total (MB): Used  521  Alloctr  529  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    81 Max = 1 GRCs =    81 (0.01%)
phase2. H routing: Dmd-Cap  =    81 Max = 1 (GRCs = 81) GRCs =    81 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  1820 Max = 2 GRCs =  3165 (0.40%)
phase2. H routing: Overflow =  1820 Max = 2 (GRCs = 13) GRCs =  3165 (0.81%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =  1801 Max = 2 (GRCs = 13) GRCs =  3146 (0.80%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3517610.13
phase2. Layer M1 wire length = 179550.67
phase2. Layer M2 wire length = 962463.39
phase2. Layer M3 wire length = 1103875.84
phase2. Layer M4 wire length = 175603.06
phase2. Layer M5 wire length = 636302.99
phase2. Layer M6 wire length = 151142.69
phase2. Layer M7 wire length = 286562.00
phase2. Layer M8 wire length = 22109.50
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 760872
phase2. Via VIA12SQ_C count = 375092
phase2. Via VIA23SQ_C count = 294809
phase2. Via VIA34SQ_C count = 38130
phase2. Via VIA45SQ_C count = 29901
phase2. Via VIA56SQ_C count = 13606
phase2. Via VIA67SQ_C count = 7771
phase2. Via VIA78SQ_C count = 1562
phase2. Via VIA89_C count = 1
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Jan  5 13:59:01 2024
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  521  Alloctr  530  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    82 Max = 1 GRCs =    82 (0.01%)
phase3. H routing: Dmd-Cap  =    82 Max = 1 (GRCs = 82) GRCs =    82 (0.02%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =  1820 Max = 2 GRCs =  3166 (0.40%)
phase3. H routing: Overflow =  1820 Max = 2 (GRCs = 13) GRCs =  3166 (0.81%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =  1801 Max = 2 (GRCs = 13) GRCs =  3147 (0.80%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3517613.51
phase3. Layer M1 wire length = 179553.18
phase3. Layer M2 wire length = 962465.22
phase3. Layer M3 wire length = 1103875.00
phase3. Layer M4 wire length = 175603.06
phase3. Layer M5 wire length = 636302.85
phase3. Layer M6 wire length = 151142.69
phase3. Layer M7 wire length = 286562.00
phase3. Layer M8 wire length = 22109.50
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 760866
phase3. Via VIA12SQ_C count = 375086
phase3. Via VIA23SQ_C count = 294809
phase3. Via VIA34SQ_C count = 38130
phase3. Via VIA45SQ_C count = 29901
phase3. Via VIA56SQ_C count = 13606
phase3. Via VIA67SQ_C count = 7771
phase3. Via VIA78SQ_C count = 1562
phase3. Via VIA89_C count = 1
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End of Whole Chip Routing] Stage (MB): Used  321  Alloctr  324  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  521  Alloctr  530  Proc 9246 
numPartCol 7 numPartRow 3 numCol 160 numRow 128
Number of partitions: 21 (7 x 3)

Congestion utilization per direction:
Average vertical track utilization   = 17.17 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 29.60 %
Peak    horizontal track utilization = 200.00 %

[GR: Done] Elapsed real time: 0:00:12 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[GR: Done] Stage (MB): Used  454  Alloctr  459  Proc   16 
[GR: Done] Total (MB): Used  461  Alloctr  469  Proc 9246 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:15 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   39  Proc 9246 

Global-route-opt Incremental Global-routing complete  CPU:  5157 s (  1.43 hr )  ELAPSE:  1065 s (  0.30 hr )  MEM-PEAK:  3749 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'bslice_post_cts.nlib:bslice.design'. (TIM-125)
Information: Design bslice has 103469 nets, 103381 global routed, 84 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'bslice'. (NEX-022)
Information: Design Average RC for design bslice  (NEX-011)
Information: r = 1.149791 ohm/um, via_r = 0.507762 ohm/cut, c = 0.083224 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.432431 ohm/um, via_r = 0.613470 ohm/cut, c = 0.096961 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 103466, routed nets = 103465, across physical hierarchy nets = 0, parasitics cached nets = 103466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: greedy time borrow mode for optimization!
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: Last Legalizer Used: Advanced
INFO: Concurrent Legalization and Optimization (CLO) Enabled
INFO: Last Legalizer Used: Advanced
INFO: ALMap's advanced rules are not enabled
INFO: ALMap is activating all rules (including PG/advanced rules)
Information: ALMap mode is on
Information: Setting bounds and VA for block 'bslice'...
Information: Setting up voltage area 'DEFAULT_VA'.

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {2 2} {1742.248 625.656}.
Information: Init siteMap unit with 11449 sites x 373 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Information: Initializing CTS constraints...
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 64.06% (2624/4096) blocked grids
Scanning PG objects...
PG hash cached 3 nets; 9 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 2343 shapes (1089 on M2); 144295 vias (106122 on M1); 270 under straps (90 on M9); 0 staples; 0 tall vias; 1649 base straps.
PG scan complete.  Hash key = 7c0c9afce9719521
Information: Reading PG structure for 'bslice_post_cts.nlib:bslice.design'. (NPLDRC-003)

NPLDRC Sector Array Stats:
Num Sectors: 396812
Num SecDefs:   292

Place DRC cache options have changed.
Outdated cache file, starting new Place cache for 'bslice_post_cts.nlib:bslice.design'
Access DRC cache options have changed.
Outdated cache file, starting new Access cache for 'bslice_post_cts.nlib:bslice.design'
Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: Constructing PG-Via/VIB/VINS layer info (VIA1/M2)...
Information: PG-Via Abut check extension is 0
Information: PG-Via(pg_via_abut) design rule for layer VIA1 and VIA1 not found
Information: VIB(vib_abut) design rule for layer M2 and VIA1 not found
Information: VINS(vins_abut) design rule for layer M2 and VIA1 not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule cts_spacing...
Information: Enabling hard placement rule pg_drc...
Information: Cellmap context awareness is 100% of the current design
Information: 90652 cells are added to cellmap context (for block bslice)
INFO: Footprint only CLO mode is enabled.
INFO: creating 94(r) x 261(c) nypdGridCells adjYDim 6.688 (5.016) adjXDim 6.688 (5.016)
INFO: number of GridCells (0x120bb5a00): 24534
INFO: extracted primary site defs: unit 
initInstances softBlockage 0 clkIsFixed 0
CLO multi-threading is turned ON

Global-route-opt optimization Phase 29 Iter  1         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  2         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  3         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  4         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  5         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  6         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  7         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  8         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter  9         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749
Global-route-opt optimization Phase 29 Iter 10         0.11        0.11      0.00       313     493494.66  13010806784.00       92725              0.30      3749

Global-route-opt optimization complete                 0.10        0.10      0.00       313     493494.66  13010814976.00       92725              0.30      3749
INFO: Last Legalizer Used: Advanced
Information: 0 unfixed physical-only cells are removed post legalization
INFO: Advanced Legalizer Map and NDM objects are in sync
Information: OTF total size or move pass rate 100% (199/199)
Information: OTF total add cell pass rate 0% (0/0)
Place Cache save: 202 elements -- 0 drcFail 202 drcOk
Place Cache save: 48 libcells referenced from 3 libs
Place Cache save: used 8 of 292 total secDefs
Access Cache save: 202 elements -- 0 drcFail 202 drcOk
Access Cache save: 48 libcells referenced from 3 libs
Access Cache save: used 8 of 292 total secDefs
NPLDRC Place Cache: unique cache elements 202
NPLDRC Place Cache: hit rate  83.5%  (202 / 1227)
NPLDRC Access Cache: unique cache elements 202
NPLDRC Access Cache: hit rate  83.5%  (202 / 1227)
================ Displacement Report (CLO) =================
Block: bslice
Area: placed=1280579, unplaced=0, fixed=73427, blocked=655424, total=4270477
Density = 1354006/3615053 sites = 37.45%
Inbound cells: 0; 2-row cells: 1197; >2-row cells: 16
    Total cell instance count: 95139 (92982 placed, 0 unplaced, 2157 fixed)
No cells moved
======================================================
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Last Legalizer Used: Advanced
Co-efficient Ratio Summary:
4.193421625801  6.578038020285  2.479639134722  7.744115140401  0.485050000353  3.179565833784  5.567214754587  2.894457487461  6.565921452285  9.017949705874  4428.969211133986  3.478945704722  8.122132085274  4.208868823831  8.115505807969
9.225026003992  4.623950911683  2.370221173483  7.184057219314  2.429406669096  8.752789964661  3.180723294414  6.578796324787  6.358918357631  1.135115896096  4057.719199870014  8.482227237160  0.063618375020  6.053686466345  8.842190521220
1.167950797754  8.473969263725  3.056719527739  7.977193603284  5.095897059611  1.512371470128  7.396892720513  5.512175627835  1.398268946908  5.190968733443  7721.812681360973  1.661153232553  5.363134981999  9.761276848734  7.087664110639
3.266767929693  3.326985618929  8.630189367082  7.928366607234  3.539122627003  7.326705045049  4.780240392817  3.631629785254  4.054410859632  6.110198871858  0978.025179265306  3.501823733907  0.781853725367  8.475430041826  3.540803692637
7.260982387070  4.062616730368  4.638169142792  9.918780002249  5.051365679662  1.502757061856  2.611981344610  3.618153031210  7.158167364103  6.748675582210  8271.024341575620  4.111174664054  2.115254733806  5.048385934594  7.245791140933
6.848439411235  9.711156489569  6.014926922721  0.010448769190  9.534590768921  9.704170951209  1.590006744354  6.609246642681  4.269005316972  0.719397922482  5769.533650535048  7.019989656442  1.600455871734  3.371377799395  6.270738236178
5.277268481920  7.263761175352  6.953276609952  4.665642330909  7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220939410170  4428.107770515196  6.665586898558  8.333594093832  9.243103462169  1.831697021424
2.252773180592  8.210422523635  4.162827859156  8.669343420195  6.928426031325  8.584450248025  5.136313593595  2.135354675634  5.120128149384  7.751811753000  6552.646471603135  3.357958689275  8.163723177371  8.848974531125  4.829266410550
3.386714910277  2.542147341600  1.090090560245  1.233044271784  5.256074711099  8.585147436404  2.327646769794  3.493242769387  7.015511097949  9.723004182026  3839.188154301791  9.653834071587  7.812371014183  3.553242356509  4.379996336029
1.367026420394  0.202092082402  9.784714959930  4.674577640473  1.712747214219  8.159207400444  3.314146371380  4.135249243613  3.099101099614  4.527993161031  0385.941602495623  4.011159727269  3.639336763367  4.031529647093  6.415056627411
3.361564761889  2.469766503092  5.659210872665  1.896473123894  4.014638324531  6.104193421605  1.556578038173  7.302479039287  2.777744290067  4.010496150000  4890.841922033784  5.506878004587  2.893704187461  6.565413017863  9.017836105874
3.104670805846  9.863439510512  6.078123975746  2.744209741123  8.318115604907  9.699225026083  2.464623950064  1.382370721226  9.387184133384  3.142432606669  1260.543899364661  3.129249794414  6.577043024787  6.358400912219  1.135002296096
3.734141099183  0.148443892029  0.450064451010  0.206054669766  3.458842299621  2.201167950775  9.678473967786  2.243056117040  2.387977263526  2.845009297059  7306.489435270128  7.335182685138  5.511352727835  1.398795218372  5.190895733443
6.408244581673  9.731622728027  4.385364977629  9.999762259148  7.347087763210  6.393266767907  8.063326983131  4.288630587880  5.817928436520  2.343543622627  1220.370578645049  4.729570026182  3.630871085254  4.054939721006  6.110917471858
9.655457079578  3.063562498528  8.820782696463  3.678476413341  8.263540902792  6.377260982365  2.834062614253  8.674638567665  2.919918850925  2.495065865679  7813.024835861856  2.650204030485  3.617303231210  7.158686836577  6.748482482210
7.958456241517  6.204172735661  9.392116083683  8.065048168234  5.947245890240  9.336848439499  4.489711154902  0.686014324445  2.200010518682  1.909548090768  0402.756176351209  1.539320794354  6.608496942681  4.269524988346  0.719104822482
4.446379451377  0.487070543166  8.271601286821  7.343371251099  3.956270837336  1.785277268389  4.677263765211  6.996953270745  2.994665626230  9.097942579555  9266.013699311313  9.715684881582  0.961782275159  4.741290106493  2.220715410170
3.104351353757  1.966626956217  3.088334241443  8.329243902162  1.691831796121  4.242252773111  5.678210408235  1.914162803561  6.128669380220  1.956920026031  4442.984450248025  5.175646377860  2.134511875634  5.120659141234  7.751690953000
5.220004172245  1.353318336774  6.508164483527  3.718848883731  1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845258674711  1182.985147436404  2.366979543069  3.492409969387  7.015042099899  9.723883382026
2.507546855943  7.919614212166  9.627813031464  1.833553151556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731714347214  3382.559207400444  3.353479155655  4.134406643613  3.099632086197  4.527760361031
9.028279257180  6.234073170759  2.693631661245  3.674060037847  0.936415157080  4.113361564729  9.442469866505  2.395652910874  8.021896775945  8.944024338324  6500.504193421605  1.595801812448  7.301636439287  2.777275287540  4.010263350000
3.533179577728  7.845568899036  5.872895039669  4.616594921217  8.639017937568  8.743104670863  9.339863539509  8.516071823964  0.852744500463  1.238328815604  0263.099225026083  2.403956734339  1.381537021226  9.387615129619  3.142207706669
0.968752787874  6.613180078108  4.146578048138  7.876363918112  2.191135103659  0.963734141057  2.700148543881  3.840453664440  3.750206246127  7.663468642299  7406.790225950775  9.617705650436  2.242213517040  2.387408250003  2.845873197059
6.111512376524  1.287396890981  5.135512167088  8.351398168118  3.725190997396  4.436408244549  7.609731722717  3.894388164966  9.819999078088  1.487357787763  3406.895681367907  8.002653173756  4.287897987880  5.817459423007  2.343317422627
0.037326700199  0.494780248553  8.173631611146  2.544054310021  0.066110127434  8.589655457037  6.653063662487  8.808820782685  7.253678475913  3.418266640902  8226.910997582365  2.873300317378  8.673800667665  2.919443547402  2.495839665679
6.621502752115  8.562611989505  6.103618145492  2.107158067536  5.776748604145  2.107958456209  9.756204272738  7.119392116086  7.338065048868  2.345940345890  3709.979575039499  4.428059857027  0.685286424445  2.200545205169  1.909312890768
9.219704175005  2.091590004905  3.546609238003  6.814269905588  3.460719326585  4.824446379419  7.350487170545  1.168271601288  8.717343371851  0.993959370837  4661.328904868389  4.616501468336  6.995125770745  2.994190426230  9.097728279555
8.072613694416  3.139776357892  2.170962521260  1.594741269006  4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621694931796  2515.222820173111  5.617559863850  1.913334303561  6.128194180220  1.956706726031
3.258584455343  0.255136319388  5.952135350860  6.345120628041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311257929368  1406.583954114941  2.461881588678  1.660262576272  7.011768881071  7.845034374711
0.998585142539  4.042327643222  7.943493249622  3.877015411999  8.999723005046  0.262507546814  3.017919714214  1.169627313033  4.141833552662  5.565098379098  0661.271935426425  4.539541457609  6.498956214951  1.774109377340  4.731590047214
2.198159202503  4.443314143616  3.804135246188  6.133099001986  1.974527982025  0.319028279209  2.956234172595  4.772693130086  9.633674030948  8.470930415157  1575.194758164766  9.481708121120  2.394821710874  8.021321273823  8.944892938324

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: ss_Cmax_125c_func
2: ss_Cmax_m40c_func
3: ss_Cmax_m40c_test

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: virtual1_SYS_CLK.top_r
16: virtual1_SYS_CLK.top_f
17: virtual1_SYS_2x_CLK.top_r
18: virtual1_SYS_2x_CLK.11_r
19: virtual1_SYS_CLK.6_r
20: virtual1__no_clock_
21: virtual1_SYS_CLK.9_r
22: virtual2_SYS_CLK.top_r
23: virtual2_SYS_CLK.top_f
24: virtual2_SYS_2x_CLK.top_r
25: virtual2_SYS_2x_CLK.11_r
26: virtual2_SYS_CLK.6_r
27: virtual2__no_clock_
28: virtual2_SYS_CLK.10_r
29: virtual3_SYS_CLK.top_r
30: virtual3_SYS_CLK.top_f
31: virtual3_SYS_2x_CLK.top_r
32: virtual3_SYS_2x_CLK.11_r
33: virtual3_SYS_CLK.7_r
34: virtual3_SYS_CLK.6_r
35: virtual4_SYS_CLK.top_r
36: virtual4_SYS_CLK.top_f
37: virtual4_SYS_2x_CLK.top_r
38: virtual4_SYS_2x_CLK.11_r
39: virtual4_SYS_CLK.8_r
40: virtual4_SYS_CLK.6_r
41: ate_clk
42: virtual3__no_clock_
43: virtual4__no_clock_

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0006     0.0006      1
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    1  14   0.0000     0.0000      0   0.0000     0.0000      0
    1  15   0.0000     0.0000      0   0.0000     0.0000      0
    1  16   0.0000     0.0000      0   0.0000     0.0000      0
    1  17   0.0000     0.0000      0   0.0000     0.0000      0
    1  18   0.0000     0.0000      0   0.0000     0.0000      0
    1  19   0.0000     0.0000      0   0.0000     0.0000      0
    1  20   0.0000     0.0000      0   0.0000     0.0000      0
    1  21   0.0000     0.0000      0   0.0000     0.0000      0
    1  22   0.0000     0.0000      0   0.0000     0.0000      0
    1  23   0.0000     0.0000      0   0.0000     0.0000      0
    1  24   0.0000     0.0000      0   0.0000     0.0000      0
    1  25   0.0000     0.0000      0   0.0000     0.0000      0
    1  26   0.0000     0.0000      0   0.0000     0.0000      0
    1  27   0.0000     0.0000      0   0.0000     0.0000      0
    1  28   0.0000     0.0000      0   0.0000     0.0000      0
    1  29   0.0000     0.0000      0   0.0000     0.0000      0
    1  30   0.0000     0.0000      0   0.0000     0.0000      0
    1  31   0.0000     0.0000      0   0.0000     0.0000      0
    1  32   0.0000     0.0000      0   0.0000     0.0000      0
    1  33   0.0000     0.0000      0   0.0000     0.0000      0
    1  34   0.0000     0.0000      0   0.0000     0.0000      0
    1  35   0.0000     0.0000      0   0.0000     0.0000      0
    1  36   0.0000     0.0000      0   0.0000     0.0000      0
    1  37   0.0000     0.0000      0   0.0000     0.0000      0
    1  38   0.0000     0.0000      0   0.0000     0.0000      0
    1  39   0.0000     0.0000      0   0.0000     0.0000      0
    1  40   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0510     0.0735      9   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    2  14   0.0000     0.0000      0   0.0000     0.0000      0
    2  15   0.0000     0.0000      0   0.0000     0.0000      0
    2  16   0.0000     0.0000      0   0.0000     0.0000      0
    2  17   0.0000     0.0000      0   0.0000     0.0000      0
    2  18   0.0000     0.0000      0   0.0000     0.0000      0
    2  19   0.0000     0.0000      0   0.0000     0.0000      0
    2  20   0.0000     0.0000      0   0.0000     0.0000      0
    2  21   0.0000     0.0000      0   0.0000     0.0000      0
    2  22   0.0000     0.0000      0   0.0000     0.0000      0
    2  23   0.0000     0.0000      0   0.0000     0.0000      0
    2  24   0.0000     0.0000      0   0.0000     0.0000      0
    2  25   0.0000     0.0000      0   0.0000     0.0000      0
    2  26   0.0000     0.0000      0   0.0000     0.0000      0
    2  27   0.0000     0.0000      0   0.0000     0.0000      0
    2  28   0.0000     0.0000      0   0.0000     0.0000      0
    2  29   0.0000     0.0000      0   0.0000     0.0000      0
    2  30   0.0000     0.0000      0   0.0000     0.0000      0
    2  31   0.0000     0.0000      0   0.0000     0.0000      0
    2  32   0.0000     0.0000      0   0.0000     0.0000      0
    2  33   0.0000     0.0000      0   0.0000     0.0000      0
    2  34   0.0000     0.0000      0   0.0000     0.0000      0
    2  35   0.0000     0.0000      0   0.0000     0.0000      0
    2  36   0.0000     0.0000      0   0.0000     0.0000      0
    2  37   0.0000     0.0000      0   0.0000     0.0000      0
    2  38   0.0000     0.0000      0   0.0000     0.0000      0
    2  39   0.0000     0.0000      0   0.0000     0.0000      0
    2  40   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0510     0.0735      9   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    3  14   0.0000     0.0000      0   0.0000     0.0000      0
    3  15   0.0000     0.0000      0   0.0000     0.0000      0
    3  16   0.0000     0.0000      0   0.0000     0.0000      0
    3  18   0.0000     0.0000      0   0.0000     0.0000      0
    3  19   0.0000     0.0000      0   0.0000     0.0000      0
    3  20   0.0000     0.0000      0   0.0000     0.0000      0
    3  21   0.0000     0.0000      0   0.0000     0.0000      0
    3  22   0.0000     0.0000      0   0.0000     0.0000      0
    3  23   0.0000     0.0000      0   0.0000     0.0000      0
    3  25   0.0000     0.0000      0   0.0000     0.0000      0
    3  26   0.0000     0.0000      0   0.0000     0.0000      0
    3  27   0.0000     0.0000      0   0.0000     0.0000      0
    3  28   0.0000     0.0000      0   0.0000     0.0000      0
    3  29   0.0000     0.0000      0   0.0000     0.0000      0
    3  30   0.0000     0.0000      0   0.0000     0.0000      0
    3  32   0.0000     0.0000      0   0.0000     0.0000      0
    3  33   0.0000     0.0000      0   0.0000     0.0000      0
    3  34   0.0000     0.0000      0   0.0000     0.0000      0
    3  35   0.0000     0.0000      0   0.0000     0.0000      0
    3  36   0.0000     0.0000      0   0.0000     0.0000      0
    3  38   0.0000     0.0000      0   0.0000     0.0000      0
    3  39   0.0000     0.0000      0   0.0000     0.0000      0
    3  40   0.0000     0.0000      0   0.0000     0.0000      0
    3  41   0.0000     0.0000      0   0.0000     0.0000      0
    3  42   0.0000     0.0000      0   0.0000     0.0000      0
    3  43   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0006     0.0006      1        5     0.0991       40 13010814976
    2   *   0.0510     0.0735   0.0735      9   0.0000     0.0000      0        0     0.0000        3  452874144
    3   *   0.0510     0.0735   0.0735      9   0.0000     0.0000      0        0     0.0000        3  452874144
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0510     0.0735   0.0735      9   0.0006     0.0006      1        5     0.0991       40 13010814976    493494.66      92725       5358       8883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0510     0.0735   0.0735      9   0.0006     0.0006      1        5       40 13010814976    493494.66      92725

Global-route-opt command complete                CPU:  5225 s (  1.45 hr )  ELAPSE:  1077 s (  0.30 hr )  MEM-PEAK:  3749 MB
Global-route-opt command statistics  CPU=1879 sec (0.52 hr) ELAPSED=475 sec (0.13 hr) MEM-PEAK=3.661 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto' (FLW-8001)
Information: Time: 2024-01-05 13:59:18 / Session: 0.30 hr / Command: 0.29 hr / Memory: 3750 MB (FLW-8100)
1
save_block
Information: Saving block 'bslice_post_cts.nlib:bslice.design'
1
##### Report timing 
report_qor -summary > reports/timing_qor_clock_opt_psyn.summary
report_timing -max_paths 10 -nosplit -transition_time -nets > reports/clock_opt_psyn_setup.rpt
report_timing -max_paths 10 -nosplit -transition_time -nets -delay_type min > reports/clock_opt_psyn_hold.rpt
###
create_abstract -read_only -timing_level full_interface
delete existing abstract view.
FP stats:  leaf inst=16  hier inst=0 boundary conns=1039 other conns=0 hier conns=0 hier ports=2
Computing longest and shortest clock paths
 scenario ss_Cmax_125c_func 
 scenario ss_Cmax_m40c_func 
Computing longest and shortest clock paths
 scenario ss_Cmax_m40c_test 
Information: Input port 'clk' has high fanout.  Some fanouts filtered from the abstract. (ABS-252)

Number of pins with exceptions found: 2585
Number of new cells kept: 1018
Number of hierarchical pins with exceptions found: 0
Number of new hierarchical exception pins kept: 0
Total new objects included because of exceptions: 1018


Constrained pins found in design bslice :
     User size only :  0
     Exception      :  0
     Clock          :  0
     Clock Gating   :  0
     Constraint     :  0
     Case analysis  :  0
     Cell mode      :  0
     Disable timing :  0
     CTS exception  :  0
     PVT            :  0
     Latency        :  0
     Clock sense    :  0

Number of cells Retained due to UTC: 0
global route congestion map copied to abstract view.
1 voltage area(s) copied to abstract view.
0 edit group(s) copied to abstract view.
Time taken for computing hidden area information for abstract 'bslice' :
 0.000000(User),0.000000(System), 0.000000(CPU), 0.000000(Elapsed)
0 nets and 0 cells are optimizable
0 clk nets and 0 clk cells are optimizable
Information: 2677 nets (100.00% of eligible nets) of bslice.abstract have parasitics. (ABS-409)
Saved coupling caps for 0 net pairs in block 'bslice'.
Number of leaf cells in abstract view:   4908
Number of leaf cells in design view:   95139
Compression percentage:   94.84
abstract view for design bslice is created.
Information: Read-only abstract for block bslice_post_cts.nlib:bslice has been saved to disk. (ABS-247)
1
save_lib -all
Saving all libraries...
Information: abstract view of block 'bslice' is not being saved because it is in read mode. (NDM-073)
1
close_lib
Closing library 'bslice_post_cts.nlib'
Information: The net parasitics of block bslice are cleared. (TIM-123)
1
#exit
Information: 175 out of 180 LGL-336 messages were not printed due to limit 5  (MSG-3913)
