{"sha": "09ae0f6c3ee0612012a67df4387d55efa19b8cad", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDlhZTBmNmMzZWUwNjEyMDEyYTY3ZGY0Mzg3ZDU1ZWZhMTliOGNhZA==", "commit": {"author": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2021-05-10T06:49:35Z"}, "committer": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2021-05-10T06:50:09Z"}, "message": "arc: Cleanup simdext.md file\n\nTextual cleanup of the simdext.md file.  Format the output assembly\ninstructions.\n\ngcc/\n2021-05-10  Claudiu Zissulescu  <claziss@synopsys.com>\n\n\t* config/arc/simdext.md: Format and cleanup file.\n\nSigned-off-by: Claudiu Zissulescu <claziss@synopsys.com>", "tree": {"sha": "edccc4bc40bb1629e719f52946652af34c752aaf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/edccc4bc40bb1629e719f52946652af34c752aaf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/09ae0f6c3ee0612012a67df4387d55efa19b8cad", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/09ae0f6c3ee0612012a67df4387d55efa19b8cad", "html_url": "https://github.com/Rust-GCC/gccrs/commit/09ae0f6c3ee0612012a67df4387d55efa19b8cad", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/09ae0f6c3ee0612012a67df4387d55efa19b8cad/comments", "author": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "committer": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "0c2f8805fad50a95099ed19955866c777e397f3c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c2f8805fad50a95099ed19955866c777e397f3c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c2f8805fad50a95099ed19955866c777e397f3c"}], "stats": {"total": 730, "additions": 400, "deletions": 330}, "files": [{"sha": "41c426906331ba474aed5ebb098bb15a51b135f4", "filename": "gcc/config/arc/simdext.md", "status": "modified", "additions": 400, "deletions": 330, "changes": 730, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/09ae0f6c3ee0612012a67df4387d55efa19b8cad/gcc%2Fconfig%2Farc%2Fsimdext.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/09ae0f6c3ee0612012a67df4387d55efa19b8cad/gcc%2Fconfig%2Farc%2Fsimdext.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farc%2Fsimdext.md?ref=09ae0f6c3ee0612012a67df4387d55efa19b8cad", "patch": "@@ -174,7 +174,7 @@\n \t\t\t\t\t\t\t  (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))\n \t\t\t   (match_operand:SI 3 \"immediate_operand\" \"P\"))))]\n  \"TARGET_SIMD_SET\"\n- \"vld128 %0, [i%2, %3]\"\n+ \"vld128\\\\t%0,[i%2,%3]\"\n  [(set_attr \"type\" \"simd_vload128\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")]\n@@ -186,7 +186,7 @@\n \t\t\t   (match_operand:SI 2 \"immediate_operand\" \"P\")))\n \t(match_operand:V8HI 3 \"vector_register_operand\" \"=v\"))]\n  \"TARGET_SIMD_SET\"\n- \"vst128 %3, [i%1, %2]\"\n+ \"vst128\\\\t%3,[i%1,%2]\"\n  [(set_attr \"type\" \"simd_vstore\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")]\n@@ -204,7 +204,7 @@\n \t (match_operand:V8HI 3 \"vector_register_operand\" \"=v\")\n \t (parallel [(const_int 0) (const_int 1) (const_int 2) (const_int 3)])))]\n  \"TARGET_SIMD_SET\"\n- \"vst64 %3, [i%1, %2]\"\n+ \"vst64\\\\t%3,[i%1,%2]\"\n  [(set_attr \"type\" \"simd_vstore\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")]\n@@ -215,9 +215,9 @@\n \t(match_operand:V8HI 1 \"vector_register_or_memory_operand\" \"m,v,v\"))]\n   \"TARGET_SIMD_SET && !(GET_CODE (operands[0]) == MEM && GET_CODE(operands[1]) == MEM)\"\n   \"@\n-    vld128r %0, %1\n-    vst128r %1, %0\n-    vmvzw %0,%1,0xffff\"\n+    vld128r\\\\t%0,%1\n+    vst128r\\\\t%1,%0\n+    vmvzw\\\\t%0,%1,0xffff\"\n   [(set_attr \"type\" \"simd_vload128,simd_vstore,simd_vmove_else_zero\")\n    (set_attr \"length\" \"8,8,4\")\n    (set_attr \"cond\" \"nocond, nocond, nocond\")])\n@@ -227,525 +227,538 @@\n \t(match_operand:TI 1 \"vector_register_or_memory_operand\" \"m,v,v\"))]\n   \"\"\n   \"@\n-    vld128r %0, %1\n-    vst128r %1, %0\n-    vmvzw %0,%1,0xffff\"\n+    vld128r\\\\t%0,%1\n+    vst128r\\\\t%1,%0\n+    vmvzw\\\\t%0,%1,0xffff\"\n   [(set_attr \"type\" \"simd_vload128,simd_vstore,simd_vmove_else_zero\")\n    (set_attr \"length\" \"8,8,4\")\n    (set_attr \"cond\" \"nocond, nocond, nocond\")])\n \n-;; (define_insn \"*movv8hi_insn_rr\"\n-;;   [(set (match_operand:V8HI 0 \"vector_register_operand\" \"=v\")\n-;; \t(match_operand:V8HI 1 \"vector_register_operand\" \"v\"))]\n-;;   \"\"\n-;;   \"mov reg,reg\"\n-;;   [(set_attr \"length\" \"8\")\n-;;   (set_attr \"type\" \"move\")])\n-\n-;; (define_insn \"*movv8_out\"\n-;;   [(set (match_operand:V8HI 0 \"memory_operand\" \"=m\")\n-;; \t(match_operand:V8HI 1 \"vector_register_operand\" \"v\"))]\n-;;   \"\"\n-;;   \"mov out\"\n-;;   [(set_attr \"length\" \"8\")\n-;;   (set_attr \"type\" \"move\")])\n-\n-\n-;; (define_insn \"addv8hi3\"\n-;;   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n-;; \t(plus:V8HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-;; \t\t   (match_operand:V8HI 2 \"vector_register_operand\" \"v\")))]\n-;;   \"TARGET_SIMD_SET\"\n-;;   \"vaddw %0, %1, %2\"\n-;;   [(set_attr \"length\" \"8\")\n-;;    (set_attr \"cond\" \"nocond\")])\n-\n-;; (define_insn \"vaddw_insn\"\n-;;   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n-;; \t(unspec [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-;; \t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VADDW))]\n-;;   \"TARGET_SIMD_SET\"\n-;;   \"vaddw %0, %1, %2\"\n-;;   [(set_attr \"length\" \"8\")\n-;;    (set_attr \"cond\" \"nocond\")])\n-\n ;; V V V Insns\n (define_insn \"vaddaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VADDAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VADDAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vaddaw %0, %1, %2\"\n+  \"vaddaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vaddw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VADDW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VADDW))]\n   \"TARGET_SIMD_SET\"\n-  \"vaddw %0, %1, %2\"\n+  \"vaddw\\\\t%0,%1,2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vavb_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VAVB))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VAVB))]\n   \"TARGET_SIMD_SET\"\n-  \"vavb %0, %1, %2\"\n+  \"vavb\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vavrb_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VAVRB))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VAVRB))]\n   \"TARGET_SIMD_SET\"\n-  \"vavrb %0, %1, %2\"\n+  \"vavrb\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vdifaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VDIFAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VDIFAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vdifaw %0, %1, %2\"\n+  \"vdifaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vdifw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VDIFW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VDIFW))]\n   \"TARGET_SIMD_SET\"\n-  \"vdifw %0, %1, %2\"\n+  \"vdifw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmaxaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMAXAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMAXAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmaxaw %0, %1, %2\"\n+  \"vmaxaw\\\\t%0,%1,2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmaxw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMAXW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMAXW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmaxw %0, %1, %2\"\n+  \"vmaxw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vminaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMINAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMINAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vminaw %0, %1, %2\"\n+  \"vminaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vminw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMINW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMINW))]\n   \"TARGET_SIMD_SET\"\n-  \"vminw %0, %1, %2\"\n+  \"vminw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmulaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMULAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMULAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmulaw %0, %1, %2\"\n+  \"vmulaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmulfaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMULFAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMULFAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmulfaw %0, %1, %2\"\n+  \"vmulfaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmulfw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMULFW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMULFW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmulfw %0, %1, %2\"\n+  \"vmulfw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmulw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMULW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMULW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmulw %0, %1, %2\"\n+  \"vmulw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsubaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VSUBAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSUBAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vsubaw %0, %1, %2\"\n+  \"vsubaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsubw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VSUBW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSUBW))]\n   \"TARGET_SIMD_SET\"\n-  \"vsubw %0, %1, %2\"\n+  \"vsubw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsummw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VSUMMW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSUMMW))]\n   \"TARGET_SIMD_SET\"\n-  \"vsummw %0, %1, %2\"\n+  \"vsummw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vand_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VAND))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VAND))]\n   \"TARGET_SIMD_SET\"\n-  \"vand %0, %1, %2\"\n+  \"vand\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vandaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VANDAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VANDAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vandaw %0, %1, %2\"\n+  \"vandaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbic_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VBIC))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VBIC))]\n   \"TARGET_SIMD_SET\"\n-  \"vbic %0, %1, %2\"\n+  \"vbic\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbicaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VBICAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VBICAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbicaw %0, %1, %2\"\n+  \"vbicaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vor_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VOR))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VOR))]\n   \"TARGET_SIMD_SET\"\n-  \"vor %0, %1, %2\"\n+  \"vor\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vxor_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VXOR))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VXOR))]\n   \"TARGET_SIMD_SET\"\n-  \"vxor %0, %1, %2\"\n+  \"vxor\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vxoraw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VXORAW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VXORAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vxoraw %0, %1, %2\"\n+  \"vxoraw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vlogic_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"veqw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VEQW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VEQW))]\n   \"TARGET_SIMD_SET\"\n-  \"veqw %0, %1, %2\"\n+  \"veqw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vcompare\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vlew_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VLEW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VLEW))]\n   \"TARGET_SIMD_SET\"\n-  \"vlew %0, %1, %2\"\n+  \"vlew\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vcompare\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vltw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VLTW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VLTW))]\n   \"TARGET_SIMD_SET\"\n-  \"vltw %0, %1, %2\"\n+  \"vltw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vcompare\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vnew_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VNEW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VNEW))]\n   \"TARGET_SIMD_SET\"\n-  \"vnew %0, %1, %2\"\n+  \"vnew\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vcompare\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr1aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR1AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR1AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr1aw %0, %1, %2\"\n+  \"vmr1aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr1w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR1W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR1W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr1w %0, %1, %2\"\n+  \"vmr1w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr2aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR2AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR2AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr2aw %0, %1, %2\"\n+  \"vmr2aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr2w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR2W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR2W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr2w %0, %1, %2\"\n+  \"vmr2w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr3aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR3AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR3AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr3aw %0, %1, %2\"\n+  \"vmr3aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr3w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR3W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR3W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr3w %0, %1, %2\"\n+  \"vmr3w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr4aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR4AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR4AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr4aw %0, %1, %2\"\n+  \"vmr4aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr4w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR4W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR4W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr4w %0, %1, %2\"\n+  \"vmr4w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr5aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR5AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR5AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr5aw %0, %1, %2\"\n+  \"vmr5aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr5w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR5W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR5W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr5w %0, %1, %2\"\n+  \"vmr5w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr6aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR6AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR6AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr6aw %0, %1, %2\"\n+  \"vmr6aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr6w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR6W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR6W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr6w %0, %1, %2\"\n+  \"vmr6w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr7aw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR7AW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR7AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr7aw %0, %1, %2\"\n+  \"vmr7aw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmr7w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMR7W))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMR7W))]\n   \"TARGET_SIMD_SET\"\n-  \"vmr7w %0, %1, %2\"\n+  \"vmr7w\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmrb_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VMRB))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VMRB))]\n   \"TARGET_SIMD_SET\"\n-  \"vmrb %0, %1, %2\"\n+  \"vmrb\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vh264f_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VH264F))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VH264F))]\n   \"TARGET_SIMD_SET\"\n-  \"vh264f %0, %1, %2\"\n+  \"vh264f\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_3cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vh264ft_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VH264FT))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VH264FT))]\n   \"TARGET_SIMD_SET\"\n-  \"vh264ft %0, %1, %2\"\n+  \"vh264ft\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_3cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vh264fw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VH264FW))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VH264FW))]\n   \"TARGET_SIMD_SET\"\n-  \"vh264fw %0, %1, %2\"\n+  \"vh264fw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_3cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vvc1f_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VVC1F))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VVC1F))]\n   \"TARGET_SIMD_SET\"\n-  \"vvc1f %0, %1, %2\"\n+  \"vvc1f\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_3cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vvc1ft_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t (match_operand:V8HI 2 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VVC1FT))]\n+\t\t      (match_operand:V8HI 2 \"vector_register_operand\" \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VVC1FT))]\n   \"TARGET_SIMD_SET\"\n-  \"vvc1ft %0, %1, %2\"\n+  \"vvc1ft\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_3cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -754,92 +767,90 @@\n \n ;;---\n ;; V V r/limm Insns\n-\n-;; (define_insn \"vbaddw_insn\"\n-;;   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n-;; \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-;; \t\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"rCal\")] UNSPEC_ARC_SIMD_VBADDW))]\n-;;   \"TARGET_SIMD_SET\"\n-;;   \"vbaddw %0, %1, %2\"\n-;;   [(set_attr \"length\" \"4\")\n-;;    (set_attr \"cond\" \"nocond\")])\n-\n (define_insn \"vbaddw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBADDW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBADDW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbaddw %0, %1, %2\"\n+  \"vbaddw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbmaxw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBMAXW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBMAXW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbmaxw %0, %1, %2\"\n+  \"vbmaxw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbminw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBMINW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBMINW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbminw %0, %1, %2\"\n+  \"vbminw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbmulaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBMULAW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBMULAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbmulaw %0, %1, %2\"\n+  \"vbmulaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbmulfw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBMULFW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBMULFW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbmulfw %0, %1, %2\"\n+  \"vbmulfw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbmulw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBMULW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBMULW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbmulw %0, %1, %2\"\n+  \"vbmulw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbrsubw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t     (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBRSUBW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBRSUBW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbrsubw %0, %1, %2\"\n+  \"vbrsubw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vbsubw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VBSUBW))]\n+\t\t      (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t     UNSPEC_ARC_SIMD_VBSUBW))]\n   \"TARGET_SIMD_SET\"\n-  \"vbsubw %0, %1, %2\"\n+  \"vbsubw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -849,69 +860,76 @@\n (define_insn \"vasrrwi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VASRRWi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRRWi))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrrwi %0, %1, %2\"\n+  \"vasrrwi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vasrsrwi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t     (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VASRSRWi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRSRWi))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrsrwi %0, %1, %2\"\n+  \"vasrsrwi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_2cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vasrwi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VASRWi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRWi))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrwi %0, %1, %2\"\n+  \"vasrwi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vasrpwbi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VASRPWBi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRPWBi))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrpwbi %0, %1, %2\"\n+  \"vasrpwbi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vpack\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vasrrpwbi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VASRRPWBi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRRPWBi))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrrpwbi %0, %1, %2\"\n+  \"vasrrpwbi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vpack\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsr8awi_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VSR8AWi))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VSR8AWi))]\n   \"TARGET_SIMD_SET\"\n-  \"vsr8awi %0, %1, %2\"\n+  \"vsr8awi\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsr8i_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")] UNSPEC_ARC_SIMD_VSR8i))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"L\")]\n+\t\t     UNSPEC_ARC_SIMD_VSR8i))]\n   \"TARGET_SIMD_SET\"\n-  \"vsr8i %0, %1, %2\"\n+  \"vsr8i\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -921,39 +939,43 @@\n (define_insn \"vmvaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMVAW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMVAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmvaw %0, %1, %2\"\n+  \"vmvaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmvw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMVW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMVW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmvw %0, %1, %2\"\n+  \"vmvw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmvzw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMVZW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMVZW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmvzw %0, %1, %2\"\n+  \"vmvzw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove_else_zero\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vd6tapf_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VD6TAPF))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VD6TAPF))]\n   \"TARGET_SIMD_SET\"\n-  \"vd6tapf %0, %1, %2\"\n+  \"vd6tapf\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vspecial_4cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -962,29 +984,32 @@\n (define_insn \"vmovaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:SI 1 \"nonmemory_operand\"  \"r\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMOVAW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMOVAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmovaw %0, %1, %2\"\n+  \"vmovaw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmovw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:SI 1 \"nonmemory_operand\"  \"r\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMOVW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMOVW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmovw %0, %1, %2\"\n+  \"vmovw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vmovzw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:SI 1 \"nonmemory_operand\"  \"r\")\n-\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")] UNSPEC_ARC_SIMD_VMOVZW))]\n+\t\t      (match_operand:SI 2 \"immediate_operand\" \"P\")]\n+\t\t     UNSPEC_ARC_SIMD_VMOVZW))]\n   \"TARGET_SIMD_SET\"\n-  \"vmovzw %0, %1, %2\"\n+  \"vmovzw\\\\t%0,%1,%2\"\n   [(set_attr \"type\" \"simd_vmove_else_zero\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -994,9 +1019,10 @@\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"K\")\n-\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VSR8))]\n+\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSR8))]\n   \"TARGET_SIMD_SET\"\n-  \"vsr8 %0, %1, i%2\"\n+  \"vsr8\\\\t%0,%1,i%2\"\n   [(set_attr \"type\" \"simd_valign\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1005,9 +1031,10 @@\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"K\")\n-\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VASRW))]\n+\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VASRW))]\n   \"TARGET_SIMD_SET\"\n-  \"vasrw %0, %1, i%2\"\n+  \"vasrw\\\\t%0,%1,i%2\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1016,109 +1043,121 @@\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"           \"=v\")\n \t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n \t\t      (match_operand:SI 2 \"immediate_operand\" \"K\")\n-\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VSR8AW))]\n+\t\t      (match_operand:V8HI 3 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSR8AW))]\n   \"TARGET_SIMD_SET\"\n-  \"vsr8aw %0, %1, i%2\"\n+  \"vsr8aw\\\\t%0,%1,i%2\"\n   [(set_attr \"type\" \"simd_valign_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n ;; Va, Vb insns\n (define_insn \"vabsaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VABSAW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VABSAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vabsaw %0, %1\"\n+  \"vabsaw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_varith_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vabsw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VABSW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VABSW))]\n   \"TARGET_SIMD_SET\"\n-  \"vabsw %0, %1\"\n+  \"vabsw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vaddsuw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VADDSUW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VADDSUW))]\n   \"TARGET_SIMD_SET\"\n-  \"vaddsuw %0, %1\"\n+  \"vaddsuw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vsignw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VSIGNW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VSIGNW))]\n   \"TARGET_SIMD_SET\"\n-  \"vsignw %0, %1\"\n+  \"vsignw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_varith_1cycle\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vexch1_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VEXCH1))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VEXCH1))]\n   \"TARGET_SIMD_SET\"\n-  \"vexch1 %0, %1\"\n+  \"vexch1\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpermute\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vexch2_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VEXCH2))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VEXCH2))]\n   \"TARGET_SIMD_SET\"\n-  \"vexch2 %0, %1\"\n+  \"vexch2\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpermute\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vexch4_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VEXCH4))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VEXCH4))]\n   \"TARGET_SIMD_SET\"\n-  \"vexch4 %0, %1\"\n+  \"vexch4\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpermute\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vupbaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VUPBAW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VUPBAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vupbaw %0, %1\"\n+  \"vupbaw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpack_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vupbw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VUPBW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VUPBW))]\n   \"TARGET_SIMD_SET\"\n-  \"vupbw %0, %1\"\n+  \"vupbw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpack\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vupsbaw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VUPSBAW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VUPSBAW))]\n   \"TARGET_SIMD_SET\"\n-  \"vupsbaw %0, %1\"\n+  \"vupsbaw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpack_with_acc\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vupsbw_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\"  \"=v\")\n-\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")] UNSPEC_ARC_SIMD_VUPSBW))]\n+\t(unspec:V8HI [(match_operand:V8HI 1 \"vector_register_operand\"  \"v\")]\n+\t\t     UNSPEC_ARC_SIMD_VUPSBW))]\n   \"TARGET_SIMD_SET\"\n-  \"vupsbw %0, %1\"\n+  \"vupsbw\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_vpack\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1127,70 +1166,78 @@\n (define_insn \"vdirun_insn\"\n   [(set (match_operand:SI 0 \"arc_simd_dma_register_operand\"           \"=d\")\n \t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"  \"r\")\n-\t\t\t     (match_operand:SI 2 \"nonmemory_operand\" \"r\")] UNSPEC_ARC_SIMD_VDIRUN))]\n+\t\t\t     (match_operand:SI 2 \"nonmemory_operand\" \"r\")]\n+\t\t\t    UNSPEC_ARC_SIMD_VDIRUN))]\n   \"TARGET_SIMD_SET\"\n-  \"vdirun %1, %2\"\n+  \"vdirun\\\\t%1,%2\"\n   [(set_attr \"type\" \"simd_dma\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vdorun_insn\"\n   [(set (match_operand:SI 0 \"arc_simd_dma_register_operand\"              \"=d\")\n \t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"     \"r\")\n-\t\t\t     (match_operand:SI 2 \"nonmemory_operand\"     \"r\")] UNSPEC_ARC_SIMD_VDORUN))]\n+\t\t\t     (match_operand:SI 2 \"nonmemory_operand\"     \"r\")]\n+\t\t\t    UNSPEC_ARC_SIMD_VDORUN))]\n   \"TARGET_SIMD_SET\"\n-  \"vdorun %1, %2\"\n+  \"vdorun\\\\t%1,%2\"\n   [(set_attr \"type\" \"simd_dma\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vdiwr_insn\"\n   [(set (match_operand:SI 0 \"arc_simd_dma_register_operand\"           \"=d,d\")\n-\t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"  \"r,Cal\")] UNSPEC_ARC_SIMD_VDIWR))]\n+\t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"  \"r,Cal\")]\n+\t\t\t    UNSPEC_ARC_SIMD_VDIWR))]\n   \"TARGET_SIMD_SET\"\n-  \"vdiwr %0, %1\"\n+  \"vdiwr\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_dma\")\n    (set_attr \"length\" \"4,8\")\n    (set_attr \"cond\" \"nocond,nocond\")])\n \n (define_insn \"vdowr_insn\"\n   [(set (match_operand:SI 0 \"arc_simd_dma_register_operand\"           \"=d,d\")\n-\t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"  \"r,Cal\")] UNSPEC_ARC_SIMD_VDOWR))]\n+\t(unspec_volatile:SI [(match_operand:SI 1 \"nonmemory_operand\"  \"r,Cal\")]\n+\t\t\t    UNSPEC_ARC_SIMD_VDOWR))]\n   \"TARGET_SIMD_SET\"\n-  \"vdowr %0, %1\"\n+  \"vdowr\\\\t%0,%1\"\n   [(set_attr \"type\" \"simd_dma\")\n    (set_attr \"length\" \"4,8\")\n    (set_attr \"cond\" \"nocond,nocond\")])\n \n ;; vector record and run instructions\n (define_insn \"vrec_insn\"\n-  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")] UNSPEC_ARC_SIMD_VREC)]\n+  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")]\n+\t\t    UNSPEC_ARC_SIMD_VREC)]\n   \"TARGET_SIMD_SET\"\n-  \"vrec %0\"\n+  \"vrec\\\\t%0\"\n   [(set_attr \"type\" \"simd_vcontrol\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vrun_insn\"\n-  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")] UNSPEC_ARC_SIMD_VRUN)]\n+  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")]\n+\t\t    UNSPEC_ARC_SIMD_VRUN)]\n   \"TARGET_SIMD_SET\"\n-  \"vrun %0\"\n+  \"vrun\\\\t%0\"\n   [(set_attr \"type\" \"simd_vcontrol\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vrecrun_insn\"\n-  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")] UNSPEC_ARC_SIMD_VRECRUN)]\n+  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")]\n+\t\t    UNSPEC_ARC_SIMD_VRECRUN)]\n   \"TARGET_SIMD_SET\"\n-  \"vrecrun %0\"\n+  \"vrecrun\\\\t%0\"\n   [(set_attr \"type\" \"simd_vcontrol\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vendrec_insn\"\n-  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")] UNSPEC_ARC_SIMD_VENDREC)]\n+  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"r\")]\n+\t\t    UNSPEC_ARC_SIMD_VENDREC)]\n   \"TARGET_SIMD_SET\"\n-  \"vendrec %0\"\n+  \"vendrec\\\\t%0\"\n   [(set_attr \"type\" \"simd_vcontrol\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1211,7 +1258,7 @@\n \t  (parallel [(const_int 0) (const_int 1) (const_int 2) (const_int 3)])\n \t  )))]\n   \"TARGET_SIMD_SET\"\n-  \"vld32wh %0, [i%3,%1]\"\n+  \"vld32wh\\\\t%0,[i%3,%1]\"\n   [(set_attr \"type\" \"simd_vload\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1232,18 +1279,22 @@\n \t\t\t     [(match_operand:SI 3 \"immediate_operand\" \"L\")]))\n \t     ))))))]\n   \"TARGET_SIMD_SET\"\n-  \"vld32wl %0, [i%3,%1]\"\n+  \"vld32wl\\\\t%0,[i%3,%1]\"\n   [(set_attr \"type\" \"simd_vload\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vld64w_insn\"\n   [(set (match_operand:V8HI 0 \"vector_register_operand\" \"=v\")\n-\t(zero_extend:V8HI (mem:V4HI (plus:SI (zero_extend:SI (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t\t\t\t\t\t\t    (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))\n-\t\t\t\t\t     (match_operand:SI 3 \"immediate_operand\" \"P\")))))]\n+\t(zero_extend:V8HI\n+\t (mem:V4HI\n+\t  (plus:SI\n+\t   (zero_extend:SI\n+\t    (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n+\t\t\t   (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))\n+\t   (match_operand:SI 3 \"immediate_operand\" \"P\")))))]\n  \"TARGET_SIMD_SET\"\n- \"vld64w %0, [i%2, %3]\"\n+ \"vld64w\\\\t%0,[i%2,%3]\"\n  [(set_attr \"type\" \"simd_vload\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")]\n@@ -1264,7 +1315,7 @@\n \t     (parallel [(match_operand:SI 3 \"immediate_operand\" \"L\")]))\n \t    )))))]\n   \"TARGET_SIMD_SET\"\n-  \"vld64 %0, [i%3,%1]\"\n+  \"vld64\\\\t%0,[i%3,%1]\"\n   [(set_attr \"type\" \"simd_vload\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1287,40 +1338,48 @@\n \t      (match_operand:V8HI 2 \"vector_register_operand\"  \"v\")\n \t      (parallel [(match_operand:SI 3 \"immediate_operand\" \"L\")]))))))))]\n   \"TARGET_SIMD_SET\"\n-  \"vld32 %0, [i%3,%1]\"\n+  \"vld32\\\\t%0,[i%3,%1]\"\n   [(set_attr \"type\" \"simd_vload\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vst16_n_insn\"\n-  [(set  (mem:HI (plus:SI (match_operand:SI 0 \"immediate_operand\" \"P\")\n-\t\t\t  (zero_extend: SI (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t\t\t\t\t  (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))))\n+  [(set (mem:HI\n+\t (plus:SI\n+\t  (match_operand:SI 0 \"immediate_operand\" \"P\")\n+\t  (zero_extend:SI\n+\t   (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n+\t\t\t  (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))))\n \t (vec_select:HI (match_operand:V8HI 3 \"vector_register_operand\" \"v\")\n \t\t\t(parallel [(match_operand:SI 4 \"immediate_operand\" \"L\")])))]\n  \"TARGET_SIMD_SET\"\n- \"vst16_%4 %3,[i%2, %0]\"\n+ \"vst16_%4\\\\t%3,[i%2,%0]\"\n  [(set_attr \"type\" \"simd_vstore\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")])\n \n (define_insn \"vst32_n_insn\"\n-  [(set  (mem:SI (plus:SI (match_operand:SI 0 \"immediate_operand\" \"P\")\n-\t\t\t  (zero_extend: SI (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n-\t\t\t\t\t\t\t  (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))))\n-\t (vec_select:SI (unspec:V4SI [(match_operand:V8HI 3 \"vector_register_operand\" \"v\")] UNSPEC_ARC_SIMD_VCAST)\n-\t\t\t(parallel [(match_operand:SI 4 \"immediate_operand\" \"L\")])))]\n+  [(set (mem:SI\n+\t (plus:SI\n+\t  (match_operand:SI 0 \"immediate_operand\" \"P\")\n+\t  (zero_extend:SI\n+\t   (vec_select:HI (match_operand:V8HI 1 \"vector_register_operand\"  \"v\")\n+\t\t\t  (parallel [(match_operand:SI 2 \"immediate_operand\" \"L\")])))))\n+\t(vec_select:SI (unspec:V4SI [(match_operand:V8HI 3 \"vector_register_operand\" \"v\")]\n+\t\t\t\t    UNSPEC_ARC_SIMD_VCAST)\n+\t\t       (parallel [(match_operand:SI 4 \"immediate_operand\" \"L\")])))]\n  \"TARGET_SIMD_SET\"\n- \"vst32_%4 %3,[i%2, %0]\"\n+ \"vst32_%4\\\\t%3,[i%2,%0]\"\n  [(set_attr \"type\" \"simd_vstore\")\n   (set_attr \"length\" \"4\")\n   (set_attr \"cond\" \"nocond\")])\n \n ;; SIMD unit interrupt\n (define_insn \"vinti_insn\"\n-  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"L\")] UNSPEC_ARC_SIMD_VINTI)]\n+  [(unspec_volatile [(match_operand:SI 0 \"nonmemory_operand\"  \"L\")]\n+\t\t    UNSPEC_ARC_SIMD_VINTI)]\n   \"TARGET_SIMD_SET\"\n-  \"vinti %0\"\n+  \"vinti\\\\t%0\"\n   [(set_attr \"type\" \"simd_vcontrol\")\n    (set_attr \"length\" \"4\")\n    (set_attr \"cond\" \"nocond\")])\n@@ -1357,14 +1416,14 @@\n \n (define_insn_and_split \"*movv2hi_insn\"\n   [(set (match_operand:V2HI 0 \"move_dest_operand\" \"=r,r,r,m\")\n-\t(match_operand:V2HI 1 \"general_operand\"       \"i,r,m,r\"))]\n+\t(match_operand:V2HI 1 \"general_operand\"    \"i,r,m,r\"))]\n   \"(register_operand (operands[0], V2HImode)\n     || register_operand (operands[1], V2HImode))\"\n   \"@\n    #\n-   mov%? %0, %1\n-   ld%U1%V1 %0,%1\n-   st%U0%V0 %1,%0\"\n+   mov%?\\\\t%0,%1\n+   ld%U1%V1\\\\t%0,%1\n+   st%U0%V0\\\\t%1,%0\"\n   \"reload_completed && GET_CODE (operands[1]) == CONST_VECTOR\"\n   [(set (match_dup 0) (match_dup 2))]\n   {\n@@ -1380,8 +1439,8 @@\n    ])\n \n (define_expand \"movmisalignv2hi\"\n- [(set (match_operand:V2HI 0 \"general_operand\" \"\")\n-       (match_operand:V2HI 1 \"general_operand\" \"\"))]\n+  [(set (match_operand:V2HI 0 \"general_operand\" \"\")\n+\t(match_operand:V2HI 1 \"general_operand\" \"\"))]\n  \"unaligned_access\"\n  \"{\n    if (prepare_move_operands (operands, V2HImode))\n@@ -1411,19 +1470,19 @@\n \n      case 1:\n        if (TARGET_PLUS_QMACW\n-           && even_register_operand (operands[0], <MODE>mode)\n+\t   && even_register_operand (operands[0], <MODE>mode)\n \t   && even_register_operand (operands[1], <MODE>mode))\n-         return \\\"vadd2%?\\\\t%0,%1,0\\\";\n+\t return \\\"vadd2%?\\\\t%0,%1,0\\\";\n        return \\\"#\\\";\n \n      case 2:\n        if (TARGET_LL64)\n-         return \\\"ldd%U1%V1 %0,%1\\\";\n+\t return \\\"ldd%U1%V1\\\\t%0,%1\\\";\n        return \\\"#\\\";\n \n      case 3:\n        if (TARGET_LL64)\n-\t   return \\\"std%U0%V0 %1,%0\\\";\n+\t   return \\\"std%U0%V0\\\\t%1,%0\\\";\n \t return \\\"#\\\";\n     }\n }\"\n@@ -1439,8 +1498,8 @@\n    ])\n \n (define_expand \"movmisalign<mode>\"\n- [(set (match_operand:VWH 0 \"general_operand\" \"\")\n-       (match_operand:VWH 1 \"general_operand\" \"\"))]\n+  [(set (match_operand:VWH 0 \"general_operand\" \"\")\n+\t(match_operand:VWH 1 \"general_operand\" \"\"))]\n  \"unaligned_access\"\n  \"{\n    if (prepare_move_operands (operands, <MODE>mode))\n@@ -1449,9 +1508,9 @@\n \n (define_insn \"bswapv2hi2\"\n   [(set (match_operand:V2HI 0 \"register_operand\" \"=r,r\")\n-        (bswap:V2HI (match_operand:V2HI 1 \"nonmemory_operand\" \"r,i\")))]\n+\t(bswap:V2HI (match_operand:V2HI 1 \"nonmemory_operand\" \"r,i\")))]\n   \"TARGET_V2 && TARGET_SWAP\"\n-  \"swape %0, %1\"\n+  \"swape\\\\t%0,%1\"\n   [(set_attr \"length\" \"4,8\")\n    (set_attr \"type\" \"two_cycle_core\")])\n \n@@ -1461,7 +1520,7 @@\n \t(plus:VCT (match_operand:VCT 1 \"register_operand\" \"0,r\")\n \t\t  (match_operand:VCT 2 \"register_operand\" \"r,r\")))]\n   \"TARGET_PLUS_DMPY\"\n-  \"vadd<V_suffix>%? %0, %1, %2\"\n+  \"vadd<V_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1472,7 +1531,7 @@\n \t(minus:VCT (match_operand:VCT 1 \"register_operand\" \"0,r\")\n \t\t   (match_operand:VCT 2 \"register_operand\" \"r,r\")))]\n   \"TARGET_PLUS_DMPY\"\n-  \"vsub<V_suffix>%? %0, %1, %2\"\n+  \"vsub<V_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1482,14 +1541,16 @@\n (define_insn \"addsub<mode>3\"\n   [(set (match_operand:VDV 0 \"register_operand\" \"=r,r\")\n \t(vec_concat:VDV\n-\t (plus:<V_addsub> (vec_select:<V_addsub> (match_operand:VDV 1 \"register_operand\" \"0,r\")\n-\t\t\t\t\t\t (parallel [(const_int 0)]))\n-\t\t\t  (vec_select:<V_addsub> (match_operand:VDV 2 \"register_operand\" \"r,r\")\n-\t\t\t\t\t\t (parallel [(const_int 0)])))\n-\t (minus:<V_addsub> (vec_select:<V_addsub> (match_dup 1) (parallel [(const_int 1)]))\n-\t\t\t   (vec_select:<V_addsub> (match_dup 2) (parallel [(const_int 1)])))))]\n+\t (plus:<V_addsub>\n+\t  (vec_select:<V_addsub> (match_operand:VDV 1 \"register_operand\" \"0,r\")\n+\t\t\t\t (parallel [(const_int 0)]))\n+\t  (vec_select:<V_addsub> (match_operand:VDV 2 \"register_operand\" \"r,r\")\n+\t\t\t\t (parallel [(const_int 0)])))\n+\t (minus:<V_addsub>\n+\t  (vec_select:<V_addsub> (match_dup 1) (parallel [(const_int 1)]))\n+\t  (vec_select:<V_addsub> (match_dup 2) (parallel [(const_int 1)])))))]\n   \"TARGET_PLUS_DMPY\"\n-  \"vaddsub<V_addsub_suffix>%? %0, %1, %2\"\n+  \"vaddsub<V_addsub_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1498,14 +1559,16 @@\n (define_insn \"subadd<mode>3\"\n   [(set (match_operand:VDV 0 \"register_operand\" \"=r,r\")\n \t(vec_concat:VDV\n-\t (minus:<V_addsub> (vec_select:<V_addsub> (match_operand:VDV 1 \"register_operand\" \"0,r\")\n-\t\t\t\t\t\t  (parallel [(const_int 0)]))\n-\t\t\t   (vec_select:<V_addsub> (match_operand:VDV 2 \"register_operand\" \"r,r\")\n-\t\t\t\t\t\t  (parallel [(const_int 0)])))\n-\t (plus:<V_addsub> (vec_select:<V_addsub> (match_dup 1) (parallel [(const_int 1)]))\n-\t\t\t  (vec_select:<V_addsub> (match_dup 2) (parallel [(const_int 1)])))))]\n+\t (minus:<V_addsub>\n+\t  (vec_select:<V_addsub> (match_operand:VDV 1 \"register_operand\" \"0,r\")\n+\t\t\t\t (parallel [(const_int 0)]))\n+\t  (vec_select:<V_addsub> (match_operand:VDV 2 \"register_operand\" \"r,r\")\n+\t\t\t\t (parallel [(const_int 0)])))\n+\t (plus:<V_addsub>\n+\t  (vec_select:<V_addsub> (match_dup 1) (parallel [(const_int 1)]))\n+\t  (vec_select:<V_addsub> (match_dup 2) (parallel [(const_int 1)])))))]\n   \"TARGET_PLUS_DMPY\"\n-  \"vsubadd<V_addsub_suffix>%? %0, %1, %2\"\n+  \"vsubadd<V_addsub_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1515,10 +1578,11 @@\n   [(set (match_operand:V4HI 0 \"even_register_operand\" \"=r,r\")\n \t(vec_concat:V4HI\n \t (vec_concat:V2HI\n-\t  (plus:HI (vec_select:HI (match_operand:V4HI 1 \"even_register_operand\" \"0,r\")\n-\t\t\t\t  (parallel [(const_int 0)]))\n-\t\t   (vec_select:HI (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n-\t\t\t\t  (parallel [(const_int 0)])))\n+\t  (plus:HI\n+\t   (vec_select:HI (match_operand:V4HI 1 \"even_register_operand\" \"0,r\")\n+\t\t\t  (parallel [(const_int 0)]))\n+\t   (vec_select:HI (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n+\t\t\t  (parallel [(const_int 0)])))\n \t  (minus:HI (vec_select:HI (match_dup 1) (parallel [(const_int 1)]))\n \t\t    (vec_select:HI (match_dup 2) (parallel [(const_int 1)]))))\n \t (vec_concat:V2HI\n@@ -1528,7 +1592,7 @@\n \t\t    (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))\n \t ))]\n   \"TARGET_PLUS_QMACW\"\n-  \"vaddsub4h%? %0, %1, %2\"\n+  \"vaddsub4h%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1538,10 +1602,11 @@\n   [(set (match_operand:V4HI 0 \"even_register_operand\" \"=r,r\")\n \t(vec_concat:V4HI\n \t (vec_concat:V2HI\n-\t  (minus:HI (vec_select:HI (match_operand:V4HI 1 \"even_register_operand\" \"0,r\")\n-\t\t\t\t   (parallel [(const_int 0)]))\n-\t\t    (vec_select:HI (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n-\t\t\t\t  (parallel [(const_int 0)])))\n+\t  (minus:HI\n+\t   (vec_select:HI (match_operand:V4HI 1 \"even_register_operand\" \"0,r\")\n+\t\t\t  (parallel [(const_int 0)]))\n+\t   (vec_select:HI (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n+\t\t\t  (parallel [(const_int 0)])))\n \t  (plus:HI (vec_select:HI (match_dup 1) (parallel [(const_int 1)]))\n \t\t   (vec_select:HI (match_dup 2) (parallel [(const_int 1)]))))\n \t (vec_concat:V2HI\n@@ -1551,7 +1616,7 @@\n \t\t   (vec_select:HI (match_dup 2) (parallel [(const_int 3)]))))\n \t ))]\n   \"TARGET_PLUS_QMACW\"\n-  \"vsubadd4h%? %0, %1, %2\"\n+  \"vsubadd4h%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1581,7 +1646,7 @@\n \t   (SE:SI (vec_select:HI (match_dup 1) (parallel [(const_int 1)])))\n \t   (SE:SI (vec_select:HI (match_dup 2) (parallel [(const_int 1)])))))))]\n   \"TARGET_PLUS_DMPY\"\n-  \"dmpyh<V_US_suffix>%? %0, %1, %2\"\n+  \"dmpyh<V_US_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1662,13 +1727,15 @@\n \t\t\t    (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n \t\t\t    (parallel [(const_int 0) (const_int 1)])))))\n   (set (reg:V2SI ARCV2_ACC)\n-       (mult:V2SI (SE:V2SI (vec_select:V2HI (match_dup 1)\n-\t\t\t\t\t    (parallel [(const_int 0) (const_int 1)])))\n-\t\t  (SE:V2SI (vec_select:V2HI (match_dup 2)\n-\t\t\t\t\t    (parallel [(const_int 0) (const_int 1)])))))\n+       (mult:V2SI (SE:V2SI\n+\t\t   (vec_select:V2HI (match_dup 1)\n+\t\t\t\t    (parallel [(const_int 0) (const_int 1)])))\n+\t\t  (SE:V2SI\n+\t\t   (vec_select:V2HI (match_dup 2)\n+\t\t\t\t    (parallel [(const_int 0) (const_int 1)])))))\n   ]\n   \"TARGET_PLUS_MACD\"\n-  \"vmpy2h<V_US_suffix>%? %0, %1, %2\"\n+  \"vmpy2h<V_US_suffix>%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1684,7 +1751,7 @@\n \t\t\t     (parallel [(const_int 0) (const_int 1)])))))\n   ]\n   \"TARGET_PLUS_MACD\"\n-  \"vmpy2h<V_US_suffix>%? 0, %0, %1\"\n+  \"vmpy2h<V_US_suffix>%?\\\\t0,%0,%1\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"no\")\n@@ -1716,26 +1783,28 @@\n \t\t\t    (match_operand:V4HI 2 \"even_register_operand\" \"r,r\")\n \t\t\t    (parallel [(const_int 2) (const_int 3)])))))\n   (set (reg:V2SI ARCV2_ACC)\n-       (mult:V2SI (SE:V2SI (vec_select:V2HI (match_dup 1)\n-\t\t\t\t\t    (parallel [(const_int 2) (const_int 3)])))\n-\t\t  (SE:V2SI (vec_select:V2HI (match_dup 2)\n-\t\t\t\t\t    (parallel [(const_int 2) (const_int 3)])))))\n+       (mult:V2SI (SE:V2SI\n+\t\t   (vec_select:V2HI (match_dup 1)\n+\t\t\t\t    (parallel [(const_int 2) (const_int 3)])))\n+\t\t  (SE:V2SI\n+\t\t   (vec_select:V2HI (match_dup 2)\n+\t\t\t\t    (parallel [(const_int 2) (const_int 3)])))))\n   ]\n   \"TARGET_PLUS_QMACW\"\n-  \"vmpy2h<V_US_suffix>%? %0, %R1, %R2\"\n+  \"vmpy2h<V_US_suffix>%?\\\\t%0,%R1,%R2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n    (set_attr \"cond\" \"canuse,nocond\")])\n \n (define_expand \"vec_widen_<V_US>mult_hi_v4hi\"\n- [(set (match_operand:V2SI 0 \"even_register_operand\"                               \"\")\n+ [(set (match_operand:V2SI 0 \"even_register_operand\")\n        (mult:V2SI (SE:V2SI (vec_select:V2HI\n-\t\t\t\t     (match_operand:V4HI 1 \"even_register_operand\" \"\")\n-\t\t\t\t     (parallel [(const_int 2) (const_int 3)])))\n+\t\t\t    (match_operand:V4HI 1 \"even_register_operand\")\n+\t\t\t    (parallel [(const_int 2) (const_int 3)])))\n \t\t  (SE:V2SI (vec_select:V2HI\n-\t\t\t\t     (match_operand:V4HI 2 \"even_register_operand\" \"\")\n-\t\t\t\t     (parallel [(const_int 2) (const_int 3)])))))]\n+\t\t\t    (match_operand:V4HI 2 \"even_register_operand\")\n+\t\t\t    (parallel [(const_int 2) (const_int 3)])))))]\n   \"TARGET_PLUS_MACD\"\n   {\n      emit_insn (gen_arc_vec_<V_US>mult_hi_v4hi (operands[0],\n@@ -1746,10 +1815,11 @@\n )\n \n (define_insn \"arc_vec_<V_US>mac_v2hiv2si\"\n- [(set (match_operand:V2SI 0 \"even_register_operand\"                \"=r,Ral,r\")\n+ [(set (match_operand:V2SI 0 \"even_register_operand\"     \"=r,Ral,r\")\n        (plus:V2SI\n-\t(mult:V2SI (SE:V2SI (match_operand:V2HI 1 \"register_operand\" \"0,  r,r\"))\n-\t\t   (SE:V2SI (match_operand:V2HI 2 \"register_operand\" \"r,  r,r\")))\n+\t(mult:V2SI\n+\t (SE:V2SI (match_operand:V2HI 1 \"register_operand\" \"0,  r,r\"))\n+\t (SE:V2SI (match_operand:V2HI 2 \"register_operand\" \"r,  r,r\")))\n \t(reg:V2SI ARCV2_ACC)))\n   (set (reg:V2SI ARCV2_ACC)\n        (plus:V2SI\n@@ -1786,7 +1856,7 @@\n \t\t   UNSPEC_ARC_DMACH))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_DMPY\"\n-  \"dmach%? %0, %1, %2\"\n+  \"dmach%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1800,7 +1870,7 @@\n \t\t   UNSPEC_ARC_DMACHU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_DMPY\"\n-  \"dmachu%? %0, %1, %2\"\n+  \"dmachu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1814,7 +1884,7 @@\n \t\t   UNSPEC_ARC_DMACWH))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"dmacwh%? %0, %1, %2\"\n+  \"dmacwh%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1828,7 +1898,7 @@\n \t\t   UNSPEC_ARC_DMACWHU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"dmacwhu%? %0, %1, %2\"\n+  \"dmacwhu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1842,7 +1912,7 @@\n \t\t     UNSPEC_ARC_VMAC2H))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_MACD\"\n-  \"vmac2h%? %0, %1, %2\"\n+  \"vmac2h%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1856,7 +1926,7 @@\n \t\t   UNSPEC_ARC_VMAC2HU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_MACD\"\n-  \"vmac2hu%? %0, %1, %2\"\n+  \"vmac2hu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1869,7 +1939,7 @@\n \t\t     UNSPEC_ARC_VMPY2H))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_MACD\"\n-  \"vmpy2h%? %0, %1, %2\"\n+  \"vmpy2h%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1882,7 +1952,7 @@\n \t\t     UNSPEC_ARC_VMPY2HU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_MACD\"\n-  \"vmpy2hu%? %0, %1, %2\"\n+  \"vmpy2hu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1896,7 +1966,7 @@\n \t\t     UNSPEC_ARC_QMACH))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"qmach%? %0, %1, %2\"\n+  \"qmach%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1910,7 +1980,7 @@\n \t\t   UNSPEC_ARC_QMACHU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"qmachu%? %0, %1, %2\"\n+  \"qmachu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1923,7 +1993,7 @@\n \t\t     UNSPEC_ARC_QMPYH))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"qmpyh%? %0, %1, %2\"\n+  \"qmpyh%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")\n@@ -1936,7 +2006,7 @@\n \t\t   UNSPEC_ARC_QMPYHU))\n    (clobber (reg:DI ARCV2_ACC))]\n   \"TARGET_PLUS_QMACW\"\n-  \"qmpyhu%? %0, %1, %2\"\n+  \"qmpyhu%?\\\\t%0,%1,%2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"type\" \"multi\")\n    (set_attr \"predicable\" \"yes,no\")"}]}