Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:29:59 -0000
Received: from icoremail.net (unknown [209.85.210.179])
	by mail-app2 (Coremail) with SMTP id by_KCgCn35h_n_JbNpK4AQ--.54341S3;
	Mon, 19 Nov 2018 19:33:21 +0800 (CST)
Received: from mail-pf1-f179.google.com (unknown [209.85.210.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XEh+n_JbvydYAA--.9191S3;
	Mon, 19 Nov 2018 19:33:19 +0800 (CST)
Received: by mail-pf1-f179.google.com with SMTP id 64so10250381pfr.9
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 03:33:18 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:subject:to:cc:references:from:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding:sender:precedence:list-id;
        bh=YxR1Po1UfctTHITN/RXEwPntIfxkCyi7ancrwwesRh8=;
        b=HFsQQRhlvFzLgSpf/kL4SNQDd0kJGOaPM8ND7VRUrz9uJKSnr9f2z0reYTF0JTemhT
         WoIeUoIhfaO5H/d0Kz3pndppL+n4l2RCY3b1Jpmfm8XIOflcDdU8shKC/SBgKssd4GQm
         aBAr4k9yo/1xbahQLW+Y2v39SSiarj7BlxztkOtx7G+jltcVrWmxPNR0gXX28eR03LI0
         l2BDG+ddSjpMDpFJOeA3VAaqOox222ASRdTh3ffKRKK7fkHTLll773AjLj8jpv1AcOu/
         rks9lSG+5NkEvv0U3gELgNXWTbBKjokXx4+aN9dElLylWjbg/X9+27RMDSVeJ2jjCpfq
         9HzA==
X-Gm-Message-State: AGRZ1gIh9NuRmKr47E1LGBdR/Zv/zgNmaaZkQp9zTyD/RHiLPOMYIFEj
	ojWn8KUXOIC5uoDFO+9w4Fq4+dCqdwWzZ7cYkqxUN+hhAfCLM+M=
X-Received: by 2002:a62:3687:: with SMTP id d129-v6mr22742120pfa.56.1542627198645;
        Mon, 19 Nov 2018 03:33:18 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2538956pju;
        Mon, 19 Nov 2018 03:33:17 -0800 (PST)
X-Google-Smtp-Source: AJdET5f2rgPC4DoAZ+QsXOjVNSsmNYKi4xXvmS8pEqPdmAlL6queyRmWm7n3NH6h0izjc6YZkaXW
X-Received: by 2002:a63:1c09:: with SMTP id c9mr19482885pgc.200.1542627197266;
        Mon, 19 Nov 2018 03:33:17 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542627197; cv=none;
        d=google.com; s=arc-20160816;
        b=XeH5u2vI30m2vv+J4LI1gBmjWvuuXNhEOMP842wzf3NKoNcoJFFmMkIKyFSO2ntbQ1
         EWotciEFF+qKMMXgQHNP3Qa58+6+YpBeJY/d/FoZarysEYZS0Q68WSGeGdkxDV4M8M6l
         oc2uo/j/NsjQGYvgRsxthPXQArUMfGPduTGzSUOtMT3iQMtY1D/Y4IRR+B7D3ee+bQUo
         MT38YRB7deBFobyUw8SGN67YCcUI03gFOutMPhIa3kDjZVeOITXmQU4olRsJ2j6PnOsM
         FlN0UxWqDi3pst6X3E557Wl3VxIU+M+/Jort3mjXL7Iloo7DKcJfX8cohKFBVufeBlkt
         VSNg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dmarc-filter
         :dkim-signature:dkim-signature;
        bh=YxR1Po1UfctTHITN/RXEwPntIfxkCyi7ancrwwesRh8=;
        b=fIHkCHg14Vsk80Qmxo73lsDh2QUaeqis019sRmRE/0ZoFCjLxtF76Vq9thVayk9v9O
         dFRPi/I0WyFlyi8b27L5f6dWbU1UcWCkB8OSWGmf4bUjebWj+YnsRq4HNfBaFMKBwCq9
         0L/PMM7SebiJrmUG9xSOA+VCqCQ+WYukxmDHVD0OY0EME6xuiQDnSOlLGIYHt87UTnmv
         KWXjO5oA30zjfMaYRGHZermlJqFAS2urvzBOmaJCN7SlvPV0G7jOqBSFmr8RSlrJuvEx
         cXvqFhI/2G1eaD5VoVslUEfGRs0idiHtYG5EOhiXv00GIAP/Oa2nfhejOtuxiBivm/Qs
         n/UA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=lGlRHW1V;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=Iv6EwZvm;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id l186si39230766pga.498.2018.11.19.03.33.01;
        Mon, 19 Nov 2018 03:33:17 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728643AbeKSV4S (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Mon, 19 Nov 2018 16:56:18 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:55300 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728531AbeKSV4R (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 16:56:17 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 18B036022B; Mon, 19 Nov 2018 11:32:56 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542627176;
        bh=DcLDtL0ZXB8jT1ITCDvIfjyETQuXgmvEdut3mOgIWVw=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=lGlRHW1VkO2f4+I3qPpYjunwIWXriOQVHKNjL5XwfPgKWCWpnk0jjaZiCXQkJE9TD
         kw006gYsszz8m9YvE7g89nE4cU6eh7jya61uMqOfztKenmTWxsgb7h6VBDyurJTqCA
         CFtfpKtT9ODosehreCK8nqUQVcE0hgea4qOKc9s8=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from [10.79.168.24] (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 3B8186022B;
        Mon, 19 Nov 2018 11:32:50 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542627175;
        bh=DcLDtL0ZXB8jT1ITCDvIfjyETQuXgmvEdut3mOgIWVw=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=Iv6EwZvm9ofS7DIXn1eKAxPQjv5RxVOp6lKIUWjMpzH3PdfiQJrDxHG3a/56/u2bH
         XX9fid71vl2TVq4zXgEjpd2+NZrZX20D4Xuo7XG7WZ0eOXIe7RSgjeb2QbxXssKm9V
         61OhSFoWagNIvMWz/l+PBnHi35RBi6a5ckYnAv30=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 3B8186022B
Subject: Re: [PATCH v3 4/4] clk: qcom: Add graphics clock controller driver
 for SDM845
To: Stephen Boyd <sboyd@kernel.org>,
        Amit Nischal <anischal@codeaurora.org>,
        Michael Turquette <mturquette@baylibre.com>
Cc: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        Odelu Kukatla <okukatla@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org
References: <1534141987-29601-1-git-send-email-anischal@codeaurora.org>
 <1534141987-29601-5-git-send-email-anischal@codeaurora.org>
 <154139982787.88331.4428778114927340653@swboyd.mtv.corp.google.com>
From: Taniya Das <tdas@codeaurora.org>
Message-ID: <d3fef1bb-f18b-cf01-bb21-678cec65eb1b@codeaurora.org>
Date: Mon, 19 Nov 2018 17:02:47 +0530
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.9.1
MIME-Version: 1.0
In-Reply-To: <154139982787.88331.4428778114927340653@swboyd.mtv.corp.google.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XEh+n_JbvydYAA--.9191S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Kw4UArW7ZFWrtr15JryfCrg_yoW8WF4Upr
	1kCF45tF47Jr13JF1jqw4kuFWIvr1kZF1ay343CFW8uryqk3sagFn8CFyfCFW8urs5AF47
	Z3WrWa42k3Z7X37anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jrv_
	JF1lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkIecxE
	wVCI4VW8KwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcIIF0x
	vE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_Cr1j6rxdMxvI42IY
	6I8E87Iv6xkF7I0E14v26F4UJVW0owCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUDFAp
	UUUUU

Hello Stephen,

On 11/5/2018 12:07 PM, Stephen Boyd wrote:
> Quoting Amit Nischal (2018-08-12 23:33:07)
>> +
>> +static int gpu_cc_sdm845_probe(struct platform_device *pdev)
>> +{
>> +       struct regmap *regmap;
>> +       unsigned int value, mask;
>> +       int ret;
>> +
>> +       regmap = qcom_cc_map(pdev, &gpu_cc_sdm845_desc);
>> +       if (IS_ERR(regmap))
>> +               return PTR_ERR(regmap);
>> +
>> +       clk_fabia_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);
>> +       clk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);
>> +
>> +       /*
>> +        * Configure gpu_cc_cx_gmu_clk with recommended
>> +        * wakeup/sleep settings
>> +        */
>> +       mask = CX_GMU_CBCR_WAKE_MASK << CX_GMU_CBCR_WAKE_SHIFT;
>> +       mask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT;
>> +       value = 0xf << CX_GMU_CBCR_WAKE_SHIFT | 0xf << CX_GMU_CBCR_SLEEP_SHIFT;
>> +       regmap_update_bits(regmap, 0x1098, mask, value);
>> +
>> +       ret = qcom_cc_really_probe(pdev, &gpu_cc_sdm845_desc, regmap);
>> +       if (ret)
>> +               return ret;
>> +
>> +       /* Configure clk_dis_wait for gpu_cx_gdsc */
>> +       regmap_update_bits(regmap, 0x106c, CLK_DIS_WAIT_MASK,
>> +                                               8 << CLK_DIS_WAIT_SHIFT);
> 
> Is there a reason this is done after clks are registered? I'd think we
> would want to do it before.
> 

Yes, it could be done before, would move it.

>> +
>> +       /* Set supported range of frequencies for gfx3d clock */
>> +       clk_hw_set_rate_range(&gpu_cc_gx_gfx3d_clk_src.clkr.hw, 180000000,
>> +                                                               710000000);
>> +
>> +       return 0;
>> +}

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.

--
