# 2022 Summer Study  
+ ### Final Goal
    >Making __*Testbench Generator*__ Using __*Python*__

+ ### Final Product
    >__*TB_Gen.py*__
+ ### Directory Information

    |Directory|Description|  
    |:---:|:--------:|  
    |*Study*|Verilog & Python Study Directory |  
    |*Verilog_Code*| Verilog TestSamples |
    |*Wavedrom_Json*| Wavedrom json TestSamples |
