

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       Bclk                port                   4          Dout           
@K:CKID0003       Aclk                port                   1          dataA          
=======================================================================================
======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance     Explanation                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       synchronizer.sync     DFN1                   1          dataLocked          No generated or derived clock directive on output of sequential instance
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

