-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sat Jan 08 14:48:44 2022
-- Host        : LAPTOP-SVDUSDKV running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/86180/video_monitor_with_sound_sensor/video_monitor_with_sound_sensor.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.vhdl
-- Design      : blk_mem_gen_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_bindec is
  port (
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_bindec : entity is "bindec";
end blk_mem_gen_2_bindec;

architecture STRUCTURE of blk_mem_gen_2_bindec is
begin
\ENOUT_inferred__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => ena,
      I3 => addra(1),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_2_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(10),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(11),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(12),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(13),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(14),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => ram_douta(8),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(8),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AAAACCCCCCCC"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(9),
      I3 => sel_pipe_d1(0),
      I4 => sel_pipe_d1(1),
      I5 => sel_pipe_d1(2),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000003F520000040B57B78FB374000000000000000008152443",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"EDC56CD26F856801404000000000000000000000000000000000000000000000",
      INITP_03 => X"D2A5D644892901093C3B66630A4A08A33419D7E0E21C76B9D55EA663AE4EDCD8",
      INITP_04 => X"7B9212E5961378C4673E11F58E6D1F951632191889838DF290FD933194269D29",
      INITP_05 => X"A67329A11ACE63A30EE245F5C768039A46A5278243FF24BFB0D812E120DD92BE",
      INITP_06 => X"196592D4F8E8CCA5420044B2A04A64AB5A34A8B13FEE332D30DB7D8CF61AECB4",
      INITP_07 => X"C1121961353180E2EC880E82D70C630E2F44F241AF95FBAA1F6DFC490204F1EC",
      INITP_08 => X"5DA2CF4315CE5D90143C32180462323EB56631D6C2482221C6D297DD2A4C06CA",
      INITP_09 => X"3AED131B51606568E28BB8108CC4309A491564ECE155E3086818024CA58172D1",
      INITP_0A => X"DA1FAC2D0BF2DC386670A4EB13D4D0895BF255E346F4A7105A27D9C6C450C4B0",
      INITP_0B => X"C53B120182B6C018D86210AC0F9A3133B2E9FF3C8AA735666E90B824D6687A84",
      INITP_0C => X"8E820A33FD8152B30AEE5B244034B4A4CE6245AFF188DD93355C790B023C3A07",
      INITP_0D => X"A0615E8CD7554B081B9E067C248556185B080300D04BCD05489361F103028229",
      INITP_0E => X"C23E004D40A86A1AFF8895BCC5AF160390130A68CA624E15E863FA9623D335AC",
      INITP_0F => X"141E05C2B4C7025719E212770F0F936E8FC4E63DC28F81E0BBF3B7F12FDC7C05",
      INIT_00 => X"45545845FF008700585800FE010000004F5450F3AFFF00090031506200000344",
      INIT_01 => X"38223A224449524F48545541222C2230223A2244494D55424C41227BFF00444E",
      INIT_02 => X"58547D22333839393335353232223A224449474E4F5358494D222C2232383537",
      INIT_03 => X"00000000000000000000000000000000000000FE00000000000000FE01000000",
      INIT_04 => X"6F697373615020656C70727550FF003100324900000000000000000000000000",
      INIT_05 => X"000000000000000000000000000000FE01000000435429B5476576694C28206E",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"002000080069000F64FB00000000000000000000000000000000000000000000",
      INIT_16 => X"133021580460391E456400254220640E0DE6671B217270760400340000000100",
      INIT_17 => X"9F512B1BF579A4F20DBFAE3B50FEDD3C39C3BC52F8F80CDBE8C22E4004045F41",
      INIT_18 => X"00FF61F5544FF33030B71BDDFCBCBCC3FCAC79CFF85879F7E5178697C96EE53F",
      INIT_19 => X"F7D58A34E0884BE246F117901CD06FE6884304C703C616581349C81F06D0FE04",
      INIT_1A => X"410301385048B7E671FB1F108DFFF0FC2070A0E2E781C4CB1085FAD8A1C678E3",
      INIT_1B => X"F803234C174DE493D474C8D0EC160306619C7C0301A35109074B91306C2EDCF9",
      INIT_1C => X"875CE6E5FF464A72F0820D098C786901000D00000000F0BE92FF372260F3FA36",
      INIT_1D => X"1FE321A8A70921B91F857C28EF808908976AA21840C6436100F7D376C6C0E19F",
      INIT_1E => X"63321B079AA9BDE9024030A2A8F8721A050200005411774F290946E98E5385EF",
      INIT_1F => X"5A7B447B7E3784A4BAE225CEF269EE5C45EA44A1B22A3B0A86C342852D771764",
      INIT_20 => X"CE95882028AB020008C47294CEE040F5821103BF40A77A9E59F79DA60DA94F2C",
      INIT_21 => X"7CD391869B4B87855B7EA7DD1AE95EA840D13ECFB074F876542D681798E4EE01",
      INIT_22 => X"995B60063C03F392FFC4A19E17112A8F4432F46BAD77BBEB58499F9DB17637D5",
      INIT_23 => X"CD6CDE8E43619A402481BBE0208C4A022F1DB10B6D30A980EB9811CC49EC00C8",
      INIT_24 => X"48070508FC5676ECDEBE6FD65C8CE5279CCA57C93BA1D5A69AF303908BA3699D",
      INIT_25 => X"84464A3DE47D53ACD1375E8AD7D95F13E0B18EC38852D1A9D7299C0014860C1A",
      INIT_26 => X"B534A7F2AE8F1C8417582A5563B0D9CD826407FC984931E0445909C2DF09307A",
      INIT_27 => X"C6E932A42B0FAE47D76DEE543F2283010010953BD67F438B16D14F9289764D3A",
      INIT_28 => X"B02DBB4DA3E03EB83401007552835323C38D55D9FCE2B51EB2A726AB52D0710B",
      INIT_29 => X"27737A27C8ED0E5C16D13C50503E611A4B78033103C492FF1944D94810494C3F",
      INIT_2A => X"5E4C4DEDE0BC138741B6D649D669A3E88C360F9B3572E20A3A9C281D72A90908",
      INIT_2B => X"567C02E42FA08017FDBC2AB31299570B29784B24223371DD7E5C23B3B7BC462B",
      INIT_2C => X"8CF8875F7DE890B8B45C67B8BB9A5C77280D10CBAB900B4098969C21B5F070D9",
      INIT_2D => X"272712432FBA76BCB16A1FA720164244CC20BBA78D455761A978A76F7EC2FCF3",
      INIT_2E => X"93D9513E0873E2C5F25B53987AC624DF964861D4B1D55986F1E5224B0B8E2C9A",
      INIT_2F => X"4AB32E63D292FF938A5D1015FD631851A77992010051BB379DF5FD113195C811",
      INIT_30 => X"2E191DB910A885F7541204A09D76DFE6322B6A5686A51D98C93C53C4C2653A68",
      INIT_31 => X"418DA247D34121009C5C2071187D8CB2A7A2C3D1AE655E99724DB057D75C11D8",
      INIT_32 => X"EB944F828632B55A37EC3203A76048D34820A72E26DFB61CE75C35F3F4B05907",
      INIT_33 => X"5CDA1D1B90101C260294B2B7605E35B1E80C939C448A190EA18DA4DCEDDB56B7",
      INIT_34 => X"0CECF52160C0A639050252D593322121A1D68EB0D279948A727E4008528A874E",
      INIT_35 => X"18545C5CAAD035C721683729C6395959AD8D65BD83BA21D26C97097CC62CE959",
      INIT_36 => X"0418C19C640118DABD4E286E673A7C371331F3CD92FFA840961AC71A6022C4D4",
      INIT_37 => X"84725D1CBBACC87716B94E4D4061133194200F0B9EA088B1BE136D4D45121D82",
      INIT_38 => X"BA9B8B0987CA13028890D89804AEBAA611AED1956D91B622D08C6796F4A58258",
      INIT_39 => X"E34C11B097971443615E2960A11C9E36D0C02E0048566AA50A602781C42E6F00",
      INIT_3A => X"84C41D0791A160198000A03B2611AC21DDD835ABC84D87B92FA36B87936CCBC3",
      INIT_3B => X"3E129430808595FEA4979510EC7646ACC2D56904E3845603547940D24942B271",
      INIT_3C => X"31648892FFB4084C081000E3188B1D4C30094C58304F3010D5C8D410E466626A",
      INIT_3D => X"87910959980A156B1A84310E086108DC09D190BE211809EF382CD43C7A5EC083",
      INIT_3E => X"20735284032480D8548246273C48681882F2490668702396533CE02A066164A4",
      INIT_3F => X"58A52E121E1DA9A801435338A1340E825FC6C91042AA6456E1B42A9B84968E01",
      INIT_40 => X"B334DCAD1DE9A82206DF5C0C9CAAEC5459D14E5F28B0E89A0AD663DBF410A690",
      INIT_41 => X"58600A819992198322AF85027AA595E102907B613D612F753FBBBAF9698D927C",
      INIT_42 => X"CB441518D2403889FCED9A1D6041D2AA27F800948C0C10131D8E95B85080B089",
      INIT_43 => X"E5A40FA81949E950F0D03D3A67C40331243892FF9AA4E414F2ACE74F5512F1D4",
      INIT_44 => X"9020A167690950DE7F730000000019B7CAE32799887F85CB399BD4EDCDF9D7C8",
      INIT_45 => X"911C898CD6616F4815854C521059E49C89A052033F84A533441F8CE0473919B3",
      INIT_46 => X"BC82852730D7D65516848D184B5B382699400CC0020960842A95B3126D384442",
      INIT_47 => X"E9B24A6E3017E72D196BBC59045DADB630BC591AC16440D6433C6649BF14D4D2",
      INIT_48 => X"BFE8F4D90CD590BAB8CEB3DBE5237689BF1E107020A48BAC33B671CD0600C8CB",
      INIT_49 => X"1392FF8DC49C1265586DA0A21DB12870A0C4CF4901101079976EC4249B3F78C8",
      INIT_4A => X"9BD80F0F3ECD77ABB0B1B4936992BA4BB28EA91501BD5450A6611A5A4EB33123",
      INIT_4B => X"065B97ED7289374B070000E799212199C5CD0CCAF2874B4C7053B93C4A85C85B",
      INIT_4C => X"B6C3898FD3B1A8ADAEEFF42CF922E2E090688C494EA5632B93EE138A64DDC8FD",
      INIT_4D => X"220E75FC2874AA45B38FEADA8F9C7A0C1C82B0282ADA50EB32088CB9970002CA",
      INIT_4E => X"7593713A2F595F00800CF6C361ADD5B9B70CD284AD861410A1B346C4D3CB430B",
      INIT_4F => X"012281816C80A36B780AB043B127EAABE524DD0B6A91A25AEE99C468668D7BEE",
      INIT_50 => X"99B51849B05B385E65DA591EB32F621092FF49904B00C3DB81134F0ED615D6EB",
      INIT_51 => X"09AAD2740A281CAFE6BFB2E9306BBAC1C7F7ADF4B77D4AD8C288774937FDE2E8",
      INIT_52 => X"CD15B9E23783218921F35F8A2AF818BA11738A909C5915C3A92BD676821A1D00",
      INIT_53 => X"CB76354A255138B345B57E3F393A7CBB52CD245A44218CBE21C48F84460899D3",
      INIT_54 => X"014530627D96DA29E8FA01711AC7D757A062036A709FDC7EB465337366EE1231",
      INIT_55 => X"3B9AF4BDADCFC04791A93B717B8D461B61F208557F2A4329F986C4862D3B8803",
      INIT_56 => X"FFABC4B801251A43833F89E4684B5534017C4362984E222AB1FF921CDC32AFF5",
      INIT_57 => X"184D727235C820D151953FA089C5189A4118493C5A54B2693A664D0330F31492",
      INIT_58 => X"692B4C50865EBAF5C0C3B11AB840840E3269C187ED5F9EC523461F2B8C1476D9",
      INIT_59 => X"D66B1374569C6BDA18D840F732C886946A894C390DED2A716C385DADB243A76B",
      INIT_5A => X"07E59A21D6CD55187F538263421AC94EA9FC5370C3D23B31960E307D952A0DBE",
      INIT_5B => X"927555624F4ABD57F766B5CAA7E95364D1468F825794D850235E6FC4EA3C12F8",
      INIT_5C => X"00006DBAD72FB9004759DD22AD0C964A21B7614FAD1268A5530D209BC78DBC4E",
      INIT_5D => X"1881BD5A4CA6611A56651B31231292FF713DA28A4D515CBC936512178E627929",
      INIT_5E => X"61EAE2571D87104B0C43C445868481419D9B3C493DBEC6F2E2860C2A962A0E71",
      INIT_5F => X"A1303953CE8CC7F9F0B30E4C36A963969C6294580048FC89FB6D994E65EB85DF",
      INIT_60 => X"9A7DD2E08D0A230AF715C4912F12906F686DD3ED2B633F8B8C8374B9B42509F2",
      INIT_61 => X"7148F1CDD3EB630510453700ACFBDD3E85814AC736CAB32142B1389B50608374",
      INIT_62 => X"F98E6E097E0C0A15453FEED2E50D32321FFCB900E060A25A7AB485386BDE1696",
      INIT_63 => X"42764A734F40A280EA5074F24402218A85C4128EFD2888ECFA9E43B791970711",
      INIT_64 => X"80D489FCFA496C26C2AC5DFEB3A4BC18813D6148983D3B5265AB31230F92FFED",
      INIT_65 => X"2B030088DC47341358AA265AB6BF472909B05FFBEAFDE1D355D005715AC4D91B",
      INIT_66 => X"EA7DEC3DBB6DDD40ABB21CA2EBCEAD9DB0FAA2370F38C8F081371B4A7C39A75C",
      INIT_67 => X"74C5511362B6E82FA83337A50170664F6CF2F1688018CD15050008965876B9BD",
      INIT_68 => X"50AB400824C05EF4C5C13E874D4CA5E14536086222EB543AECD9BCA01AE9CD8D",
      INIT_69 => X"2FFDABDA969AE04BA4467968C88BBF2F4326AE4077CE83547065A6FE940C9612",
      INIT_6A => X"986B64A23D3B59334930320F92FF150CE0DEF385930CC821A7083000982793D4",
      INIT_6B => X"28A444E854FF49D7DD58316B25F008D283D9F03AD40E1FE8B0A2D49C26559851",
      INIT_6C => X"E60709A64B967EA48CB589EC631CB403D73DC8ED9B03E3BB294C2773082B0400",
      INIT_6D => X"9061A157E2885462BF640B492526274B9E530A8CB51405E84775364AD3C1F4F4",
      INIT_6E => X"0C05E3C3FA453A6D3B2A10244E530A7D327076A8BA094138F6289C1F4755D6ED",
      INIT_6F => X"57804AEAFD8D594435167A3C645C461BDD2E84AC3433154CA93333B022FE540D",
      INIT_70 => X"941359AA962CB6053495CFA6C92A46CC76766C74550ED17D6D024A4306CE8859",
      INIT_71 => X"1EFA824505C848D06554B015B01681EB4A084E3D9B4436AB30232092FF1151D2",
      INIT_72 => X"3B925F209C7D67A8D284554C2A522F4407DAA025AA5B000008B94B9D51469C51",
      INIT_73 => X"542C4986C1B00E304B4642992470B31047996E22E945790640DF144B9D51AFBB",
      INIT_74 => X"3B5221281D8203CDA7D29599ABC48F919015F69F8446E898FD0B5160647392A0",
      INIT_75 => X"29E59C56DA508E641F1F0010A9BA4566D6E826A2CCCE020DD2A47B5C6169F82F",
      INIT_76 => X"1C6FE6A2552707809ADA1083D42157B69F906F928222F9E42F3C3B4039814884",
      INIT_77 => X"7026052B4336BB30031C92FF91DB5C5C499CBB5638EC0C406BEDBE71B16CFD56",
      INIT_78 => X"80004210240906C2305ED27BCBFB026A7D9F61CE4B883C0F9EF4A3509809BD5A",
      INIT_79 => X"01015EC3052F3EBEC84D45CB33D356F3E41B56784145B458E432E44728D41589",
      INIT_7A => X"2475A9FA2601832D0E79990EE9467E1B1090B8549642ACAB003B771C0B45A431",
      INIT_7B => X"098DC5C8A6B0E815049F0F00DD31E97CCD5DF63E15D814E1297C40F4FEE212D5",
      INIT_7C => X"420104801989D4E313FFE1DAE208AEB9AA144051A1C433AC981D9D1EB767D422",
      INIT_7D => X"FBB3977B0CDA7AEE840470300179DD3253C4A040AEB1AAE5A82C3E4430C2CB20",
      INIT_7E => X"08E4793B6698E00200A49517C9B067CC96611B5643E12C222A92FF42EA8551FC",
      INIT_7F => X"C25610D157A23E40D98FE78D5C36E4952096EA9301B980F8A991F6292ADB6AB7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"C88A467A312C7129488A280DD4E41BF1F2204EC6B9009F9C1715B1929CEF0CA4",
      INITP_01 => X"8D6BFAB3F6E460F1218DE0574FC4157C09E9A1BE2EEBE9124B244B579326015B",
      INITP_02 => X"25345388FD8AA615492A23CA2FB536AEE9A1E6977CE49598423E1B2D00D409E6",
      INITP_03 => X"6AF86B594FD848F1FFAC9071DD66E2E699F681733EFFAADBE115A6CA90F6678E",
      INITP_04 => X"A0A03629B8A6412242D8915755D28578BCCAC4FE1B615ECD72CAE05BCE7EBE66",
      INITP_05 => X"6F9C3088C08BCFDD323DAEE4CBC00DB0B8850A4268018407D18A853824043488",
      INITP_06 => X"38A19252B54B8CEE0A965419FD82D0486197FE0483EE65F174CECEE6ED194C80",
      INITP_07 => X"E9B2BDE12F3B5688861B838CC153079E20E029801BD9867A12A40C98C98AB1F4",
      INIT_00 => X"720390132908DBD0BFB6A595F434B4CA2ACF8484A448F5B87587A24A0580004D",
      INIT_01 => X"9DF4863E8996C0E5483594EA4344A91857C59C76546420002662A646DACE6329",
      INIT_02 => X"B259C4F41836AC4162727880001895216B1369E9544D8C0DE0AA454D506581BA",
      INIT_03 => X"50268BDB929D8FE89B18569669814B56CA354DE0C67DCA4A13F6A91F981E632B",
      INIT_04 => X"3D9B464BD330224492FFC9136B8633837DDD1252EDAFD0E2DDC90C8C03000002",
      INIT_05 => X"8358295EE2A604B000082C80433409F8E7B5BA4F09E161F58A7D1701AD6724B2",
      INIT_06 => X"0042D2646643AAAF455F20E915EB1368C51824D125FC0A90E7838C68DA2C61C5",
      INIT_07 => X"B93B6F562C699850BD851F8C46E6A9ABFFC479F2B4FA7BCC255177AC8A67F938",
      INIT_08 => X"A0C7C348447411899753C0CA5A2E75A39340C83C081AF44DC2C1049242A88099",
      INIT_09 => X"8505A26213B34C635E3BE674188E72460714DC915C87E2124B353A9A712C7BCB",
      INIT_0A => X"F802C8591F9271B2B1205C8C0D81C174B1CAD52B16B9D7391B010008BD9C2EBA",
      INIT_0B => X"3529B06BBA500A8D3C0F993D6038B23C7B437A8B31236292FF0940D907E72895",
      INIT_0C => X"A56B0A3D0E9FBE15CC6C22E35899CFC5B93EFF0F6C9A5B29842E4E10952A79BF",
      INIT_0D => X"BB829F8DF208ED09985C2D45B591620B44BE956807009008E94E02B4AF561BFB",
      INIT_0E => X"9255B004D2684C8AE4A98212AA0622CCAB54844025001000D25C620C868A8271",
      INIT_0F => X"91295A54F6238634AC998F73B4AF044064CC5E211203314C890A95092DCFBB72",
      INIT_10 => X"61B22E5E4334297E594638D4C2498C7920280008399F58E8FEFFFF7A16304A05",
      INIT_11 => X"693E1B4B247092FF6831A69D923F6C3D4D54D80461B90F5CBE3AC3202CE9F210",
      INIT_12 => X"6DB14CDF23C2071C182120B237940BFAF389B700C3BB8A6819D92464FD7C610A",
      INIT_13 => X"B0D450104B10D98C08301F841A9CA893C000A53A2C11CD3BDF5B94BBB149700C",
      INIT_14 => X"52820A64475E053ECABB8900A48019028F7C1EC3F003C091A75A802107FFFF7F",
      INIT_15 => X"000BE8060083E870AFF52BF22640A7136F900FD713FEB13E1E103DC9289CF59C",
      INIT_16 => X"6411D89685577DD65E724D139B2AAE6204B744C5F9C54978214690A8A3D5D138",
      INIT_17 => X"B460302E02009396A21614455816C2B0148590850C04FFFFFFAAB56A596A19CE",
      INIT_18 => X"732CE8194819819691B06AF47A61EB56149B4DB34E92FF89CA6B4637B5ADAE47",
      INIT_19 => X"D3FB4EEC4470C3280FC318477FCA82A5F1698079838F0D48B336D126E8486A89",
      INIT_1A => X"182920FF85B129689D9719FCAA797A1DBEC9F60CB0E4836A640D42EDB0EA88A9",
      INIT_1B => X"24A6DC87F5955C6D873A1EA594C296381AF121297CAC324CFB2E324CBA4A1CD2",
      INIT_1C => X"B3E7DB1267A824051DAA79D538A7DE7766B083E37B1001A0F5739C00ADD57DEE",
      INIT_1D => X"236A688E35365AB34238DA26627800800257653471DBB02E51A41036B19C6E2C",
      INIT_1E => X"3330E25292FF8D975D33C5DB135C19BAA30CDC25AD537650EC0FC825D4D3403A",
      INIT_1F => X"1E631CB871431B5040FFFFFFDF7EBF600909517BA74DB40A316604B8615A961C",
      INIT_20 => X"A30FD0694C42D36B613C345554578964D9A0C3D9798F1C41B1C60E683C4BC658",
      INIT_21 => X"319F1AC8F0E3B0620ADDC184E2C13493DF53AAD4BA7577263CCEF670664E03EA",
      INIT_22 => X"7AA31D4B0A9414D191E1391E595C6824C1A1F4A4988138DB8DC323A02815E078",
      INIT_23 => X"029B69C154097619239D8A1ED48BE78FC08A0521E0418339F9FFFFFF7FC8BD44",
      INIT_24 => X"2CD9C43893A21AD22C1D3B188C012621529E66B5F18769323A17208407908845",
      INIT_25 => X"A2C2F49A8C9681E152845A3DBB5E1DAB2FE22C92FF00601057B5394ACBF33E13",
      INIT_26 => X"FF35C73B33359E765AADCBD287FDB1692C0E31E236305231A62E9BF0C6001E93",
      INIT_27 => X"C110BA0D840B816037149F79BB196421C010640601BD475994610148075648AD",
      INIT_28 => X"AA8C4E860C00D439648F834B6561D4862E96B9C992B9FC698825D013BF8EC20C",
      INIT_29 => X"C7B1F88B7429F3564DB9F3FCB961C98740C06E9021B08786E24E0E0F0CE4B648",
      INIT_2A => X"5B01468630B0B968AB300B00002048FFFFC907EE70ADADB34BD55FA83F53CCFB",
      INIT_2B => X"222A92FFFD9886F3ACAD5EFFE58024A711E4EDB450F3BA0B13AA44B34214CEC5",
      INIT_2C => X"98116160156B1FA4731722D92B42CE010008999C16D93C586C7A61BB5333D328",
      INIT_2D => X"746183CCB60644FC3A9E1EFCAF2583D603DA2D9425BB9D7D878015EF20F05544",
      INIT_2E => X"6189F470C19002D92ACF1A5011A4A9CD68580E78AB2BA44F3020401A884CFB4A",
      INIT_2F => X"489F8A6202A3408AAD9EBA72857032101105E3DDB4816112638BDDCF404DC58F",
      INIT_30 => X"27D27A54D81FE906B60C8D8B1C173DC1AE5EE90DE49E17E37D6DD16830B9E381",
      INIT_31 => X"C81F8BE600A64801E2457A1049B371EB68EF62449410F9D64970D74D785BB841",
      INIT_32 => X"1209711341315EC86C453B494C1332233792FFBA280036194D6F243939CA474D",
      INIT_33 => X"007C5839544FC22D0E6709919ADE15F4BD87A29EAA675B51BF5DAA2802B2B86C",
      INIT_34 => X"132346134C380C374727B2A9116F6573D123EDC2DDD953A626A9AA6D44E308A0",
      INIT_35 => X"898683900502EE1D8BFC03A641E1400500006A727D3523F2D5E6FDA4314549BF",
      INIT_36 => X"0218289D89063582F747455AA22800C1821CEF4843CB9C6355EDD6BACB946764",
      INIT_37 => X"88DED73A5ECBA7A0B95F09BE53A0A907300F96638397C19D227D9B2257902552",
      INIT_38 => X"90FF59433B2A5B7846AA789A3CE3FC9021B20181E5710352E65201D8B7400000",
      INIT_39 => X"087101167820216D0D41F33584EFFCFF19BC1841A4667CC23C6B51499B31224D",
      INIT_3A => X"9ACEF5639908A20B0C5B1D9D4BA24774F9787963172A5CA15AF25B5B4665A028",
      INIT_3B => X"E134CA2E97923A078954C692A012E866D514132E87085BF2F7100003E8A852F2",
      INIT_3C => X"EAD4AAE18CC41A923201D188CB880F8320E0005CB5F5F7972F416F748046663D",
      INIT_3D => X"D301ED891A272D47400418889570ADF7AAE45B84ECE78D7596282E462221EDB8",
      INIT_3E => X"180569696E67979231EBC61633193E20FC38E6944435866CE58B4CB850A10EE0",
      INIT_3F => X"842D4AD04CC94A86282542E9DA910244FB06CCECE6D4EE4E755FA70C2A05BB4A",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(11),
      O => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F1866D5CECEA14973705059D04EA8B24D488B114A8C962A613B5FF1B848C99E3",
      INIT_01 => X"B48BE46CAC0548BB014A0114B000E2A24CF16D69F8EB0D16FFB5BEBEE673E782",
      INIT_02 => X"1A3592B8E6C0152066A4E164984414984404D8232DE36DA40056E3FB4330157F",
      INIT_03 => X"372D8A667FDA782F48BF34C16DC9BBC415A83F3FF96675511A8908016473D284",
      INIT_04 => X"4F474C9C4C4252109CC24719C0DFF620A81CA0A3DA0A1776A1D2800528004E4D",
      INIT_05 => X"62B6D7B174BB705E9E88693FB95ACF56BB2B38D47A62AA66E4348E0BF918EA83",
      INIT_06 => X"97976B84ABF169155CB6968DA704A472E4EF6050812083E0252594D4A86128B4",
      INIT_07 => X"13A5BC6DC6E974270E65AD30D3A08FB5228C5AEFE80920A3A3E4E0A2001B0CB8",
      INIT_08 => X"0000000000000000000000000000000070F4328A8C8707692A5C9110B59924E5",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \douta[15]\(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000007F000000002C2A187F0002002928274B3F7F00000000222A0500001924",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000007F00000000",
      INIT_02 => X"2C00000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"1A23221B2118191A191B1C2222221A211B1A1A7F002429202423257F0029002C",
      INIT_04 => X"0000000000000000000000007F000000002A2A211B221B211A211A22211C181A",
      INIT_05 => X"000000000000000000001C1C1C1C1C7F00060025290035390000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0006000000007800487F00000000000000000000000000000000000000000000",
      INIT_16 => X"170919382C05401B27702D38370D1D1459650C1D0B19454F0040001000520000",
      INIT_17 => X"7F5B57437B615265236D4A763F23374E067930295F706053444101640D232525",
      INIT_18 => X"7F0C247B3757617E6E531318791C4F1879736F30307B4F7B54116A7F0F2C484A",
      INIT_19 => X"7755082C106D6F0D740241117A21555908101D1C4C785C211E2D7133030F3C3B",
      INIT_1A => X"236531610C237F417B7F2A4552202770587C00610131430E375E1F5F24051E00",
      INIT_1B => X"56054F08247F51263154323C235160460C442979440201414918273C10532E08",
      INIT_1C => X"4012457C154062004F4733005A270B0010000400340044327D7A0835763A7F76",
      INIT_1D => X"1471494D7D5864004B577244705C506642010019267F02290800022852390E54",
      INIT_1E => X"4E7201700D1A6A3A080020491033441E770000001A4A7E7F610A0F093D62730C",
      INIT_1F => X"56121F19373F0604080B12456D59007C142F5733421B407F3869077E206A0249",
      INIT_20 => X"7566781525400000522A06441968016F3A0B75357E404B4E3776592F376B3737",
      INIT_21 => X"7C4D1226070E6D42341719474E6E3B2F5823615D431C2F79155911484F673C65",
      INIT_22 => X"730033684800327D0A00606A47483E22443B4A29424F6E3B6D3A58085912022F",
      INIT_23 => X"1D4178423C042D71061732331F1A302E782B62054B5F0159746D005E63096678",
      INIT_24 => X"1D2000482E3C451E3D68487B6E3B7427621813061F6C4A4D217E316D4B1B2B09",
      INIT_25 => X"786845653F7E7D67331E28141A5F61085E147A5C5C1F44624E386A1D20023304",
      INIT_26 => X"3E4C434B76284C11254F3E27663402101A240122580E4B3F252C0622340D4249",
      INIT_27 => X"2F16724951061309431D36520E6B790800103A6A5C2F196D11494D40300C4F30",
      INIT_28 => X"65125405145035621500016016753857751D21387F644412315D0C6560751F3E",
      INIT_29 => X"220F3253254D7B351965666345436D13302C693803327D407923027E46006C5D",
      INIT_2A => X"210026697063401C4D5632712F3E2D581C243D465D465A497552606B0E3C6853",
      INIT_2B => X"403120093420071B425B12424B665274124F4574134E1B665A3E0265361D262A",
      INIT_2C => X"25000923250D512059302F7426194B5C0040385202276C464D13011438450024",
      INIT_2D => X"242E4040331F5D562D7D1323496669040D3E46481754606C3A2C2152535C764A",
      INIT_2E => X"213238664E0220046847542C327C02361B483104621B41177E436211143A3F21",
      INIT_2F => X"07691041227D6C174D2566482D012518301E2F066A3D286E4B4F6331216F426E",
      INIT_30 => X"5123466D4A553C097A110B70417A402248171B063843753B65265D4513183379",
      INIT_31 => X"22035D310462081B414301233F744E1079192611575B3A78693E30427114643F",
      INIT_32 => X"622B623B123B0A1265472766334C667A1E7F26701B5A22017001100A49780D21",
      INIT_33 => X"0021695A3E0227410859234C312362760F460C2543455B196E5E4A6F777F4F61",
      INIT_34 => X"187062334B03396A19773D752C33330C17366B071360092B05240B4A045D4E0A",
      INIT_35 => X"594444101E760B1E550E4D003D1B2D260C65795D3A0E274878061E0C1D1A2A6B",
      INIT_36 => X"7243501C6654374A2662470620430106695A07227D49027A2D26102C19586825",
      INIT_37 => X"2D431D0332432F6D1F696A43083441444340470C5518081C055A2B574C02222E",
      INIT_38 => X"750B02601B2D0C671D152B032530354A69352C25065B593A26511C613B6B1C43",
      INIT_39 => X"5E3B6E61684B7D5C41514D020B2B2C64240B114F12073A17673038536D222E53",
      INIT_3A => X"381C7A1F2334590F000000343B1F6C38067021332616154C5773701357111400",
      INIT_3B => X"1D51756766121B05523C064C2F7275026C543A7C4D6F024F7B642B03695C6350",
      INIT_3C => X"0B07327D644A1B06281003032902620F062B0C260D0C021818540620006D4C75",
      INIT_3D => X"2200445C02061A5013490C50543E38305014484674731807634C665543003C69",
      INIT_3E => X"0268197E400B080A0C111032022E24080C440C21083000415E27323C00126321",
      INIT_3F => X"035C0712455C7D7E00641E140D176171554E0F7B103372092B474616420F0B0C",
      INIT_40 => X"1E2C46575553030363663728310540345940534B122A04304864327839287B13",
      INIT_41 => X"0C44430805104D496E640D02761227426A546464356C23662B381405084E3727",
      INIT_42 => X"3B051735387B7A401E52694E5C0C0A1D500E564E024212784B4608682158020C",
      INIT_43 => X"5C2579352347266227344E23093C686147327D66182C246A685829410E19694D",
      INIT_44 => X"4C78450A170774017E3E02000010374E774358006F006E0202431C60464E4A22",
      INIT_45 => X"67535E7D572963207F6E20450C026B0C786D721F401741121121002C6931677B",
      INIT_46 => X"0A4350100F192A4C174226063A3C2151737C642F46422039410025542A4C2664",
      INIT_47 => X"3941752B4D492017492A78290F2F08526877157A053A7E08691D2E4F0442335F",
      INIT_48 => X"156050593E0143062A12303D083E6B1C795B79055B134D6D0A6E627520024A7C",
      INIT_49 => X"327D6654586F402A6175632C020F7217012118400055107B5C2438753A337177",
      INIT_4A => X"3F740E7F0E143319587C1C62341161444943351E1C766326736E0340176A4001",
      INIT_4B => X"597E7D776114757B0300004E1E434D0D594A1914220470176C43556B1C6A416C",
      INIT_4C => X"6114234D765F497C0E6E222B3E73673609623B160700211A371B611E143D3832",
      INIT_4D => X"612667356E0510006B6C4F28772A1528656344551F2109410F5D504006015232",
      INIT_4E => X"5A7242711F473F02206F3D075D44192126216C542202442615116A5636544941",
      INIT_4F => X"005D7B04165755292713261A1556705D61700C010F254D635B32524F630E564E",
      INIT_50 => X"4375346C06616673692248146B7F03227D411B7A1E6C3C38240952392C0A0000",
      INIT_51 => X"7B39713A13524407320C452C551B590350603A796C5F7052780025280637613C",
      INIT_52 => X"04160D0F5C5A6D3F09302F334A212B0F275C38680E1D53773C57425661301850",
      INIT_53 => X"2B5B1307704A133A234D1414600E7510702310610372387109527D5A50122252",
      INIT_54 => X"08084B5F356D2B727C0D2072073215021913206F42023B13270B58777863244B",
      INIT_55 => X"181D5A444338134F342A3A690A4A6520003B64224071363669181F7D21165A0F",
      INIT_56 => X"112C6557652B26431145565B4D2A612C6401091F21473753205339766F020E39",
      INIT_57 => X"62516A4B760B41154D4B6B2A42441043353868065F0576581311176B1347227D",
      INIT_58 => X"45212558536E406E526837483B341C02662127247F6E09461D096525554B1C36",
      INIT_59 => X"474374532415663B2D5B4B6B150A545512174204296F373C39430A594D044970",
      INIT_5A => X"274F072A76663456217206671224272265782B163136273D381A316656113522",
      INIT_5B => X"682C69207737026D783028593475562A4C256B7F1C314E3359050C637C5A2535",
      INIT_5C => X"1400722E0865793938211A551225123256245D6B20555B0833513A1D1C38482D",
      INIT_5D => X"1E18566366446C6311176A5241327D281E13326A0C412D3A31092C4160485616",
      INIT_5E => X"78691A0846041B62387B04301D593405094F121473597A1813500D137B144376",
      INIT_5F => X"0709315610494A341A6D0D7706030A0519437C06001869232E3D3F1C59626A72",
      INIT_60 => X"2D580E302B3421204A40122B542240771451776D33777361330F7C0638362D40",
      INIT_61 => X"6A5A4972296A02431F67605B1C04700B5E4E382A1D597802451D6764000E0D38",
      INIT_62 => X"510F3E3043400B473867772A65255C247C0C400010451037384D143F7D5E7339",
      INIT_63 => X"08284001686B282B4E030A5200037E106A0C1313167B6D7E1F0D4F6626073172",
      INIT_64 => X"5170125464566D591E3B11695C2B76234626630643045310176B3D01327D5C4F",
      INIT_65 => X"3802402E503D4E532B25477E2B72434B491D5A790C7C401435786B68106A1B7D",
      INIT_66 => X"204D3603794F294E21314D26755D5607681D3A64081123535F5757736D100E5A",
      INIT_67 => X"064F73535328306F7E25423F193116297A1C7E4B492D485028045E5242772E48",
      INIT_68 => X"1C02006226551B061A19667166753242762262596B4E6C1C282E604A320D0245",
      INIT_69 => X"5C7E6A6A506549222D62746856637D770D0C2D615A20496E717A337F4311616C",
      INIT_6A => X"236505441D6361766D4E01227D456773272C7C27427B125D240C0034115A4F7B",
      INIT_6B => X"3A392E5E623E37191D175B551C18655A0823761A524C08720C0921284356363C",
      INIT_6C => X"0B046F5049550376433D5E3E5C3C3912465516605E360B465C39176C03000070",
      INIT_6D => X"7E042E4E2F572E765E6514040109682000004005341378053A3C75761A686868",
      INIT_6E => X"5A6528472B414C041720384E0D3D170D5871573D2422580A5C48654726551D3E",
      INIT_6F => X"4C212E37161C590A152E1569591F160E2C017E1756430E060817286F3F5C137F",
      INIT_70 => X"0B283D763F0B35032C0C3A6E351148600F374C045970593A45233802223C3D35",
      INIT_71 => X"2E27424B2A4255634E753C7B761010066309412F5209046C0000327D3C534214",
      INIT_72 => X"4A02537C67063E6B19351C1C0F12656112523072570F00000C4829630B4D1E59",
      INIT_73 => X"39600560417B712F184E13631627235468481700603333551932417D2B411F3E",
      INIT_74 => X"712820701834291C260B23114559003C203F5678585A37056B48182C47264658",
      INIT_75 => X"2072721B2B7B21010F0C0278094B3638600F5B081D49314F692E5A372675604F",
      INIT_76 => X"225604613C000005001E0E59080D77637610734918126A5C1F203C1C364F711D",
      INIT_77 => X"0674277211162B1041327D36515E74086614727A1B0B67676100572B5A1F352C",
      INIT_78 => X"080822434012375E1C043B1D31186445397E0A2549364E040D047A361D473664",
      INIT_79 => X"7614510257692172156822342749020C37654E382423542C362F502A28425A5D",
      INIT_7A => X"287C696054384D29342A00090D5642100C317871143067566E4C684729501239",
      INIT_7B => X"1A4E0D5B6D68191A4D4F0440656D590F71244F5A3D7E134B2D60485861616B7A",
      INIT_7C => X"0203004C053445481157654F04362E4F14150B39111E4D5E555B183975544D38",
      INIT_7D => X"0F4B667154733C1C437A687E475D5E7A792A052A5401340D14275426456C1741",
      INIT_7E => X"012C2913493901007D43762469234D24441E6361766D4841227D56412F7D5057",
      INIT_7F => X"482D110F2E4063690F2B10053C335C3101375F54744F395A5C513D472C211346",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5E090D496712711D0C27426B2E1A345A4C500A5224744A640B490C7070180C59",
      INIT_01 => X"680C2728213B433C6D5A2B282A0C2B750E6D4C7C1A61115752021931124D7E53",
      INIT_02 => X"0E707E7D2332403654070400200071452E3A203F534C732C4A741A5332462836",
      INIT_03 => X"414843520A155E22237546525311141631441901577D27763A66044E231C3402",
      INIT_04 => X"263258076C6F41327D6509607312011A6365024418747B7A6D44297F14005010",
      INIT_05 => X"074D721C124A4705312240144F0A4119595E0C0C5B2A4B6842761D0B53606511",
      INIT_06 => X"00503A326D675D55796D163A6C483D7956133A5F384D591A56586677333B041E",
      INIT_07 => X"5E5A547C436655414E023C58590239297A595C406A7965480C7F67766D7C0101",
      INIT_08 => X"3723347D28153E14231736457D6309101C0342042A1144511B0001321465104C",
      INIT_09 => X"3A3B767F4B5533634B7A2A22281974523721682A4919400E3808123423763D22",
      INIT_0A => X"2822175F7510493239216407661A265D6B65274E530E705120004060746C1A2A",
      INIT_0B => X"49720358121E1D7A760017366546611E02382C6A7647327D4F08385A76557F5A",
      INIT_0C => X"601A410A4C7832665F762B660B292300376B0C5B4F434D7D631D0747206F0F4B",
      INIT_0D => X"7C5F7441154014490E400250794C11664313316D2002206B7730247F097C4976",
      INIT_0E => X"5E602401155E4B0B683E046175074D79082467101A71005D4F40543605745343",
      INIT_0F => X"693D016B0932267619582772065F730C211260292A29680C3D2E5D0942255752",
      INIT_10 => X"02144965692A174160240E5F4B16103101000000017A1C3C7F7F134F164B4D09",
      INIT_11 => X"13172B1D03227D1B4850725B2A6A7912574D66566029585D266B0F2B7A060355",
      INIT_12 => X"1C0B563C565227372E68717940451970557F010613197A36222B762127737D43",
      INIT_13 => X"252C71486A2B336828393E5C771C556C68206C2C3201176B2D5D572739625E32",
      INIT_14 => X"5C626E133A521B120448100118701C0078024011044711385E0A61217E7F7F49",
      INIT_15 => X"5F696D000863273B05656F0B42177861212B620A68715C675D5842784C186454",
      INIT_16 => X"6A64536B16065F4A46186B02786D416E6C1121132172671E690E124179495D1D",
      INIT_17 => X"015C4600000414711803422C0A46512C0B621424027A7F7F4F761E66365B7E7E",
      INIT_18 => X"5A2A02357843762337736164131B123B062C7403227D1F06106E335D63530465",
      INIT_19 => X"54111D05480225782C59276A097B790C060B0A4C5672473A6863151537145060",
      INIT_1A => X"214E7F7F2817713F50754619404F1C443F562F101D6D2818680122016D501079",
      INIT_1B => X"442F564E08467B64422A5844386E125D281818385C5D2C502E326E447423627A",
      INIT_1C => X"006E7A0A2A0920025B2E6E201A730B4F662103470A600013300545515360680E",
      INIT_1D => X"16790A14004F2803182D292A7C3E00125D2D5C78295A1C23522B5D024E244D14",
      INIT_1E => X"6D4441227D4A58653F394735465F4E6271160A23661D3E1A300C0662583C6E69",
      INIT_1F => X"70001E4820040850727F7F7F322D0D1B6A3D0515413626177655654379166204",
      INIT_20 => X"220814160D11085C7B7547220D635202034042535E3505750E28622C4D726861",
      INIT_21 => X"5B437F3912497D241047212964512E797D5F797A122472212B26741C686D215D",
      INIT_22 => X"45100A461C552D68143873242C44471A7F346E2B3B496128301743521B53043B",
      INIT_23 => X"245216764D6E15143805223734634C52412807106B1307697F7F7F7F1A63160F",
      INIT_24 => X"571E0942426B454A6F731723536705281F4F5C573668247719451B0271241040",
      INIT_25 => X"0C07317A7624475663471321621B066C5205227D43002E2B7266454421561623",
      INIT_26 => X"7F4D40191F37651F7F1A56211127410C7C7C135E630C41710E6E017C68306007",
      INIT_27 => X"4C43201E20732148383B612561072806064E6304384A1802542108225A34357F",
      INIT_28 => X"7C38316F25660C6E67246B196937224326714A1851563E152C51163A4C47296D",
      INIT_29 => X"4839481100793629297A2D385C5D114608493C24090310345607640A55751D2E",
      INIT_2A => X"59602D53025D2628154340000645337F3F04120B7D6532612F275765235B6A61",
      INIT_2B => X"01227D4C6F5F6374661F18696C2F3229376E424E5F6E09384E49432B492B0546",
      INIT_2C => X"4930144E173F003631485B737323380E00717A761F67065B0613036269066C4F",
      INIT_2D => X"05653F427A05024222631E537050163A3A12051C0D342B39190035763C410E32",
      INIT_2E => X"2A76631F5C1613162A385A551C2F314B3B444E4848653920024C050020536D61",
      INIT_2F => X"1C09234678157033160902241664244000040F22791D285332191013661D3B02",
      INIT_30 => X"340B14442340530703005055594F094A2C5246003F0421161D31614916150924",
      INIT_31 => X"39427E28227A6211181A732D141243020114601B256668055E14580513161C1D",
      INIT_32 => X"3C03760D1A3663654226125A272B1347327D75010000117B7B4B27070A303A50",
      INIT_33 => X"0A1F23080B61286F6C1D56527C2C723A360C74240500121A0324606A12522C10",
      INIT_34 => X"065C4A0663416C2B3D1E61740B032D7156640D17082205155B106A494C030351",
      INIT_35 => X"5304063D0B26102E24605329262C56034119266559044277243508107A4B4C13",
      INIT_36 => X"5B0405394305013B0263564D00004E010478100C7E294C646D633D4B126E3B20",
      INIT_37 => X"4C7A6C165F584E6A1F0C701C1B5C513F744D2141551D7C4E77017A08793D2636",
      INIT_38 => X"7D394741081C74675E4C05220E2B13122F32093332112F2A3B60646F0D000020",
      INIT_39 => X"4D2B110001086360282E7E222A3F45707B36206A73624564061370076B6E0032",
      INIT_3A => X"6F4F100C1E173D211C121E262501483A4F58161F4A0B51503D07195676493342",
      INIT_3B => X"3C3E29423D7E2A2233281A1E47317C5C201E433D0821787700000928151E7970",
      INIT_3C => X"091819656D6D1911077C51783F215005040000002927347F29647F7413241707",
      INIT_3D => X"001D79534E530314252000607B077A2E53537364042E4B4E186A664372331B29",
      INIT_3E => X"084378767D7F6A2F2E374D090D381871405A630739443354250B7658642E2510",
      INIT_3F => X"140B4C18340227307D290E28160131497F3A3B2C2A601A3E43626A4F2F562400",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \addra[11]\,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_2_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => ena_0,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      \douta[15]\(15 downto 0) => \douta[15]\(15 downto 0),
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_2_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \addra[11]\,
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_ena__0\ : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_2_bindec
     port map (
      addra(2 downto 0) => addra(12 downto 10),
      ena => ena,
      ram_ena => \ram_ena__0\
    );
\has_mux_a.A\: entity work.blk_mem_gen_2_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(15) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(14) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(13) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(12) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(11) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(10) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(9) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(8) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[2].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[2].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(5) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(4) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(2) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_6\,
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(2 downto 0) => addra(12 downto 10),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_2_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => ram_ena_n_0,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ => \ramloop[1].ram.r_n_9\,
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      \douta[15]\(15) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(14) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(13) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(12) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(11) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(10) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(9) => \ramloop[2].ram.r_n_6\,
      \douta[15]\(8) => \ramloop[2].ram.r_n_7\,
      \douta[15]\(7) => \ramloop[2].ram.r_n_8\,
      \douta[15]\(6) => \ramloop[2].ram.r_n_9\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_10\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_11\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_12\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_13\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_14\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_15\,
      ena => ena,
      ram_ena => \ram_ena__0\
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[15]\(6) => \ramloop[3].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[3].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[3].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[3].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[3].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[3].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[3].ram.r_n_6\,
      ena => ena,
      ena_0 => ram_ena_n_0
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_2_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \ramloop[1].ram.r_n_9\,
      clka => clka,
      \douta[15]\(6) => \ramloop[4].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[4].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[4].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[4].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[4].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[4].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[4].ram.r_n_6\,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_2_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_2_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end blk_mem_gen_2_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_2_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     3.858693 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 6282;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 6282;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 6282;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 6282;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_2_blk_mem_gen_v8_3_3 : entity is "yes";
end blk_mem_gen_2_blk_mem_gen_v8_3_3;

architecture STRUCTURE of blk_mem_gen_2_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_2_blk_mem_gen_v8_3_3_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_2 : entity is "blk_mem_gen_2,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_2 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end blk_mem_gen_2;

architecture STRUCTURE of blk_mem_gen_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.858693 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6282;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6282;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6282;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6282;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_gen_2_blk_mem_gen_v8_3_3
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
