{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "feedback",
          "name": "feedback",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "15",
    "Latency": "14"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114341672",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_1_1_ap_fixed_16_6_4_0_0_s.vhd",
      "impl\/vhdl\/eclair_eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/eclair_forward_layer_1_1_s.vhd",
      "impl\/vhdl\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mul_8ns_16s_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_10ns_16s_26_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_7_2_3_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_1_1_ap_fixed_16_6_4_0_0_s.v",
      "impl\/verilog\/eclair_eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/eclair_eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/eclair_forward_layer_1_1_s.v",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mul_8ns_16s_24_1_1.v",
      "impl\/verilog\/eclair_mul_10ns_16s_26_1_1.v",
      "impl\/verilog\/eclair_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/eclair_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/eclair_sparsemux_7_2_3_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"feedback": "DATA"},
      "ports": ["feedback"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r": {
      "dir": "in",
      "width": "16"
    },
    "output_r": {
      "dir": "out",
      "width": "16"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "BindInstances": "LUT_B0_U eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_U eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_U eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_U eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_U LUT_B1_U LUT_B2_U LUT_B3_U",
      "Instances": [
        {
          "ModuleName": "backward_input_1_1_ap_fixed_16_6_4_0_0_s",
          "InstanceName": "grp_backward_input_1_1_ap_fixed_16_6_4_0_0_s_fu_79",
          "BindInstances": "mul_16s_8ns_24_1_1_U1 icmp_ln102_fu_382_p2 or_ln102_fu_396_p2 and_ln102_fu_402_p2 delta_1_fu_412_p2 xor_ln102_fu_457_p2 or_ln102_2_fu_462_p2 xor_ln102_1_fu_468_p2 xor_ln102_2_fu_473_p2 or_ln102_1_fu_479_p2 and_ln102_1_fu_485_p2 delta_2_fu_491_p3 mul_16s_8ns_24_1_1_U2 sparsemux_9_2_16_1_1_U4 sub_ln112_fu_638_p2 icmp_ln112_fu_644_p2 icmp_ln112_2_fu_680_p2 or_ln112_fu_702_p2 and_ln112_fu_708_p2 add_ln112_fu_718_p2 xor_ln112_fu_976_p2 or_ln112_3_fu_981_p2 xor_ln112_2_fu_987_p2 xor_ln112_1_fu_992_p2 xor_ln112_3_fu_997_p2 or_ln112_1_fu_1003_p2 and_ln112_1_fu_1009_p2 or_ln112_4_fu_1015_p2 xor_ln112_4_fu_1020_p2 and_ln112_2_fu_1026_p2 or_ln112_2_fu_1031_p2 mul_10ns_16s_26_1_1_U3 add_ln113_fu_534_p2 sparsemux_9_2_16_1_1_U5 sub_ln113_fu_762_p2 icmp_ln113_fu_768_p2 icmp_ln113_1_fu_803_p2 or_ln113_fu_825_p2 and_ln113_fu_831_p2 add_ln113_1_fu_841_p2 xor_ln113_fu_1044_p2 or_ln113_3_fu_1049_p2 xor_ln113_2_fu_1055_p2 xor_ln113_1_fu_1060_p2 xor_ln113_3_fu_1065_p2 or_ln113_1_fu_1071_p2 and_ln113_1_fu_1077_p2 or_ln113_4_fu_1083_p2 xor_ln113_4_fu_1088_p2 and_ln113_2_fu_1094_p2 or_ln113_2_fu_1099_p2 mul_10ns_16s_26_1_1_U6 add_ln114_fu_555_p2 sparsemux_9_2_16_1_1_U7 sub_ln114_fu_894_p2 icmp_ln114_fu_900_p2 icmp_ln114_1_fu_1131_p2 or_ln114_fu_1151_p2 and_ln114_fu_1157_p2 add_ln114_1_fu_1167_p2 xor_ln114_fu_1185_p2 or_ln114_3_fu_1191_p2 xor_ln114_2_fu_1197_p2 xor_ln114_1_fu_1203_p2 xor_ln114_3_fu_1209_p2 or_ln114_1_fu_1215_p2 and_ln114_1_fu_1221_p2 or_ln114_4_fu_1227_p2 xor_ln114_4_fu_1233_p2 and_ln114_2_fu_1239_p2 or_ln114_2_fu_1245_p2 mul_8ns_16s_24_1_1_U8 add_ln115_fu_576_p2 sparsemux_9_2_16_1_1_U9 sub_ln115_fu_957_p2 icmp_ln115_fu_963_p2 icmp_ln115_1_fu_1277_p2 or_ln115_fu_1297_p2 and_ln115_fu_1303_p2 add_ln115_1_fu_1313_p2 xor_ln115_fu_1331_p2 or_ln115_3_fu_1337_p2 xor_ln115_2_fu_1343_p2 xor_ln115_1_fu_1349_p2 xor_ln115_3_fu_1355_p2 or_ln115_1_fu_1361_p2 and_ln115_1_fu_1367_p2 or_ln115_4_fu_1373_p2 xor_ln115_4_fu_1379_p2 and_ln115_2_fu_1385_p2 or_ln115_2_fu_1391_p2"
        },
        {
          "ModuleName": "forward_layer_1_1_s",
          "InstanceName": "grp_forward_layer_1_1_s_fu_105",
          "BindInstances": "add_ln12_fu_384_p2 add_ln12_1_fu_414_p2 icmp_ln12_fu_450_p2 or_ln12_fu_472_p2 and_ln12_fu_478_p2 t_1_fu_488_p2 xor_ln12_fu_502_p2 and_ln12_1_fu_508_p2 icmp_ln12_1_fu_532_p2 icmp_ln12_2_fu_548_p2 icmp_ln12_3_fu_554_p2 select_ln12_fu_560_p3 xor_ln12_1_fu_568_p2 and_ln12_2_fu_574_p2 select_ln12_1_fu_580_p3 and_ln12_3_fu_624_p2 xor_ln12_2_fu_628_p2 empty_fu_634_p2 xor_ln12_3_fu_588_p2 or_ln12_1_fu_594_p2 xor_ln12_4_fu_600_p2 and_ln12_4_fu_606_p2 and_ln12_5_fu_612_p2 xor_ln12_5_fu_618_p2 and_ln12_6_fu_639_p2 select_ln12_2_fu_644_p3 or_ln12_2_fu_651_p2 t_2_fu_656_p3 icmp_ln19_fu_671_p2 icmp_ln24_fu_691_p2 add_ln24_fu_697_p2 select_ln24_fu_703_p3 ref_tmp_i_i_i_0_fu_711_p3 select_ln25_fu_739_p3 sub_ln25_fu_755_p2 xor_ln25_fu_781_p2 and_ln25_fu_787_p2 xor_ln25_1_fu_793_p2 u_fu_847_p6 xor_ln15_fu_807_p2 and_ln19_fu_813_p2 sparsemux_7_2_3_1_1_U29 or_ln19_fu_819_p2 xor_ln19_fu_825_p2 and_ln25_1_fu_831_p2 sparsemux_9_3_16_1_1_U28 icmp_ln48_fu_964_p2 add_ln48_1_fu_970_p2 select_ln48_fu_976_p3 ui_fu_984_p3 add_ln75_fu_1016_p2 add_ln75_1_fu_1037_p2 add_ln75_2_fu_1058_p2 sparsemux_9_2_16_1_1_U30 mac_muladd_16s_8ns_26s_26_4_1_U35 mac_muladd_16s_8ns_26s_26_4_1_U35 sparsemux_9_2_16_1_1_U31 mul_16s_10ns_26_1_1_U33 mac_muladd_16s_8ns_26s_26_4_1_U35 sparsemux_9_2_16_1_1_U32 mac_muladd_16s_10ns_26s_27_4_1_U36 mac_muladd_16s_10ns_26s_27_4_1_U36 mac_muladd_16s_10ns_26s_27_4_1_U36 sparsemux_9_2_16_1_1_U34 mac_muladd_16s_8ns_27s_27_4_1_U37 mac_muladd_16s_8ns_27s_27_4_1_U37 mac_muladd_16s_8ns_27s_27_4_1_U37 icmp_ln75_fu_1229_p2 or_ln75_fu_1249_p2 and_ln75_fu_1255_p2 add_ln75_6_fu_1265_p2 xor_ln75_fu_1279_p2 or_ln75_3_fu_1285_p2 xor_ln75_2_fu_1291_p2 xor_ln75_1_fu_1297_p2 xor_ln75_3_fu_1303_p2 or_ln75_1_fu_1309_p2 and_ln75_1_fu_1315_p2 or_ln75_4_fu_1321_p2 xor_ln75_4_fu_1327_p2 and_ln75_2_fu_1333_p2 select_ln75_fu_1339_p3 or_ln75_2_fu_1347_p2 o_sum_fu_1353_p3"
        }
      ]
    },
    "Info": {
      "backward_input_1_1_ap_fixed_16_6_4_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward_input_1_1_ap_fixed_16_6_4_0_0_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.480"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "264",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1161",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_1_1_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "117",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "839",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "512",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "2679",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-10 05:52:39 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
