{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 19:04:16 2020 " "Info: Processing started: Sun May 17 19:04:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPT_BCD-rtl " "Info: Found design unit 1: CMPT_BCD-rtl" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CMPT_BCD " "Info: Found entity 1: CMPT_BCD" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../FREQ_DIV.VHD/Src/freq_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../FREQ_DIV.VHD/Src/freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-rtl " "Info: Found design unit 1: freq_div-rtl" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Info: Found entity 1: freq_div" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../SEVEN_SEG.VHD/Src/seven_seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../SEVEN_SEG.VHD/Src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-rtl " "Info: Found design unit 1: seven_seg-rtl" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Info: Found entity 1: seven_seg" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Temp_MUX.VHD/Src/Temp_MUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../Temp_MUX.VHD/Src/Temp_MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_MUX-rtl " "Info: Found design unit 1: Temp_MUX-rtl" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Temp_MUX " "Info: Found entity 1: Temp_MUX" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Src/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bhv " "Info: Found design unit 1: top-bhv" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq\"" {  } { { "../Src/top.vhd" "freq" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPT_BCD CMPT_BCD:compteur " "Info: Elaborating entity \"CMPT_BCD\" for hierarchy \"CMPT_BCD:compteur\"" {  } { { "../Src/top.vhd" "compteur" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_MUX Temp_MUX:mux " "Info: Elaborating entity \"Temp_MUX\" for hierarchy \"Temp_MUX:mux\"" {  } { { "../Src/top.vhd" "mux" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(63) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(63): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(66) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(66): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Temp_MUX.vhd(69) " "Warning (10492): VHDL Process Statement warning at Temp_MUX.vhd(69): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_out Temp_MUX.vhd(58) " "Warning (10631): VHDL Process Statement warning at Temp_MUX.vhd(58): inferring latch(es) for signal or variable \"s_out\", which holds its previous value in one or more paths through the process" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[0\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[0\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[1\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[1\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[2\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[2\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[3\] Temp_MUX.vhd(58) " "Info (10041): Inferred latch for \"s_out\[3\]\" at Temp_MUX.vhd(58)" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:decodeur " "Info: Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:decodeur\"" {  } { { "../Src/top.vhd" "decodeur" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pol seven_seg.vhd(43) " "Warning (10492): VHDL Process Statement warning at seven_seg.vhd(43): signal \"pol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[0\] " "Warning: Latch Temp_MUX:mux\|s_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[1\] " "Warning: Latch Temp_MUX:mux\|s_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[2\] " "Warning: Latch Temp_MUX:mux\|s_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Temp_MUX:mux\|s_out\[3\] " "Warning: Latch Temp_MUX:mux\|s_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Temp_MUX:mux\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Temp_MUX:mux\|count\[3\]" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count_up " "Warning (15610): No output dependent on input pin \"count_up\"" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Info: Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Info: Implemented 99 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 19:04:32 2020 " "Info: Processing ended: Sun May 17 19:04:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
