INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DVCON/RTL_Vivado/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DVCON/RTL_Vivado/src/counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DVCON/RTL_Vivado/projects/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
