Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:28:09 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : memset
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.658ns (66.734%)  route 0.328ns (33.266%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 2.808 - 1.000 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.368ns (routing 0.303ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.273ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, estimated)       1.368     2.315    clk_IBUF_BUFG
    SLICE_X49Y159                                                     r  tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y159        FDRE (Prop_FDRE_C_Q)         0.102     2.417 f  tmp_reg[9]/Q
                         net (fo=1, estimated)        0.122     2.539    tmp[9]
    SLICE_X49Y159        LUT3 (Prop_LUT3_I0_O)        0.115     2.654 r  exitcond_i_12/O
                         net (fo=1, routed)           0.000     2.654    n_2_exitcond_i_12
    SLICE_X49Y159        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     2.958 r  exitcond_reg_i_4/CO[7]
                         net (fo=1, estimated)        0.000     2.958    n_2_exitcond_reg_i_4
    SLICE_X49Y160        CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.102     3.060 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, estimated)        0.170     3.230    n_7_exitcond_reg_i_2
    SLICE_X49Y161        LUT6 (Prop_LUT6_I0_O)        0.035     3.265 r  exitcond_i_1/O
                         net (fo=1, routed)           0.036     3.301    n_2_exitcond_i_1
    SLICE_X49Y161        FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    G9                                                0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.245    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     1.540    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.599 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, estimated)       1.209     2.808    clk_IBUF_BUFG
    SLICE_X49Y161                                                     r  exitcond_reg/C
                         clock pessimism              0.461     3.269    
                         clock uncertainty           -0.035     3.234    
    SLICE_X49Y161        FDRE (Setup_FDRE_C_D)        0.047     3.281    exitcond_reg
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 -0.020    




