================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Jan 31 20:52:52 EST 2026
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         riscv_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1344
FF:               598
DSP:              3
BRAM:             2
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.776       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 1344 | 598 | 3   | 2    |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_PROGRAM_LOOP_fu_38        | 1296 | 581 | 3   |      |      |     |        |      |         |          |        |
|     (grp_cpu_Pipeline_PROGRAM_LOOP_fu_38)    | 1281 | 564 |     |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_2_1_U2                    |      |     |     |      |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_VITIS_LOOP_27_1_fu_32     |      |     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U |      |     |     |      |      |     |        |      |         |          |        |
|   reg_file_U                                 |      |     |     |      |      |     |        |      |         |          |        |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.53%  | OK     |
| FD                                                        | 50%       | 0.56%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.36%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.04%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 15     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.56   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                              | ENDPOINT PIN                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                             |                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.224 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13]/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]/R  |            6 |         33 |          7.168 |          1.433 |        5.735 |
| Path2 | 2.224 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13]/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]/R |            6 |         33 |          7.168 |          1.433 |        5.735 |
| Path3 | 2.224 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13]/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]/R |            6 |         33 |          7.168 |          1.433 |        5.735 |
| Path4 | 2.224 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13]/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]/R |            6 |         33 |          7.168 |          1.433 |        5.735 |
| Path5 | 2.224 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13]/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]/R |            6 |         33 |          7.168 |          1.433 |        5.735 |
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+----------------------+
    | Path1 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]      | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------+----------------------+
    | Path2 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]      | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------+----------------------+
    | Path3 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]      | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------+----------------------+
    | Path4 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]      | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------+----------------------+
    | Path5 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[0]      | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[10]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[11]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[12]     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/addr_reg_1292_reg[13] | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_3    | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/mem_we0_INST_0_i_1    | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_9     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_5     | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_4     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1     | LUT.others.LUT5      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172_reg[13]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/cpu_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/cpu_failfast_synth.rpt                 |
| power                    | impl/verilog/report/cpu_power_synth.rpt                    |
| timing                   | impl/verilog/report/cpu_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/cpu_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/cpu_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/cpu_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


