5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd for6.vcd -o for6.cdd -v for6.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" for6.v 8 32 1
2 1 12 8000c 1 3d 5002 0 0 1 26 2 foo
1 k 10 830009 1 0 15 0 16 57 aa aa aa aa
1 m 10 3000c 1 0 15 0 16 57 aa aa aa aa
4 1 1 0 0
3 1 main.foo "main.foo" for6.v 12 21 1
2 2 15 50005 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 3 15 10001 0 1 1410 0 0 2 9 i
2 4 15 10005 1 37 16 2 3
2 5 16 20002 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 6 16 10002 2 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 17 10003 1 3d 5002 0 0 1 26 2 $u0
2 8 20 50005 1 1 1008 0 0 2 9 a
2 9 20 10001 0 1 1410 0 0 2 9 i
2 10 20 10005 1 37 1a 8 9
1 a 13 83000b 1 0 1 0 2 25 130a
1 i 14 830012 1 0 1 0 2 25 30a
4 10 0 0 0
4 7 0 10 0
4 6 0 7 0
4 4 11 6 6
3 1 main.foo.$u0 "main.foo.$u0" for6.v 0 0 1
2 11 17 c000c 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 12 17 a000a 0 1 1410 0 0 32 9 i
2 13 17 a000c 1 37 16 11 12
2 14 17 110011 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 15 17 f000f 0 1 1410 0 0 32 9 j
2 16 17 f0011 1 37 16 14 15
2 17 17 160016 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 18 17 140014 0 1 1410 0 0 16 41 k
2 19 17 140016 1 37 16 17 18
2 20 17 200020 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 21 17 1e001e 0 1 1410 0 0 8 9 l
2 22 17 1e0020 1 37 16 20 21
2 23 17 2d002d 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 24 17 2b002b 0 1 1410 0 0 64 9 m
2 25 17 2b002d 1 37 16 23 24
2 26 17 320032 1 0 1008 0 0 32 52 10 0 0 0 0 0 0 0
2 27 17 300030 5 1 100c 0 0 32 9 i
2 28 17 300032 5 d 128e 26 27 1 26 1102
2 29 17 3b003f 4 3d 5002 0 0 1 26 2 for1
2 30 17 350035 0 1 1410 0 0 32 9 i
2 31 17 350037 4 52 1012 0 30 32 26 aa aa aa aa aa aa aa aa
1 i 17 83000a 1 0 31 0 32 25 37aa aa aa aa aa aa aa aa
1 j 17 83000f 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
1 l 17 83001e 1 0 7 0 8 25 aa aa
1 m 17 83002b 1 0 63 0 64 25 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 31 6 28 28
4 29 0 31 0
4 28 0 29 0
4 25 0 28 28
4 22 0 25 25
4 19 0 22 22
4 16 0 19 19
4 13 11 16 16
3 1 main.foo.$u0.for1 "main.foo.$u0.for1" for6.v 17 19 1
2 32 18 70007 4 1 101c 0 0 32 9 i
2 33 18 30003 0 1 1410 0 0 2 9 a
2 34 18 30007 4 37 3e 32 33
4 34 11 0 0
3 1 main.$u1 "main.$u1" for6.v 0 30 1
