// Seed: 1820807167
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri0  id_4
);
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output logic id_2,
    output wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wire id_8,
    input uwire id_9
);
  assign id_4 = id_9;
  always_comb @(id_9) id_2 <= 1'b0;
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_3,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
