A testable clock designed in Behavioral Verilog. 
The project contains the clock, with settable minutes, seconds, and hours, along with a testbench that demonstrates its functionality. 
This was a project completed for BU's EC 311 class, Introduction to Logic Design.
